

 << Logging to file resumes >> 

Sat Mar 17 21:30:06 2012: Flash download warning: 1400 out of 1400 bytes from data record CODE:[0x00000000,0x00000577] will not be flashed
Sat Mar 17 21:30:06 2012: There were warnings while generating flash loader input.
See the Debug Log window for details.
Sat Mar 17 21:30:07 2012: Skipping flash loading pass because there is no data in the designated range: 0x8000000-0x807FFFF.
Sat Mar 17 21:30:07 2012: Downloaded C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sat Mar 17 21:30:08 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 21:30:08 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 21:30:08 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 21:30:08 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 21:30:08 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 21:30:08 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 21:30:08 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 21:30:08 2012: TPIU fitted.
Sat Mar 17 21:30:08 2012: ETM fitted.
Sat Mar 17 21:30:08 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 21:30:09 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 21:30:09 2012: Initial reset was performed
Sat Mar 17 21:30:09 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 21:30:09 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 21:30:09 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 21:30:09 2012: 1400 bytes downloaded (2.73 Kbytes/sec)
Sat Mar 17 21:30:09 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 21:30:09 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 21:30:09 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 21:30:09 2012: TPIU fitted.
Sat Mar 17 21:30:09 2012: ETM fitted.
Sat Mar 17 21:30:09 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 21:30:09 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 21:30:09 2012: Target reset
Sat Mar 17 21:30:10 2012: There were 1 error and 2 warnings during the initialization of the debugging session.


 << Logging to file resumes >> 

Sat Mar 17 21:32:12 2012: Download complete.
Sat Mar 17 21:32:12 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 21:32:12 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 22:50:39 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:50:39 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:50:39 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:50:39 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:50:39 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:50:39 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:50:39 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:50:39 2012: TPIU fitted.
Sat Mar 17 22:50:39 2012: ETM fitted.
Sat Mar 17 22:50:39 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:50:40 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:50:40 2012: Initial reset was performed
Sat Mar 17 22:50:40 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:50:40 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:50:40 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:50:40 2012: 1576 bytes downloaded (3.18 Kbytes/sec)
Sat Mar 17 22:50:40 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:50:41 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:50:41 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:50:41 2012: TPIU fitted.
Sat Mar 17 22:50:41 2012: ETM fitted.
Sat Mar 17 22:50:41 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:50:41 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:50:41 2012: Target reset
Sat Mar 17 22:51:40 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:51:47 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:51:47 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:51:47 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:51:47 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:51:47 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:51:47 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:51:47 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:51:47 2012: TPIU fitted.
Sat Mar 17 22:51:47 2012: ETM fitted.
Sat Mar 17 22:51:48 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:51:48 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:51:48 2012: Initial reset was performed
Sat Mar 17 22:51:48 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:51:48 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:51:48 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:51:49 2012: 1576 bytes with download suppressed
Sat Mar 17 22:51:49 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:51:49 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:51:49 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:51:49 2012: TPIU fitted.
Sat Mar 17 22:51:49 2012: ETM fitted.
Sat Mar 17 22:51:49 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:51:49 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:51:49 2012: Target reset
Sat Mar 17 22:51:49 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:51:51 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:51:51 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:51:51 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:51:51 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:51:51 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:51:51 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:51:51 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:51:52 2012: TPIU fitted.
Sat Mar 17 22:51:52 2012: ETM fitted.
Sat Mar 17 22:51:52 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:51:52 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:51:52 2012: Initial reset was performed
Sat Mar 17 22:51:52 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:51:52 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:51:52 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:51:53 2012: 1576 bytes with download suppressed
Sat Mar 17 22:51:53 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:51:53 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:51:53 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:51:53 2012: TPIU fitted.
Sat Mar 17 22:51:53 2012: ETM fitted.
Sat Mar 17 22:51:53 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:51:53 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:51:53 2012: Target reset
Sat Mar 17 22:51:53 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:52:11 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:52:11 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:52:11 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:52:11 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:52:11 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:52:11 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:52:11 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:52:11 2012: TPIU fitted.
Sat Mar 17 22:52:11 2012: ETM fitted.
Sat Mar 17 22:52:11 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:52:12 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:52:12 2012: Initial reset was performed
Sat Mar 17 22:52:12 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:52:12 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:52:12 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:52:12 2012: 1576 bytes downloaded (3.28 Kbytes/sec)
Sat Mar 17 22:52:12 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:52:12 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:52:12 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:52:12 2012: TPIU fitted.
Sat Mar 17 22:52:12 2012: ETM fitted.
Sat Mar 17 22:52:12 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:52:12 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:52:12 2012: Target reset
Sat Mar 17 22:52:16 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:52:31 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:52:35 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:52:35 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:52:35 2012: TPIU fitted.
Sat Mar 17 22:52:35 2012: ETM fitted.
Sat Mar 17 22:52:35 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:52:35 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:52:35 2012: Target reset
Sat Mar 17 22:52:43 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:52:49 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:53:00 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:53:00 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:53:00 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:53:00 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:53:00 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:53:00 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:53:00 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:53:01 2012: TPIU fitted.
Sat Mar 17 22:53:01 2012: ETM fitted.
Sat Mar 17 22:53:01 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:53:01 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:53:01 2012: Initial reset was performed
Sat Mar 17 22:53:01 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:53:01 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:53:01 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:53:02 2012: 1576 bytes downloaded (3.18 Kbytes/sec)
Sat Mar 17 22:53:02 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:53:02 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:53:02 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:53:02 2012: TPIU fitted.
Sat Mar 17 22:53:02 2012: ETM fitted.
Sat Mar 17 22:53:02 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:53:02 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:53:02 2012: Target reset
Sat Mar 17 22:53:05 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:53:31 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:53:37 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:53:37 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:53:37 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:53:37 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:53:37 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:53:37 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:53:37 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:53:37 2012: TPIU fitted.
Sat Mar 17 22:53:37 2012: ETM fitted.
Sat Mar 17 22:53:37 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:53:38 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:53:38 2012: Initial reset was performed
Sat Mar 17 22:53:38 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:53:38 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:53:38 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:53:38 2012: 1576 bytes downloaded (3.17 Kbytes/sec)
Sat Mar 17 22:53:38 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:53:38 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:53:38 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:53:38 2012: TPIU fitted.
Sat Mar 17 22:53:38 2012: ETM fitted.
Sat Mar 17 22:53:38 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:53:38 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:53:38 2012: Target reset
Sat Mar 17 22:53:53 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:54:14 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:54:21 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%
Sat Mar 17 22:54:31 2012: The stack 'CSTACK' is filled to 100% (1024 bytes used out of 1024). The warning threshold is set to 90.%


 << Logging to file resumes >> 

Sat Mar 17 22:55:00 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 22:55:00 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 22:55:00 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 22:55:00 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 22:55:00 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 22:55:00 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:55:01 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:55:01 2012: TPIU fitted.
Sat Mar 17 22:55:01 2012: ETM fitted.
Sat Mar 17 22:55:01 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:55:01 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:55:01 2012: Initial reset was performed
Sat Mar 17 22:55:01 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 22:55:01 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 22:55:01 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 22:55:02 2012: 1576 bytes downloaded (1.41 Kbytes/sec)
Sat Mar 17 22:55:02 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 22:55:02 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 22:55:02 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 22:55:03 2012: TPIU fitted.
Sat Mar 17 22:55:03 2012: ETM fitted.
Sat Mar 17 22:55:03 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 22:55:03 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 22:55:03 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:02:07 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:02:07 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:02:07 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:02:07 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:02:07 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:02:07 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:02:08 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:02:08 2012: TPIU fitted.
Sat Mar 17 23:02:08 2012: ETM fitted.
Sat Mar 17 23:02:08 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:02:08 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:02:08 2012: Initial reset was performed
Sat Mar 17 23:02:08 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:02:08 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:02:08 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:02:09 2012: 1792 bytes downloaded (1.58 Kbytes/sec)
Sat Mar 17 23:02:09 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:02:09 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:02:09 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:02:09 2012: TPIU fitted.
Sat Mar 17 23:02:09 2012: ETM fitted.
Sat Mar 17 23:02:09 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:02:09 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:02:09 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:04:17 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:04:17 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:04:17 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:04:17 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:04:17 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:04:17 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:04:17 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:04:17 2012: TPIU fitted.
Sat Mar 17 23:04:17 2012: ETM fitted.
Sat Mar 17 23:04:17 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:04:18 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:04:18 2012: Initial reset was performed
Sat Mar 17 23:04:18 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:04:18 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:04:18 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:04:19 2012: 1792 bytes downloaded (1.60 Kbytes/sec)
Sat Mar 17 23:04:19 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:04:19 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:04:19 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:04:19 2012: TPIU fitted.
Sat Mar 17 23:04:19 2012: ETM fitted.
Sat Mar 17 23:04:19 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:04:19 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:04:19 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:13:32 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:13:32 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:13:32 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:13:32 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:13:32 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:13:32 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:13:32 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:13:32 2012: TPIU fitted.
Sat Mar 17 23:13:32 2012: ETM fitted.
Sat Mar 17 23:13:32 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:13:33 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:13:33 2012: Initial reset was performed
Sat Mar 17 23:13:33 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:13:33 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:13:33 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:13:34 2012: 2168 bytes downloaded (1.65 Kbytes/sec)
Sat Mar 17 23:13:34 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:13:34 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:13:34 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:13:34 2012: TPIU fitted.
Sat Mar 17 23:13:34 2012: ETM fitted.
Sat Mar 17 23:13:34 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:13:34 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:13:34 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:26:48 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:26:48 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:26:48 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:26:48 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:26:48 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:26:48 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:26:48 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:26:48 2012: TPIU fitted.
Sat Mar 17 23:26:48 2012: ETM fitted.
Sat Mar 17 23:26:49 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:26:49 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:26:49 2012: Initial reset was performed
Sat Mar 17 23:26:49 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:26:49 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:26:49 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:26:50 2012: 2172 bytes downloaded (1.68 Kbytes/sec)
Sat Mar 17 23:26:50 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:26:50 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:26:50 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:26:50 2012: TPIU fitted.
Sat Mar 17 23:26:50 2012: ETM fitted.
Sat Mar 17 23:26:50 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:26:51 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:26:51 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:30:54 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:30:54 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:30:54 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:30:54 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:30:54 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:30:54 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:30:54 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:30:54 2012: TPIU fitted.
Sat Mar 17 23:30:54 2012: ETM fitted.
Sat Mar 17 23:30:54 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:30:55 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:30:55 2012: Initial reset was performed
Sat Mar 17 23:30:55 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:30:55 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:30:55 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:30:56 2012: 2104 bytes downloaded (1.60 Kbytes/sec)
Sat Mar 17 23:30:56 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:30:56 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:30:56 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:30:56 2012: TPIU fitted.
Sat Mar 17 23:30:56 2012: ETM fitted.
Sat Mar 17 23:30:56 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:30:56 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:30:56 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:31:19 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:31:19 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:31:19 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:31:19 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:31:19 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:31:19 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:31:19 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:31:19 2012: TPIU fitted.
Sat Mar 17 23:31:19 2012: ETM fitted.
Sat Mar 17 23:31:19 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:31:20 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:31:20 2012: Initial reset was performed
Sat Mar 17 23:31:20 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:31:20 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:31:20 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:31:21 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:31:21 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:31:21 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:31:21 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:31:21 2012: TPIU fitted.
Sat Mar 17 23:31:21 2012: ETM fitted.
Sat Mar 17 23:31:21 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:31:21 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:31:21 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:32:26 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:32:26 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:32:26 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:32:26 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:32:26 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:32:26 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:32:26 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:32:26 2012: TPIU fitted.
Sat Mar 17 23:32:26 2012: ETM fitted.
Sat Mar 17 23:32:26 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:32:27 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:32:27 2012: Initial reset was performed
Sat Mar 17 23:32:27 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:32:27 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:32:27 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:32:28 2012: 2104 bytes downloaded (1.80 Kbytes/sec)
Sat Mar 17 23:32:28 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:32:28 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:32:28 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:32:28 2012: TPIU fitted.
Sat Mar 17 23:32:28 2012: ETM fitted.
Sat Mar 17 23:32:28 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:32:28 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:32:28 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:34:23 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:34:23 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:34:23 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:34:23 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:34:23 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:34:23 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:34:24 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:34:24 2012: TPIU fitted.
Sat Mar 17 23:34:24 2012: ETM fitted.
Sat Mar 17 23:34:24 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:34:24 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:34:24 2012: Initial reset was performed
Sat Mar 17 23:34:24 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:34:24 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:34:24 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:34:26 2012: 2124 bytes downloaded (1.64 Kbytes/sec)
Sat Mar 17 23:34:26 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:34:26 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:34:26 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:34:26 2012: TPIU fitted.
Sat Mar 17 23:34:26 2012: ETM fitted.
Sat Mar 17 23:34:26 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:34:26 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:34:26 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:35:22 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:35:22 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:35:22 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:35:22 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:35:22 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:35:22 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:35:22 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:35:22 2012: TPIU fitted.
Sat Mar 17 23:35:22 2012: ETM fitted.
Sat Mar 17 23:35:22 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:35:23 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:35:23 2012: Initial reset was performed
Sat Mar 17 23:35:23 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:35:23 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:35:23 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:35:24 2012: 2104 bytes downloaded (1.62 Kbytes/sec)
Sat Mar 17 23:35:24 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:35:24 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:35:24 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:35:24 2012: TPIU fitted.
Sat Mar 17 23:35:24 2012: ETM fitted.
Sat Mar 17 23:35:24 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:35:24 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:35:24 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:35:51 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:35:51 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:35:51 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:35:51 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:35:51 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:35:51 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:35:51 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:35:51 2012: TPIU fitted.
Sat Mar 17 23:35:51 2012: ETM fitted.
Sat Mar 17 23:35:51 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:35:52 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:35:52 2012: Initial reset was performed
Sat Mar 17 23:35:52 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:35:52 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:35:52 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:35:53 2012: 2104 bytes downloaded (1.80 Kbytes/sec)
Sat Mar 17 23:35:53 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:35:53 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:35:53 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:35:53 2012: TPIU fitted.
Sat Mar 17 23:35:53 2012: ETM fitted.
Sat Mar 17 23:35:53 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:35:53 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:35:53 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:36:18 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:36:18 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:36:18 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:36:18 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:36:18 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:36:18 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:36:18 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:36:18 2012: TPIU fitted.
Sat Mar 17 23:36:18 2012: ETM fitted.
Sat Mar 17 23:36:18 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:36:19 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:36:19 2012: Initial reset was performed
Sat Mar 17 23:36:19 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:36:19 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:36:19 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:36:20 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:36:20 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:36:20 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:36:20 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:36:20 2012: TPIU fitted.
Sat Mar 17 23:36:20 2012: ETM fitted.
Sat Mar 17 23:36:20 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:36:20 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:36:20 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:36:40 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:36:40 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:36:40 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:36:40 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:36:40 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:36:40 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:36:41 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:36:41 2012: TPIU fitted.
Sat Mar 17 23:36:41 2012: ETM fitted.
Sat Mar 17 23:36:41 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:36:41 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:36:41 2012: Initial reset was performed
Sat Mar 17 23:36:41 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:36:41 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:36:41 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:36:43 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:36:43 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:36:43 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:36:43 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:36:43 2012: TPIU fitted.
Sat Mar 17 23:36:43 2012: ETM fitted.
Sat Mar 17 23:36:43 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:36:43 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:36:43 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:43:28 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:43:28 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:43:28 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:43:28 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:43:28 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:43:28 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:43:28 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:43:28 2012: TPIU fitted.
Sat Mar 17 23:43:28 2012: ETM fitted.
Sat Mar 17 23:43:28 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:43:29 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:43:29 2012: Initial reset was performed
Sat Mar 17 23:43:29 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:43:29 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:43:29 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:43:30 2012: 2104 bytes downloaded (1.80 Kbytes/sec)
Sat Mar 17 23:43:30 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:43:30 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:43:30 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:43:30 2012: TPIU fitted.
Sat Mar 17 23:43:30 2012: ETM fitted.
Sat Mar 17 23:43:30 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:43:30 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:43:30 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:44:03 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:44:03 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:44:03 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:44:03 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:44:03 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:44:03 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:03 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:03 2012: TPIU fitted.
Sat Mar 17 23:44:03 2012: ETM fitted.
Sat Mar 17 23:44:03 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:04 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:04 2012: Initial reset was performed
Sat Mar 17 23:44:04 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:44:04 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:44:04 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:44:05 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:44:05 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:44:05 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:05 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:05 2012: TPIU fitted.
Sat Mar 17 23:44:05 2012: ETM fitted.
Sat Mar 17 23:44:05 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:05 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:05 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:44:24 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:44:24 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:44:24 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:44:24 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:44:24 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:44:24 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:24 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:24 2012: TPIU fitted.
Sat Mar 17 23:44:24 2012: ETM fitted.
Sat Mar 17 23:44:24 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:25 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:25 2012: Initial reset was performed
Sat Mar 17 23:44:25 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:44:25 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:44:25 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:44:26 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:44:26 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:44:26 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:26 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:26 2012: TPIU fitted.
Sat Mar 17 23:44:26 2012: ETM fitted.
Sat Mar 17 23:44:26 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:26 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:26 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:44:51 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:44:51 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:44:51 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:44:51 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:44:51 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:44:51 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:51 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:51 2012: TPIU fitted.
Sat Mar 17 23:44:51 2012: ETM fitted.
Sat Mar 17 23:44:51 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:52 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:52 2012: Initial reset was performed
Sat Mar 17 23:44:52 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:44:52 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:44:52 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:44:53 2012: 2104 bytes downloaded (1.83 Kbytes/sec)
Sat Mar 17 23:44:53 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:44:53 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:44:53 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:44:53 2012: TPIU fitted.
Sat Mar 17 23:44:53 2012: ETM fitted.
Sat Mar 17 23:44:53 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:44:53 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:44:53 2012: Target reset


 << Logging to file resumes >> 

Sat Mar 17 23:45:15 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Mar 17 23:45:15 2012: JLINK command: device = STM32F10xxE, return = 0

Sat Mar 17 23:45:15 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sat Mar 17 23:45:15 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sat Mar 17 23:45:15 2012: JTAG speed is initially set to: 32 kHz
Sat Mar 17 23:45:15 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:45:15 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:45:15 2012: TPIU fitted.
Sat Mar 17 23:45:15 2012: ETM fitted.
Sat Mar 17 23:45:15 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:45:16 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:45:16 2012: Initial reset was performed
Sat Mar 17 23:45:16 2012: Found 2 JTAG devices, Total IRLen = 9:

Sat Mar 17 23:45:16 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Mar 17 23:45:16 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Mar 17 23:45:17 2012: 2104 bytes downloaded (1.80 Kbytes/sec)
Sat Mar 17 23:45:17 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Mar 17 23:45:17 2012: TotalIRLen = 9, IRPrint = 0x0011
Sat Mar 17 23:45:17 2012: Found Cortex-M3 r1p1, Little endian.
Sat Mar 17 23:45:17 2012: TPIU fitted.
Sat Mar 17 23:45:17 2012: ETM fitted.
Sat Mar 17 23:45:17 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Mar 17 23:45:17 2012: Hardware reset with strategy 0 was performed
Sat Mar 17 23:45:17 2012: Target reset
Sun Mar 18 00:09:08 2012: Fatal error: Communication timed out: Requested 4 bytes, received 0 bytes !   Session aborted!


 << Logging to file resumes >> 

Sun Mar 18 00:09:20 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Mar 18 00:09:20 2012: JLINK command: device = STM32F10xxE, return = 0

Sun Mar 18 00:09:20 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Sun Mar 18 00:09:20 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Sun Mar 18 00:09:20 2012: JTAG speed is initially set to: 32 kHz
Sun Mar 18 00:09:20 2012: TotalIRLen = 9, IRPrint = 0x0011
Sun Mar 18 00:09:20 2012: Found Cortex-M3 r1p1, Little endian.
Sun Mar 18 00:09:21 2012: TPIU fitted.
Sun Mar 18 00:09:21 2012: ETM fitted.
Sun Mar 18 00:09:21 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Mar 18 00:09:21 2012: Hardware reset with strategy 0 was performed
Sun Mar 18 00:09:21 2012: Initial reset was performed
Sun Mar 18 00:09:21 2012: Found 2 JTAG devices, Total IRLen = 9:

Sun Mar 18 00:09:21 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Mar 18 00:09:21 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Mar 18 00:09:22 2012: 2104 bytes downloaded (2.16 Kbytes/sec)
Sun Mar 18 00:09:22 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sun Mar 18 00:09:22 2012: TotalIRLen = 9, IRPrint = 0x0011
Sun Mar 18 00:09:22 2012: Found Cortex-M3 r1p1, Little endian.
Sun Mar 18 00:09:22 2012: TPIU fitted.
Sun Mar 18 00:09:22 2012: ETM fitted.
Sun Mar 18 00:09:22 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Mar 18 00:09:22 2012: Hardware reset with strategy 0 was performed
Sun Mar 18 00:09:22 2012: Target reset


 << Logging to file resumes >> 

Tue Mar 20 22:32:13 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Tue Mar 20 22:32:13 2012: JLINK command: device = STM32F10xxE, return = 0

Tue Mar 20 22:32:13 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Mar 20 22:32:13 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Tue Mar 20 22:32:13 2012: JTAG speed is initially set to: 32 kHz
Tue Mar 20 22:32:13 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:32:13 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:32:13 2012: TPIU fitted.
Tue Mar 20 22:32:13 2012: ETM fitted.
Tue Mar 20 22:32:13 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:32:14 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:32:14 2012: Initial reset was performed
Tue Mar 20 22:32:14 2012: Found 2 JTAG devices, Total IRLen = 9:

Tue Mar 20 22:32:14 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Mar 20 22:32:14 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Mar 20 22:32:19 2012: 2104 bytes downloaded (0.39 Kbytes/sec)
Tue Mar 20 22:32:19 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Tue Mar 20 22:32:19 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:32:19 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:32:19 2012: TPIU fitted.
Tue Mar 20 22:32:19 2012: ETM fitted.
Tue Mar 20 22:32:19 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:32:19 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:32:19 2012: Target reset


 << Logging to file resumes >> 

Tue Mar 20 22:32:37 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Tue Mar 20 22:32:37 2012: JLINK command: device = STM32F10xxE, return = 0

Tue Mar 20 22:32:37 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Mar 20 22:32:37 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Tue Mar 20 22:32:37 2012: JTAG speed is initially set to: 32 kHz
Tue Mar 20 22:32:37 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:32:37 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:32:37 2012: TPIU fitted.
Tue Mar 20 22:32:37 2012: ETM fitted.
Tue Mar 20 22:32:37 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:32:38 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:32:38 2012: Initial reset was performed
Tue Mar 20 22:32:38 2012: Found 2 JTAG devices, Total IRLen = 9:

Tue Mar 20 22:32:38 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Mar 20 22:32:38 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Mar 20 22:32:52 2012: 2104 bytes downloaded (0.14 Kbytes/sec)
Tue Mar 20 22:32:52 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Tue Mar 20 22:32:52 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:32:52 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:32:52 2012: TPIU fitted.
Tue Mar 20 22:32:52 2012: ETM fitted.
Tue Mar 20 22:32:52 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:32:52 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:32:52 2012: Target reset


 << Logging to file resumes >> 

Tue Mar 20 22:33:19 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Tue Mar 20 22:33:19 2012: JLINK command: device = STM32F10xxE, return = 0

Tue Mar 20 22:33:19 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Tue Mar 20 22:33:19 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Tue Mar 20 22:33:19 2012: JTAG speed is initially set to: 32 kHz
Tue Mar 20 22:33:19 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:33:19 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:33:19 2012: TPIU fitted.
Tue Mar 20 22:33:19 2012: ETM fitted.
Tue Mar 20 22:33:19 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:33:20 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:33:20 2012: Initial reset was performed
Tue Mar 20 22:33:20 2012: Found 2 JTAG devices, Total IRLen = 9:

Tue Mar 20 22:33:20 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Tue Mar 20 22:33:20 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Tue Mar 20 22:34:59 2012: 2104 bytes downloaded (0.02 Kbytes/sec)
Tue Mar 20 22:34:59 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Tue Mar 20 22:34:59 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:34:59 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:34:59 2012: TPIU fitted.
Tue Mar 20 22:34:59 2012: ETM fitted.
Tue Mar 20 22:34:59 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:34:59 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:34:59 2012: Target reset
Tue Mar 20 22:35:11 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:35:11 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:35:11 2012: TPIU fitted.
Tue Mar 20 22:35:11 2012: ETM fitted.
Tue Mar 20 22:35:11 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:35:11 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:35:11 2012: Target reset
Tue Mar 20 22:35:12 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:35:12 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:35:12 2012: TPIU fitted.
Tue Mar 20 22:35:12 2012: ETM fitted.
Tue Mar 20 22:35:12 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:35:12 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:35:12 2012: Target reset
Tue Mar 20 22:35:12 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:35:12 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:35:12 2012: TPIU fitted.
Tue Mar 20 22:35:12 2012: ETM fitted.
Tue Mar 20 22:35:12 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:35:12 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:35:12 2012: Target reset
Tue Mar 20 22:35:12 2012: TotalIRLen = 9, IRPrint = 0x0011
Tue Mar 20 22:35:12 2012: Found Cortex-M3 r1p1, Little endian.
Tue Mar 20 22:35:12 2012: TPIU fitted.
Tue Mar 20 22:35:12 2012: ETM fitted.
Tue Mar 20 22:35:12 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Tue Mar 20 22:35:12 2012: Hardware reset with strategy 0 was performed
Tue Mar 20 22:35:12 2012: Target reset


 << Logging to file resumes >> 

Wed Mar 21 00:37:31 2012: JLINK command: ProjectFile = C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 21 00:37:31 2012: JLINK command: device = STM32F10xxE, return = 0

Wed Mar 21 00:37:31 2012: DLL version: V4.20m, compiled Oct 28 2010 09:07:34

Wed Mar 21 00:37:31 2012: Firmware: J-Link ARM V8 compiled Oct  7 2010 10:56:54

Wed Mar 21 00:37:31 2012: JTAG speed is initially set to: 32 kHz
Wed Mar 21 00:37:31 2012: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 21 00:37:31 2012: Found Cortex-M3 r1p1, Little endian.
Wed Mar 21 00:37:31 2012: TPIU fitted.
Wed Mar 21 00:37:31 2012: ETM fitted.
Wed Mar 21 00:37:31 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 21 00:37:32 2012: Hardware reset with strategy 0 was performed
Wed Mar 21 00:37:32 2012: Initial reset was performed
Wed Mar 21 00:37:32 2012: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 21 00:37:32 2012:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 21 00:37:32 2012:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 21 00:37:33 2012: 2104 bytes downloaded (1.53 Kbytes/sec)
Wed Mar 21 00:37:33 2012: Loaded debugee: C:\Documents and Settings\colinzhao\My Documents\STM32LED\EVARM\Debug\Exe\STM32LED.out
Wed Mar 21 00:37:33 2012: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 21 00:37:33 2012: Found Cortex-M3 r1p1, Little endian.
Wed Mar 21 00:37:33 2012: TPIU fitted.
Wed Mar 21 00:37:33 2012: ETM fitted.
Wed Mar 21 00:37:33 2012:   FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 21 00:37:33 2012: Hardware reset with strategy 0 was performed
Wed Mar 21 00:37:33 2012: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:24:54: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:24:54: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:24:54: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:24:54: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:24:54: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:24:54: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:24:54: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:24:54: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:24:54: TPIU fitted.
Thu Oct 11, 2012 23:24:54:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:24:55: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:24:55: Initial reset was performed
Thu Oct 11, 2012 23:24:55: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:24:55:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:24:55:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:24:55: J-Link: Flash download: Flash programming performed for 1 range (3072 bytes)
Thu Oct 11, 2012 23:24:55: J-Link: Flash download: Total time needed: 0.686s (Prepare: 0.336s, Compare: 0.028s, Program: 0.258s, Verify: 0.023s, Restore: 0.039s)
Thu Oct 11, 2012 23:24:55: 2100 bytes downloaded (2.92 Kbytes/sec)
Thu Oct 11, 2012 23:24:55: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:24:55: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:24:55: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:24:55: TPIU fitted.
Thu Oct 11, 2012 23:24:55:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:24:55: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:24:55: Target reset
Thu Oct 11, 2012 23:26:07: The stack pointer for stack 'CSTACK' (currently 0xFFFFFFFF) is outside the stack range (0x20000008 to 0x20000408)


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:27:40: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:27:40: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:27:40: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:27:40: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:27:40: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:27:40: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:27:40: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:27:40: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:27:40: TPIU fitted.
Thu Oct 11, 2012 23:27:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:27:41: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:27:41: Initial reset was performed
Thu Oct 11, 2012 23:27:41: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:27:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:27:41:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:27:41: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:27:42: J-Link: Flash download: Total time needed: 0.578s (Prepare: 0.335s, Compare: 0.018s, Program: 0.168s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:27:42: 1500 bytes downloaded (2.41 Kbytes/sec)
Thu Oct 11, 2012 23:27:42: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:27:42: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:27:42: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:27:42: TPIU fitted.
Thu Oct 11, 2012 23:27:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:27:42: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:27:42: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:28:12: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:28:12: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:28:12: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:28:12: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:28:12: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:28:12: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:28:12: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:28:12: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:28:12: TPIU fitted.
Thu Oct 11, 2012 23:28:12:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:28:13: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:28:13: Initial reset was performed
Thu Oct 11, 2012 23:28:13: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:28:13:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:28:13:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:28:13: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:28:13: J-Link: Flash download: Total time needed: 0.580s (Prepare: 0.336s, Compare: 0.019s, Program: 0.169s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:28:13: 1504 bytes downloaded (2.35 Kbytes/sec)
Thu Oct 11, 2012 23:28:13: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:28:13: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:28:13: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:28:13: TPIU fitted.
Thu Oct 11, 2012 23:28:13:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:28:13: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:28:13: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:29:25: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:29:25: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:29:25: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:29:25: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:29:25: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:29:25: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:29:25: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:25: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:25: TPIU fitted.
Thu Oct 11, 2012 23:29:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:25: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:25: Initial reset was performed
Thu Oct 11, 2012 23:29:25: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:29:25:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:29:25:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:29:26: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:29:26: J-Link: Flash download: Total time needed: 0.579s (Prepare: 0.335s, Compare: 0.018s, Program: 0.169s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:29:26: 1504 bytes downloaded (2.41 Kbytes/sec)
Thu Oct 11, 2012 23:29:26: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:29:26: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:26: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:26: TPIU fitted.
Thu Oct 11, 2012 23:29:26:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:26: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:26: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:29:43: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:29:43: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:29:43: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:29:43: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:29:43: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:29:43: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:29:43: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:43: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:43: TPIU fitted.
Thu Oct 11, 2012 23:29:43:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:43: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:43: Initial reset was performed
Thu Oct 11, 2012 23:29:43: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:29:43:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:29:43:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:29:44: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:29:44: J-Link: Flash download: Total time needed: 0.580s (Prepare: 0.337s, Compare: 0.018s, Program: 0.168s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:29:44: 1500 bytes downloaded (2.40 Kbytes/sec)
Thu Oct 11, 2012 23:29:44: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:29:44: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:44: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:44: TPIU fitted.
Thu Oct 11, 2012 23:29:44:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:44: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:44: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:29:56: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:29:56: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:29:56: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:29:56: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:29:56: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:29:56: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:29:56: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:56: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:56: TPIU fitted.
Thu Oct 11, 2012 23:29:56:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:56: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:56: Initial reset was performed
Thu Oct 11, 2012 23:29:56: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:29:56:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:29:56:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:29:57: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Thu Oct 11, 2012 23:29:57: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.335s, Compare: 0.018s, Program: 0.090s, Verify: 0.009s, Restore: 0.039s)
Thu Oct 11, 2012 23:29:57: 1500 bytes downloaded (2.68 Kbytes/sec)
Thu Oct 11, 2012 23:29:57: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:29:57: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:29:57: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:29:57: TPIU fitted.
Thu Oct 11, 2012 23:29:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:29:57: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:29:57: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:30:12: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:30:12: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:30:12: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:30:12: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:30:12: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:30:12: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:30:12: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:30:13: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:30:13: TPIU fitted.
Thu Oct 11, 2012 23:30:13:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:30:13: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:30:13: Initial reset was performed
Thu Oct 11, 2012 23:30:13: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:30:13:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:30:13:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:30:14: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Thu Oct 11, 2012 23:30:14: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.039s)
Thu Oct 11, 2012 23:30:14: 1500 bytes downloaded (2.76 Kbytes/sec)
Thu Oct 11, 2012 23:30:14: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:30:14: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:30:14: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:30:14: TPIU fitted.
Thu Oct 11, 2012 23:30:14:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:30:14: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:30:14: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:30:46: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:30:46: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:30:46: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:30:46: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:30:46: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:30:46: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:30:46: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:30:46: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:30:46: TPIU fitted.
Thu Oct 11, 2012 23:30:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:30:47: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:30:47: Initial reset was performed
Thu Oct 11, 2012 23:30:47: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:30:47:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:30:47:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:30:47: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Thu Oct 11, 2012 23:30:47: J-Link: Flash download: Total time needed: 0.499s (Prepare: 0.344s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Thu Oct 11, 2012 23:30:47: 1500 bytes downloaded (2.68 Kbytes/sec)
Thu Oct 11, 2012 23:30:47: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:30:47: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:30:47: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:30:47: TPIU fitted.
Thu Oct 11, 2012 23:30:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:30:47: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:30:47: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:31:10: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:31:10: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:31:10: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:31:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:31:10: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:31:10: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:31:10: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:31:10: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:31:10: TPIU fitted.
Thu Oct 11, 2012 23:31:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:31:11: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:31:11: Initial reset was performed
Thu Oct 11, 2012 23:31:11: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:31:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:31:11:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:31:11: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:31:11: J-Link: Flash download: Total time needed: 0.585s (Prepare: 0.337s, Compare: 0.021s, Program: 0.169s, Verify: 0.017s, Restore: 0.039s)
Thu Oct 11, 2012 23:31:11: 1480 bytes downloaded (2.37 Kbytes/sec)
Thu Oct 11, 2012 23:31:11: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:31:11: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:31:11: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:31:11: TPIU fitted.
Thu Oct 11, 2012 23:31:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:31:11: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:31:11: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:31:51: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:31:51: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:31:51: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:31:51: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:31:51: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:31:51: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:31:51: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:31:51: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:31:52: TPIU fitted.
Thu Oct 11, 2012 23:31:52:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:31:52: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:31:52: Initial reset was performed
Thu Oct 11, 2012 23:31:52: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:31:52:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:31:52:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:31:52: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Thu Oct 11, 2012 23:31:52: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Thu Oct 11, 2012 23:31:52: 1480 bytes downloaded (2.72 Kbytes/sec)
Thu Oct 11, 2012 23:31:52: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:31:53: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:31:53: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:31:53: TPIU fitted.
Thu Oct 11, 2012 23:31:53:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:31:53: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:31:53: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:32:28: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:32:28: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:32:28: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:32:28: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:32:28: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:32:28: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:32:28: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:32:28: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:32:28: TPIU fitted.
Thu Oct 11, 2012 23:32:28:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:32:29: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:32:29: Initial reset was performed
Thu Oct 11, 2012 23:32:29: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:32:29:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:32:29:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:32:29: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:32:29: J-Link: Flash download: Total time needed: 0.578s (Prepare: 0.333s, Compare: 0.018s, Program: 0.170s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:32:29: 1476 bytes downloaded (2.37 Kbytes/sec)
Thu Oct 11, 2012 23:32:29: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:32:29: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:32:29: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:32:29: TPIU fitted.
Thu Oct 11, 2012 23:32:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:32:29: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:32:29: Target reset


 << Logging to file resumes >> 

Thu Oct 11, 2012 23:32:45: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Oct 11, 2012 23:32:45: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Thu Oct 11, 2012 23:32:45: JLINK command: device = STM32F10xx6, return = 0

Thu Oct 11, 2012 23:32:45: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Thu Oct 11, 2012 23:32:45: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Thu Oct 11, 2012 23:32:45: JTAG speed is initially set to: 32 kHz
Thu Oct 11, 2012 23:32:45: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:32:45: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:32:45: TPIU fitted.
Thu Oct 11, 2012 23:32:45:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:32:46: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:32:46: Initial reset was performed
Thu Oct 11, 2012 23:32:46: Found 2 JTAG devices, Total IRLen = 9:

Thu Oct 11, 2012 23:32:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Oct 11, 2012 23:32:46:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Oct 11, 2012 23:32:46: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Thu Oct 11, 2012 23:32:46: J-Link: Flash download: Total time needed: 0.580s (Prepare: 0.336s, Compare: 0.019s, Program: 0.169s, Verify: 0.017s, Restore: 0.038s)
Thu Oct 11, 2012 23:32:46: 1480 bytes downloaded (2.31 Kbytes/sec)
Thu Oct 11, 2012 23:32:46: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Thu Oct 11, 2012 23:32:46: TotalIRLen = 9, IRPrint = 0x0011
Thu Oct 11, 2012 23:32:47: Found Cortex-M3 r1p1, Little endian.
Thu Oct 11, 2012 23:32:47: TPIU fitted.
Thu Oct 11, 2012 23:32:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Thu Oct 11, 2012 23:32:47: Hardware reset with strategy 0 was performed
Thu Oct 11, 2012 23:32:47: Target reset


 << Logging to file resumes >> 

Fri Oct 12, 2012 23:55:31: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Fri Oct 12, 2012 23:55:31: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Fri Oct 12, 2012 23:55:31: JLINK command: device = STM32F10xx6, return = 0

Fri Oct 12, 2012 23:55:31: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Fri Oct 12, 2012 23:55:31: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Fri Oct 12, 2012 23:55:31: JTAG speed is initially set to: 32 kHz
Fri Oct 12, 2012 23:55:31: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:55:31: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:55:31: TPIU fitted.
Fri Oct 12, 2012 23:55:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:55:31: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:55:31: Initial reset was performed
Fri Oct 12, 2012 23:55:31: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 12, 2012 23:55:31:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 12, 2012 23:55:31:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 12, 2012 23:55:32: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Fri Oct 12, 2012 23:55:32: J-Link: Flash download: Total time needed: 0.497s (Prepare: 0.340s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Fri Oct 12, 2012 23:55:32: 1480 bytes downloaded (2.57 Kbytes/sec)
Fri Oct 12, 2012 23:55:32: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Fri Oct 12, 2012 23:55:32: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:55:32: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:55:32: TPIU fitted.
Fri Oct 12, 2012 23:55:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:55:32: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:55:32: Target reset


 << Logging to file resumes >> 

Fri Oct 12, 2012 23:55:54: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Fri Oct 12, 2012 23:55:54: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Fri Oct 12, 2012 23:55:54: JLINK command: device = STM32F10xx6, return = 0

Fri Oct 12, 2012 23:55:54: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Fri Oct 12, 2012 23:55:54: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Fri Oct 12, 2012 23:55:54: JTAG speed is initially set to: 32 kHz
Fri Oct 12, 2012 23:55:54: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:55:54: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:55:54: TPIU fitted.
Fri Oct 12, 2012 23:55:54:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:55:55: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:55:55: Initial reset was performed
Fri Oct 12, 2012 23:55:55: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 12, 2012 23:55:55:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 12, 2012 23:55:55:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 12, 2012 23:55:55: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Fri Oct 12, 2012 23:55:55: J-Link: Flash download: Total time needed: 0.491s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Fri Oct 12, 2012 23:55:55: 1480 bytes downloaded (2.64 Kbytes/sec)
Fri Oct 12, 2012 23:55:55: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Fri Oct 12, 2012 23:55:55: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:55:55: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:55:55: TPIU fitted.
Fri Oct 12, 2012 23:55:56:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:55:56: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:55:56: Target reset


 << Logging to file resumes >> 

Fri Oct 12, 2012 23:59:27: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Fri Oct 12, 2012 23:59:27: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Fri Oct 12, 2012 23:59:27: JLINK command: device = STM32F10xx6, return = 0

Fri Oct 12, 2012 23:59:27: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Fri Oct 12, 2012 23:59:27: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Fri Oct 12, 2012 23:59:27: JTAG speed is initially set to: 32 kHz
Fri Oct 12, 2012 23:59:27: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:59:27: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:59:28: TPIU fitted.
Fri Oct 12, 2012 23:59:28:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:59:28: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:59:28: Initial reset was performed
Fri Oct 12, 2012 23:59:28: Found 2 JTAG devices, Total IRLen = 9:

Fri Oct 12, 2012 23:59:28:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Fri Oct 12, 2012 23:59:28:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Fri Oct 12, 2012 23:59:28: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Fri Oct 12, 2012 23:59:29: J-Link: Flash download: Total time needed: 0.495s (Prepare: 0.340s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Fri Oct 12, 2012 23:59:29: 1480 bytes downloaded (2.64 Kbytes/sec)
Fri Oct 12, 2012 23:59:29: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Fri Oct 12, 2012 23:59:29: TotalIRLen = 9, IRPrint = 0x0011
Fri Oct 12, 2012 23:59:29: Found Cortex-M3 r1p1, Little endian.
Fri Oct 12, 2012 23:59:29: TPIU fitted.
Fri Oct 12, 2012 23:59:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Fri Oct 12, 2012 23:59:29: Hardware reset with strategy 0 was performed
Fri Oct 12, 2012 23:59:29: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 00:00:04: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 00:00:04: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 00:00:04: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 00:00:04: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 00:00:04: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 00:00:04: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 00:00:04: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 00:00:04: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 00:00:04: TPIU fitted.
Sat Oct 13, 2012 00:00:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 00:00:05: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 00:00:05: Initial reset was performed
Sat Oct 13, 2012 00:00:05: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 00:00:05:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 00:00:05:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 00:00:05: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 00:00:05: J-Link: Flash download: Total time needed: 0.496s (Prepare: 0.338s, Compare: 0.019s, Program: 0.090s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 00:00:05: 1480 bytes downloaded (2.57 Kbytes/sec)
Sat Oct 13, 2012 00:00:05: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 00:00:05: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 00:00:05: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 00:00:05: TPIU fitted.
Sat Oct 13, 2012 00:00:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 00:00:05: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 00:00:05: Target reset
Sat Oct 13, 2012 00:12:19: Fatal error: Communication timed out: Requested 4 bytes, received 0 bytes !   Session aborted!


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:22:15: Fatal error: Communication timed out: Requested 2 bytes, received 0 bytes ! EMU_GetFirmwareString: Insufficient data read when trying to read the string length.   Session aborted!
Sat Oct 13, 2012 13:22:15: Failed to load debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:22:18: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:22:18: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:22:18: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:22:18: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:22:18: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:22:18: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:22:18: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:18: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:18: TPIU fitted.
Sat Oct 13, 2012 13:22:18:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:18: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:18: Initial reset was performed
Sat Oct 13, 2012 13:22:18: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:22:18:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:22:18:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:22:19: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:22:19: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:22:19: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:22:19: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:22:19: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:19: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:19: TPIU fitted.
Sat Oct 13, 2012 13:22:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:19: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:19: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:22:41: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:22:41: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:22:41: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:22:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:22:41: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:22:41: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:22:41: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:41: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:41: TPIU fitted.
Sat Oct 13, 2012 13:22:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:41: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:41: Initial reset was performed
Sat Oct 13, 2012 13:22:41: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:22:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:22:41:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:22:42: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:22:42: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:22:42: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:22:42: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:22:42: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:42: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:42: TPIU fitted.
Sat Oct 13, 2012 13:22:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:42: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:42: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:22:54: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:22:54: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:22:54: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:22:54: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:22:54: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:22:54: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:22:54: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:54: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:54: TPIU fitted.
Sat Oct 13, 2012 13:22:54:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:54: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:54: Initial reset was performed
Sat Oct 13, 2012 13:22:54: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:22:54:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:22:54:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:22:55: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:22:55: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:22:55: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:22:55: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:22:55: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:22:55: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:22:55: TPIU fitted.
Sat Oct 13, 2012 13:22:55:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:22:55: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:22:55: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:23:30: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:23:30: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:23:30: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:23:30: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:23:30: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:23:30: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:23:30: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:23:30: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:23:30: TPIU fitted.
Sat Oct 13, 2012 13:23:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:23:31: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:23:31: Initial reset was performed
Sat Oct 13, 2012 13:23:31: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:23:31:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:23:31:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:23:31: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:23:31: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:23:31: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:23:31: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:23:31: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:23:31: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:23:31: TPIU fitted.
Sat Oct 13, 2012 13:23:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:23:31: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:23:31: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:23:41: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:23:41: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:23:41: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:23:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:23:41: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:23:41: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:23:41: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:23:41: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:23:41: TPIU fitted.
Sat Oct 13, 2012 13:23:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:23:42: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:23:42: Initial reset was performed
Sat Oct 13, 2012 13:23:42: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:23:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:23:42:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:23:42: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:23:42: J-Link: Flash download: Total time needed: 0.489s (Prepare: 0.334s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:23:42: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:23:42: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:23:42: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:23:42: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:23:42: TPIU fitted.
Sat Oct 13, 2012 13:23:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:23:42: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:23:43: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:24:14: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:24:14: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:24:14: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:24:14: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:24:14: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:24:14: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:24:14: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:14: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:14: TPIU fitted.
Sat Oct 13, 2012 13:24:14:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:15: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:15: Initial reset was performed
Sat Oct 13, 2012 13:24:15: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:24:15:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:24:15:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:24:15: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:24:15: J-Link: Flash download: Total time needed: 0.489s (Prepare: 0.333s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:24:15: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:24:15: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:24:15: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:15: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:15: TPIU fitted.
Sat Oct 13, 2012 13:24:15:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:15: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:16: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:24:29: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:24:29: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:24:29: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:24:29: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:24:29: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:24:29: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:24:29: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:29: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:29: TPIU fitted.
Sat Oct 13, 2012 13:24:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:29: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:29: Initial reset was performed
Sat Oct 13, 2012 13:24:29: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:24:29:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:24:29:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:24:30: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:24:30: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.337s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:24:30: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:24:30: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:24:30: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:30: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:30: TPIU fitted.
Sat Oct 13, 2012 13:24:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:30: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:30: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:24:41: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:24:41: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:24:41: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:24:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:24:41: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:24:41: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:24:41: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:41: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:41: TPIU fitted.
Sat Oct 13, 2012 13:24:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:42: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:42: Initial reset was performed
Sat Oct 13, 2012 13:24:42: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:24:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:24:42:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:24:42: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:24:42: J-Link: Flash download: Total time needed: 0.489s (Prepare: 0.335s, Compare: 0.018s, Program: 0.088s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:24:42: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:24:42: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:24:42: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:24:42: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:24:42: TPIU fitted.
Sat Oct 13, 2012 13:24:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:24:43: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:24:43: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:26:56: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:26:56: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:26:56: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:26:56: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:26:56: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:26:56: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:26:56: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:26:56: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:26:56: TPIU fitted.
Sat Oct 13, 2012 13:26:56:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:26:57: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:26:57: Initial reset was performed
Sat Oct 13, 2012 13:26:57: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:26:57:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:26:57:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:26:57: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:26:57: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:26:57: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:26:57: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:26:57: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:26:57: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:26:57: TPIU fitted.
Sat Oct 13, 2012 13:26:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:26:57: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:26:58: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:30:45: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:30:45: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:30:45: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:30:45: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:30:45: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:30:45: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:30:45: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:30:45: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:30:45: TPIU fitted.
Sat Oct 13, 2012 13:30:45:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:30:46: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:30:46: Initial reset was performed
Sat Oct 13, 2012 13:30:46: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:30:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:30:46:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:30:46: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:30:46: J-Link: Flash download: Total time needed: 0.491s (Prepare: 0.335s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:30:46: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:30:46: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:30:46: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:30:46: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:30:47: TPIU fitted.
Sat Oct 13, 2012 13:30:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:30:47: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:30:47: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:31:20: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:31:20: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:31:20: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:31:20: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:31:20: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:31:20: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:31:20: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:31:20: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:31:20: TPIU fitted.
Sat Oct 13, 2012 13:31:20:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:31:21: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:31:21: Initial reset was performed
Sat Oct 13, 2012 13:31:21: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:31:21:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:31:21:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:31:21: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:31:21: J-Link: Flash download: Total time needed: 0.494s (Prepare: 0.339s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:31:21: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:31:21: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:31:21: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:31:21: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:31:21: TPIU fitted.
Sat Oct 13, 2012 13:31:21:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:31:21: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:31:21: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:35:15: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:35:15: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:35:15: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:35:15: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:35:15: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:35:15: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:35:15: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:35:16: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:35:16: TPIU fitted.
Sat Oct 13, 2012 13:35:16:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:35:16: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:35:16: Initial reset was performed
Sat Oct 13, 2012 13:35:16: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:35:16:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:35:16:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:35:17: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:35:17: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.336s, Compare: 0.019s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:35:17: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:35:17: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:35:17: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:35:17: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:35:17: TPIU fitted.
Sat Oct 13, 2012 13:35:17:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:35:17: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:35:17: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:36:14: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:36:14: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:36:14: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:36:14: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:36:14: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:36:14: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:36:14: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:36:14: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:36:14: TPIU fitted.
Sat Oct 13, 2012 13:36:14:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:36:14: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:36:14: Initial reset was performed
Sat Oct 13, 2012 13:36:14: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:36:14:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:36:14:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:36:15: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:36:15: J-Link: Flash download: Total time needed: 0.490s (Prepare: 0.334s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:36:15: 1480 bytes downloaded (2.80 Kbytes/sec)
Sat Oct 13, 2012 13:36:15: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:36:15: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:36:15: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:36:15: TPIU fitted.
Sat Oct 13, 2012 13:36:15:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:36:15: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:36:15: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:37:32: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:37:32: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:37:32: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:37:32: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:37:32: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:37:32: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:37:32: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:37:32: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:37:32: TPIU fitted.
Sat Oct 13, 2012 13:37:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:37:33: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:37:33: Initial reset was performed
Sat Oct 13, 2012 13:37:33: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:37:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:37:33:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:37:33: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:37:33: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.337s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:37:33: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:37:33: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:37:33: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:37:33: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:37:33: TPIU fitted.
Sat Oct 13, 2012 13:37:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:37:33: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:37:33: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:37:46: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:37:46: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:37:46: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:37:46: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:37:46: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:37:46: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:37:46: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:37:46: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:37:46: TPIU fitted.
Sat Oct 13, 2012 13:37:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:37:47: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:37:47: Initial reset was performed
Sat Oct 13, 2012 13:37:47: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:37:47:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:37:47:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:37:47: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:37:47: J-Link: Flash download: Total time needed: 0.489s (Prepare: 0.334s, Compare: 0.019s, Program: 0.088s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:37:47: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:37:47: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:37:47: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:37:47: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:37:47: TPIU fitted.
Sat Oct 13, 2012 13:37:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:37:47: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:37:47: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:38:04: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:38:04: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:38:04: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:38:04: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:38:04: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:38:04: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:38:04: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:38:04: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:38:04: TPIU fitted.
Sat Oct 13, 2012 13:38:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:38:05: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:38:05: Initial reset was performed
Sat Oct 13, 2012 13:38:05: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:38:05:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:38:05:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:38:05: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:38:05: J-Link: Flash download: Total time needed: 0.495s (Prepare: 0.339s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:38:05: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:38:05: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:38:05: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:38:05: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:38:05: TPIU fitted.
Sat Oct 13, 2012 13:38:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:38:05: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:38:05: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:38:21: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:38:21: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:38:21: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:38:21: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:38:21: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:38:21: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:38:21: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:38:21: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:38:22: TPIU fitted.
Sat Oct 13, 2012 13:38:22:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:38:22: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:38:22: Initial reset was performed
Sat Oct 13, 2012 13:38:22: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:38:22:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:38:22:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:38:22: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:38:23: J-Link: Flash download: Total time needed: 0.494s (Prepare: 0.338s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:38:23: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 13:38:23: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:38:23: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:38:23: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:38:23: TPIU fitted.
Sat Oct 13, 2012 13:38:23:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:38:23: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:38:23: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:47:26: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:47:26: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:47:26: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:47:26: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:47:26: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:47:26: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:47:26: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:47:27: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:47:27: TPIU fitted.
Sat Oct 13, 2012 13:47:27:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:47:27: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:47:27: Initial reset was performed
Sat Oct 13, 2012 13:47:27: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:47:27:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:47:27:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:47:28: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:47:28: J-Link: Flash download: Total time needed: 0.494s (Prepare: 0.338s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:47:28: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:47:28: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:47:28: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:47:28: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:47:28: TPIU fitted.
Sat Oct 13, 2012 13:47:28:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:47:28: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:47:28: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 13:51:49: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 13:51:49: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 13:51:49: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 13:51:49: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 13:51:49: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 13:51:49: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 13:51:49: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:51:50: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:51:50: TPIU fitted.
Sat Oct 13, 2012 13:51:50:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:51:50: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:51:50: Initial reset was performed
Sat Oct 13, 2012 13:51:50: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 13:51:50:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 13:51:50:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 13:51:51: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 13:51:51: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.337s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 13:51:51: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 13:51:51: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 13:51:51: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 13:51:51: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 13:51:51: TPIU fitted.
Sat Oct 13, 2012 13:51:51:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 13:51:51: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 13:51:51: Target reset
Sat Oct 13, 2012 14:27:45: Fatal error: Communication timed out: Requested 4 bytes, received 0 bytes !   Session aborted!


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:28:17: Fatal error: Communication timed out: Requested 2 bytes, received 0 bytes ! EMU_GetFirmwareString: Insufficient data read when trying to read the string length.   Session aborted!
Sat Oct 13, 2012 14:28:17: Failed to load debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:28:19: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:28:19: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:28:19: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:28:19: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:28:19: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:28:19: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:28:19: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:28:19: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:28:19: TPIU fitted.
Sat Oct 13, 2012 14:28:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:28:20: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:28:20: Initial reset was performed
Sat Oct 13, 2012 14:28:20: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:28:20:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:28:20:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:28:20: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sat Oct 13, 2012 14:28:20: J-Link: Flash download: Total time needed: 0.392s (Prepare: 0.336s, Compare: 0.018s, Program: 0.000s, Verify: 0.000s, Restore: 0.038s)
Sat Oct 13, 2012 14:28:20: 1480 bytes downloaded (3.08 Kbytes/sec)
Sat Oct 13, 2012 14:28:20: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:28:20: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:28:20: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:28:20: TPIU fitted.
Sat Oct 13, 2012 14:28:20:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:28:20: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:28:20: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:32:59: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:32:59: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:32:59: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:32:59: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:32:59: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:32:59: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:32:59: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:32:59: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:32:59: TPIU fitted.
Sat Oct 13, 2012 14:32:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:33:00: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:33:00: Initial reset was performed
Sat Oct 13, 2012 14:33:00: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:33:00:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:33:00:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:33:00: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 14:33:00: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.336s, Compare: 0.019s, Program: 0.090s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 14:33:00: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 14:33:00: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:33:00: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:33:00: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:33:00: TPIU fitted.
Sat Oct 13, 2012 14:33:00:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:33:00: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:33:00: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:33:37: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:33:37: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:33:37: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:33:37: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:33:37: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:33:37: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:33:37: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:33:37: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:33:37: TPIU fitted.
Sat Oct 13, 2012 14:33:37:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:33:37: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:33:37: Initial reset was performed
Sat Oct 13, 2012 14:33:37: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:33:37:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:33:37:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:33:38: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 14:33:38: J-Link: Flash download: Total time needed: 0.488s (Prepare: 0.333s, Compare: 0.019s, Program: 0.088s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 14:33:38: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 14:33:38: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:33:38: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:33:38: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:33:38: TPIU fitted.
Sat Oct 13, 2012 14:33:38:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:33:38: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:33:38: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:34:46: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:34:46: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:34:46: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:34:46: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:34:46: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:34:46: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:34:46: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:34:46: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:34:46: TPIU fitted.
Sat Oct 13, 2012 14:34:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:34:47: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:34:47: Initial reset was performed
Sat Oct 13, 2012 14:34:47: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:34:47:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:34:47:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:34:47: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 14:34:47: J-Link: Flash download: Total time needed: 0.493s (Prepare: 0.337s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 14:34:48: 1480 bytes downloaded (2.57 Kbytes/sec)
Sat Oct 13, 2012 14:34:48: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:34:48: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:34:48: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:34:48: TPIU fitted.
Sat Oct 13, 2012 14:34:48:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:34:48: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:34:48: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:43:25: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:43:25: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:43:25: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:43:25: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:43:25: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:43:25: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:43:25: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:43:25: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:43:25: TPIU fitted.
Sat Oct 13, 2012 14:43:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:43:25: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:43:25: Initial reset was performed
Sat Oct 13, 2012 14:43:25: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:43:25:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:43:25:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:43:26: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 14:43:26: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.337s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 14:43:26: 1480 bytes downloaded (2.72 Kbytes/sec)
Sat Oct 13, 2012 14:43:26: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:43:26: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:43:26: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:43:26: TPIU fitted.
Sat Oct 13, 2012 14:43:26:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:43:26: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:43:26: Target reset
Sat Oct 13, 2012 14:46:30: Fatal error: Communication timed out: Requested 4 bytes, received 0 bytes !   Session aborted!


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:47:03: Fatal error: Communication timed out: Requested 2 bytes, received 0 bytes ! EMU_GetFirmwareString: Insufficient data read when trying to read the string length.   Session aborted!
Sat Oct 13, 2012 14:47:03: Failed to load debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:47:10: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:47:10: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:47:10: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:47:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:47:10: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:47:10: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:47:10: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:47:10: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:47:10: TPIU fitted.
Sat Oct 13, 2012 14:47:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:47:11: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:47:11: Initial reset was performed
Sat Oct 13, 2012 14:47:11: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:47:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:47:11:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:47:11: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sat Oct 13, 2012 14:47:11: J-Link: Flash download: Total time needed: 0.395s (Prepare: 0.337s, Compare: 0.020s, Program: 0.000s, Verify: 0.000s, Restore: 0.038s)
Sat Oct 13, 2012 14:47:11: 1480 bytes downloaded (3.19 Kbytes/sec)
Sat Oct 13, 2012 14:47:11: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:47:11: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:47:11: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:47:11: TPIU fitted.
Sat Oct 13, 2012 14:47:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:47:11: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:47:11: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 14:47:18: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 14:47:18: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 14:47:18: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 14:47:18: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 14:47:18: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 14:47:18: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 14:47:18: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:47:18: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:47:18: TPIU fitted.
Sat Oct 13, 2012 14:47:18:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:47:19: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:47:19: Initial reset was performed
Sat Oct 13, 2012 14:47:19: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 14:47:19:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 14:47:19:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 14:47:19: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 14:47:19: J-Link: Flash download: Total time needed: 0.492s (Prepare: 0.335s, Compare: 0.018s, Program: 0.090s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 14:47:19: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 14:47:19: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 14:47:19: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 14:47:19: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 14:47:19: TPIU fitted.
Sat Oct 13, 2012 14:47:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 14:47:19: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 14:47:19: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:05:09: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:05:09: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:05:09: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:05:09: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:05:09: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:05:09: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:05:09: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:05:10: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:05:10: TPIU fitted.
Sat Oct 13, 2012 17:05:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:05:10: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:05:10: Initial reset was performed
Sat Oct 13, 2012 17:05:10: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:05:10:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:05:10:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:05:11: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sat Oct 13, 2012 17:05:11: J-Link: Flash download: Total time needed: 0.396s (Prepare: 0.338s, Compare: 0.019s, Program: 0.000s, Verify: 0.000s, Restore: 0.039s)
Sat Oct 13, 2012 17:05:11: 1480 bytes downloaded (2.98 Kbytes/sec)
Sat Oct 13, 2012 17:05:11: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:05:11: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:05:11: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:05:11: TPIU fitted.
Sat Oct 13, 2012 17:05:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:05:11: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:05:11: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:06:33: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:06:33: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:06:33: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:06:33: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:06:33: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:06:33: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:06:33: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:06:33: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:06:33: TPIU fitted.
Sat Oct 13, 2012 17:06:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:06:34: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:06:34: Initial reset was performed
Sat Oct 13, 2012 17:06:34: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:06:34:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:06:34:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:06:34: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 17:06:34: J-Link: Flash download: Total time needed: 0.496s (Prepare: 0.340s, Compare: 0.018s, Program: 0.089s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 17:06:34: 1480 bytes downloaded (2.57 Kbytes/sec)
Sat Oct 13, 2012 17:06:34: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:06:34: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:06:34: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:06:34: TPIU fitted.
Sat Oct 13, 2012 17:06:34:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:06:35: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:06:35: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:17:32: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:17:32: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:17:32: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:17:32: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:17:32: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:17:32: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:17:32: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:17:32: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:17:32: TPIU fitted.
Sat Oct 13, 2012 17:17:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:17:33: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:17:33: Initial reset was performed
Sat Oct 13, 2012 17:17:33: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:17:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:17:33:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:17:33: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 17:17:33: J-Link: Flash download: Total time needed: 0.506s (Prepare: 0.347s, Compare: 0.018s, Program: 0.090s, Verify: 0.009s, Restore: 0.040s)
Sat Oct 13, 2012 17:17:33: 1480 bytes downloaded (2.50 Kbytes/sec)
Sat Oct 13, 2012 17:17:33: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:17:33: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:17:33: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:17:33: TPIU fitted.
Sat Oct 13, 2012 17:17:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:17:33: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:17:33: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:18:19: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:18:19: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:18:19: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:18:19: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:18:19: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:18:19: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:18:19: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:18:19: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:18:19: TPIU fitted.
Sat Oct 13, 2012 17:18:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:18:20: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:18:20: Initial reset was performed
Sat Oct 13, 2012 17:18:20: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:18:20:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:18:20:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:18:20: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sat Oct 13, 2012 17:18:20: J-Link: Flash download: Total time needed: 0.498s (Prepare: 0.342s, Compare: 0.018s, Program: 0.090s, Verify: 0.009s, Restore: 0.038s)
Sat Oct 13, 2012 17:18:20: 1480 bytes downloaded (2.64 Kbytes/sec)
Sat Oct 13, 2012 17:18:20: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:18:20: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:18:20: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:18:20: TPIU fitted.
Sat Oct 13, 2012 17:18:20:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:18:20: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:18:21: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:18:50: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:18:50: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:18:50: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:18:50: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:18:50: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:18:50: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:18:50: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:18:50: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:18:50: TPIU fitted.
Sat Oct 13, 2012 17:18:50:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:18:50: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:18:50: Initial reset was performed
Sat Oct 13, 2012 17:18:50: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:18:50:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:18:50:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:18:51: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:18:51: J-Link: Flash download: Total time needed: 0.590s (Prepare: 0.344s, Compare: 0.018s, Program: 0.170s, Verify: 0.017s, Restore: 0.038s)
Sat Oct 13, 2012 17:18:51: 1472 bytes downloaded (2.25 Kbytes/sec)
Sat Oct 13, 2012 17:18:51: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:18:51: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:18:51: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:18:51: TPIU fitted.
Sat Oct 13, 2012 17:18:51:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:18:51: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:18:51: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:19:34: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:19:34: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:19:34: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:19:34: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:19:34: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:19:34: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:19:34: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:19:34: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:19:34: TPIU fitted.
Sat Oct 13, 2012 17:19:34:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:19:35: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:19:35: Initial reset was performed
Sat Oct 13, 2012 17:19:35: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:19:35:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:19:35:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:19:35: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:19:35: J-Link: Flash download: Total time needed: 0.586s (Prepare: 0.341s, Compare: 0.020s, Program: 0.169s, Verify: 0.017s, Restore: 0.038s)
Sat Oct 13, 2012 17:19:35: 1468 bytes downloaded (2.24 Kbytes/sec)
Sat Oct 13, 2012 17:19:35: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:19:35: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:19:36: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:19:36: TPIU fitted.
Sat Oct 13, 2012 17:19:36:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:19:36: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:19:36: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:20:24: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:20:24: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:20:24: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:20:24: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:20:24: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:20:24: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:20:24: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:20:24: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:20:24: TPIU fitted.
Sat Oct 13, 2012 17:20:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:20:25: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:20:25: Initial reset was performed
Sat Oct 13, 2012 17:20:25: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:20:25:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:20:25:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:20:25: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:20:26: J-Link: Flash download: Total time needed: 0.589s (Prepare: 0.339s, Compare: 0.018s, Program: 0.171s, Verify: 0.017s, Restore: 0.041s)
Sat Oct 13, 2012 17:20:26: 1484 bytes downloaded (2.26 Kbytes/sec)
Sat Oct 13, 2012 17:20:26: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:20:26: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:20:26: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:20:26: TPIU fitted.
Sat Oct 13, 2012 17:20:26:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:20:26: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:20:26: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:21:50: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:21:50: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:21:50: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:21:50: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:21:50: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:21:50: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:21:50: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:21:50: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:21:50: TPIU fitted.
Sat Oct 13, 2012 17:21:50:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:21:50: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:21:50: Initial reset was performed
Sat Oct 13, 2012 17:21:50: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:21:50:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:21:50:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:21:51: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:21:51: J-Link: Flash download: Total time needed: 0.584s (Prepare: 0.341s, Compare: 0.019s, Program: 0.168s, Verify: 0.017s, Restore: 0.038s)
Sat Oct 13, 2012 17:21:51: 1504 bytes downloaded (2.35 Kbytes/sec)
Sat Oct 13, 2012 17:21:51: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:21:51: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:21:51: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:21:51: TPIU fitted.
Sat Oct 13, 2012 17:21:51:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:21:51: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:21:51: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:22:11: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:22:11: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:22:11: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:22:11: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:22:11: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:22:11: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:22:11: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:22:11: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:22:11: TPIU fitted.
Sat Oct 13, 2012 17:22:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:22:11: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:22:11: Initial reset was performed
Sat Oct 13, 2012 17:22:11: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:22:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:22:11:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:22:12: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:22:12: J-Link: Flash download: Total time needed: 0.582s (Prepare: 0.337s, Compare: 0.019s, Program: 0.170s, Verify: 0.017s, Restore: 0.038s)
Sat Oct 13, 2012 17:22:12: 1544 bytes downloaded (2.41 Kbytes/sec)
Sat Oct 13, 2012 17:22:12: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:22:12: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:22:12: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:22:12: TPIU fitted.
Sat Oct 13, 2012 17:22:12:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:22:12: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:22:12: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:28:55: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:28:55: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:28:55: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:28:55: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:28:55: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:28:55: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:28:55: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:28:56: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:28:56: TPIU fitted.
Sat Oct 13, 2012 17:28:56:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:28:56: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:28:56: Initial reset was performed
Sat Oct 13, 2012 17:28:56: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:28:56:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:28:56:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:28:57: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:28:57: J-Link: Flash download: Total time needed: 0.587s (Prepare: 0.343s, Compare: 0.018s, Program: 0.168s, Verify: 0.017s, Restore: 0.039s)
Sat Oct 13, 2012 17:28:57: 1524 bytes downloaded (2.32 Kbytes/sec)
Sat Oct 13, 2012 17:28:57: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:28:57: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:28:57: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:28:57: TPIU fitted.
Sat Oct 13, 2012 17:28:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:28:57: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:28:57: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:29:18: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:29:18: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:29:18: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:29:18: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:29:18: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:29:18: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:29:18: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:29:18: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:29:18: TPIU fitted.
Sat Oct 13, 2012 17:29:18:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:29:19: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:29:19: Initial reset was performed
Sat Oct 13, 2012 17:29:19: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:29:19:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:29:19:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:29:19: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:29:19: J-Link: Flash download: Total time needed: 0.597s (Prepare: 0.350s, Compare: 0.018s, Program: 0.170s, Verify: 0.018s, Restore: 0.039s)
Sat Oct 13, 2012 17:29:19: 1516 bytes downloaded (2.31 Kbytes/sec)
Sat Oct 13, 2012 17:29:19: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:29:19: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:29:19: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:29:19: TPIU fitted.
Sat Oct 13, 2012 17:29:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:29:19: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:29:19: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:29:44: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:29:44: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:29:44: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:29:44: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:29:44: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:29:44: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:29:44: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:29:44: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:29:44: TPIU fitted.
Sat Oct 13, 2012 17:29:44:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:29:45: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:29:45: Initial reset was performed
Sat Oct 13, 2012 17:29:45: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:29:45:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:29:45:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:29:45: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:29:45: J-Link: Flash download: Total time needed: 0.590s (Prepare: 0.343s, Compare: 0.018s, Program: 0.171s, Verify: 0.017s, Restore: 0.039s)
Sat Oct 13, 2012 17:29:45: 1512 bytes downloaded (2.31 Kbytes/sec)
Sat Oct 13, 2012 17:29:45: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:29:45: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:29:46: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:29:46: TPIU fitted.
Sat Oct 13, 2012 17:29:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:29:46: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:29:46: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:30:10: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:30:10: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:30:10: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:30:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:30:10: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:30:10: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:30:10: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:30:10: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:30:10: TPIU fitted.
Sat Oct 13, 2012 17:30:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:30:10: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:30:10: Initial reset was performed
Sat Oct 13, 2012 17:30:10: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:30:10:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:30:10:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:30:11: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:30:11: J-Link: Flash download: Total time needed: 0.596s (Prepare: 0.344s, Compare: 0.020s, Program: 0.172s, Verify: 0.016s, Restore: 0.041s)
Sat Oct 13, 2012 17:30:11: 1504 bytes downloaded (2.29 Kbytes/sec)
Sat Oct 13, 2012 17:30:11: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:30:11: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:30:11: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:30:11: TPIU fitted.
Sat Oct 13, 2012 17:30:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:30:11: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:30:11: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:30:37: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:30:37: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:30:37: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:30:37: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:30:37: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:30:37: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:30:37: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:30:37: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:30:37: TPIU fitted.
Sat Oct 13, 2012 17:30:37:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:30:37: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:30:37: Initial reset was performed
Sat Oct 13, 2012 17:30:37: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:30:37:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:30:37:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:30:38: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:30:38: J-Link: Flash download: Total time needed: 0.591s (Prepare: 0.345s, Compare: 0.019s, Program: 0.169s, Verify: 0.017s, Restore: 0.039s)
Sat Oct 13, 2012 17:30:38: 1516 bytes downloaded (2.31 Kbytes/sec)
Sat Oct 13, 2012 17:30:38: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:30:38: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:30:38: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:30:38: TPIU fitted.
Sat Oct 13, 2012 17:30:38:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:30:38: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:30:38: Target reset


 << Logging to file resumes >> 

Sat Oct 13, 2012 17:31:03: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Oct 13, 2012 17:31:03: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sat Oct 13, 2012 17:31:03: JLINK command: device = STM32F10xx6, return = 0

Sat Oct 13, 2012 17:31:03: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat Oct 13, 2012 17:31:03: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sat Oct 13, 2012 17:31:03: JTAG speed is initially set to: 32 kHz
Sat Oct 13, 2012 17:31:03: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:31:03: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:31:03: TPIU fitted.
Sat Oct 13, 2012 17:31:03:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:31:03: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:31:03: Initial reset was performed
Sat Oct 13, 2012 17:31:03: Found 2 JTAG devices, Total IRLen = 9:

Sat Oct 13, 2012 17:31:03:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Oct 13, 2012 17:31:03:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Oct 13, 2012 17:31:04: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat Oct 13, 2012 17:31:04: J-Link: Flash download: Total time needed: 0.587s (Prepare: 0.342s, Compare: 0.019s, Program: 0.170s, Verify: 0.017s, Restore: 0.038s)
Sat Oct 13, 2012 17:31:04: 1520 bytes downloaded (2.32 Kbytes/sec)
Sat Oct 13, 2012 17:31:04: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
Sat Oct 13, 2012 17:31:04: TotalIRLen = 9, IRPrint = 0x0011
Sat Oct 13, 2012 17:31:04: Found Cortex-M3 r1p1, Little endian.
Sat Oct 13, 2012 17:31:04: TPIU fitted.
Sat Oct 13, 2012 17:31:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat Oct 13, 2012 17:31:04: Hardware reset with strategy 0 was performed
Sat Oct 13, 2012 17:31:04: Target reset


 << Logging to file resumes >> 

  13, 2012 17:33:19: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:33:19: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:33:20: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:33:20: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:33:20: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:33:20: JTAG speed is initially set to: 32 kHz
  13, 2012 17:33:20: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:33:20: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:33:20: TPIU fitted.
  13, 2012 17:33:20:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:33:20: Hardware reset with strategy 0 was performed
  13, 2012 17:33:20: Initial reset was performed
  13, 2012 17:33:20: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:33:20:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:33:20:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:33:21: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
  13, 2012 17:33:21: J-Link: Flash download: Total time needed: 0.591s (Prepare: 0.341s, Compare: 0.019s, Program: 0.171s, Verify: 0.020s, Restore: 0.038s)
  13, 2012 17:33:21: 1528 bytes downloaded (2.33 Kbytes/sec)
  13, 2012 17:33:21: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:33:21: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:33:21: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:33:21: TPIU fitted.
  13, 2012 17:33:21:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:33:21: Hardware reset with strategy 0 was performed
  13, 2012 17:33:21: Target reset


 << Logging to file resumes >> 

  13, 2012 17:34:28: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:34:28: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:34:28: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:34:28: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:34:28: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:34:28: JTAG speed is initially set to: 32 kHz
  13, 2012 17:34:28: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:34:28: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:34:28: TPIU fitted.
  13, 2012 17:34:28:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:34:28: Hardware reset with strategy 0 was performed
  13, 2012 17:34:28: Initial reset was performed
  13, 2012 17:34:28: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:34:28:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:34:28:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:34:29: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
  13, 2012 17:34:29: J-Link: Flash download: Total time needed: 0.588s (Prepare: 0.342s, Compare: 0.018s, Program: 0.168s, Verify: 0.017s, Restore: 0.041s)
  13, 2012 17:34:29: 1536 bytes downloaded (2.34 Kbytes/sec)
  13, 2012 17:34:29: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:34:29: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:34:29: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:34:29: TPIU fitted.
  13, 2012 17:34:29:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:34:29: Hardware reset with strategy 0 was performed
  13, 2012 17:34:29: Target reset


 << Logging to file resumes >> 

  13, 2012 17:35:55: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:35:55: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:35:55: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:35:55: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:35:55: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:35:55: JTAG speed is initially set to: 32 kHz
  13, 2012 17:35:55: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:35:55: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:35:55: TPIU fitted.
  13, 2012 17:35:55:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:35:56: Hardware reset with strategy 0 was performed
  13, 2012 17:35:56: Initial reset was performed
  13, 2012 17:35:56: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:35:56:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:35:56:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:35:56: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
  13, 2012 17:35:56: J-Link: Flash download: Total time needed: 0.590s (Prepare: 0.342s, Compare: 0.018s, Program: 0.174s, Verify: 0.017s, Restore: 0.038s)
  13, 2012 17:35:56: 1548 bytes downloaded (2.36 Kbytes/sec)
  13, 2012 17:35:56: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:35:56: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:35:56: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:35:56: TPIU fitted.
  13, 2012 17:35:56:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:35:57: Hardware reset with strategy 0 was performed
  13, 2012 17:35:57: Target reset


 << Logging to file resumes >> 

  13, 2012 17:46:19: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:46:19: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:46:19: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:46:19: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:46:19: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:46:19: JTAG speed is initially set to: 32 kHz
  13, 2012 17:46:20: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:46:20: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:46:20: TPIU fitted.
  13, 2012 17:46:20:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:46:20: Hardware reset with strategy 0 was performed
  13, 2012 17:46:20: Initial reset was performed
  13, 2012 17:46:20: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:46:20:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:46:20:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:46:21: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
  13, 2012 17:46:21: J-Link: Flash download: Total time needed: 0.585s (Prepare: 0.342s, Compare: 0.019s, Program: 0.168s, Verify: 0.017s, Restore: 0.038s)
  13, 2012 17:46:21: 1544 bytes downloaded (2.35 Kbytes/sec)
  13, 2012 17:46:21: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:46:21: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:46:21: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:46:21: TPIU fitted.
  13, 2012 17:46:21:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:46:21: Hardware reset with strategy 0 was performed
  13, 2012 17:46:21: Target reset


 << Logging to file resumes >> 

  13, 2012 17:48:23: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:48:23: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:48:23: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:48:23: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:48:23: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:48:23: JTAG speed is initially set to: 32 kHz
  13, 2012 17:48:23: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:48:23: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:48:23: TPIU fitted.
  13, 2012 17:48:23:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:48:24: Hardware reset with strategy 0 was performed
  13, 2012 17:48:24: Initial reset was performed
  13, 2012 17:48:24: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:48:24:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:48:24:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:48:24: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
  13, 2012 17:48:24: J-Link: Flash download: Total time needed: 0.586s (Prepare: 0.336s, Compare: 0.018s, Program: 0.173s, Verify: 0.016s, Restore: 0.040s)
  13, 2012 17:48:24: 1484 bytes downloaded (2.32 Kbytes/sec)
  13, 2012 17:48:24: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:48:24: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:48:24: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:48:24: TPIU fitted.
  13, 2012 17:48:24:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:48:24: Hardware reset with strategy 0 was performed
  13, 2012 17:48:24: Target reset


 << Logging to file resumes >> 

  13, 2012 17:49:32: JLINK command: ProjectFile = C:\ST32-M3-STUDY\STM32LED\EVARM\settings\STM32LED_Debug.jlink, return = 0

  13, 2012 17:49:32: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
  13, 2012 17:49:32: JLINK command: device = STM32F10xx6, return = 0

  13, 2012 17:49:32: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

  13, 2012 17:49:32: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

  13, 2012 17:49:32: JTAG speed is initially set to: 32 kHz
  13, 2012 17:49:32: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:49:32: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:49:32: TPIU fitted.
  13, 2012 17:49:32:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:49:32: Hardware reset with strategy 0 was performed
  13, 2012 17:49:32: Initial reset was performed
  13, 2012 17:49:32: Found 2 JTAG devices, Total IRLen = 9:

  13, 2012 17:49:32:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

  13, 2012 17:49:32:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

  13, 2012 17:49:33: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
  13, 2012 17:49:33: J-Link: Flash download: Total time needed: 0.498s (Prepare: 0.337s, Compare: 0.018s, Program: 0.090s, Verify: 0.012s, Restore: 0.038s)
  13, 2012 17:49:33: 1484 bytes downloaded (2.51 Kbytes/sec)
  13, 2012 17:49:33: Loaded debugee: C:\ST32-M3-STUDY\STM32LED\EVARM\Debug\Exe\STM32LED.out
  13, 2012 17:49:33: TotalIRLen = 9, IRPrint = 0x0011
  13, 2012 17:49:33: Found Cortex-M3 r1p1, Little endian.
  13, 2012 17:49:33: TPIU fitted.
  13, 2012 17:49:33:   FPUnit: 6 code (BP) slots and 2 literal slots
  13, 2012 17:49:33: Hardware reset with strategy 0 was performed
  13, 2012 17:49:33: Target reset
  13, 2012 17:50:44: Fatal error: Target system has no power.   Session aborted!


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:35:09: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:35:10: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:35:10: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:35:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:35:10: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:35:10: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:35:10: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:35:10: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:35:10: TPIU fitted.
Sun Jan 19, 2014 09:35:10: ETM fitted.
Sun Jan 19, 2014 09:35:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:35:10: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:35:10: Initial reset was performed
Sun Jan 19, 2014 09:35:10: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:35:10:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:35:10:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:35:11: 1484 bytes with download suppressed
Sun Jan 19, 2014 09:35:11: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:35:11: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:35:11: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:35:11: TPIU fitted.
Sun Jan 19, 2014 09:35:11: ETM fitted.
Sun Jan 19, 2014 09:35:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:35:11: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:35:11: Target reset
Sun Jan 19, 2014 09:35:13: The stack pointer for stack 'CSTACK' (currently 0x20000540) is outside the stack range (0x20000008 to 0x20000408)


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:35:29: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:35:29: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:35:29: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:35:29: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:35:29: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:35:29: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:35:29: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:35:30: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:35:30: TPIU fitted.
Sun Jan 19, 2014 09:35:30: ETM fitted.
Sun Jan 19, 2014 09:35:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:35:30: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:35:30: Initial reset was performed
Sun Jan 19, 2014 09:35:30: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:35:30:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:35:30:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:35:31: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:35:31: J-Link: Flash download: Total time needed: 0.640s (Prepare: 0.374s, Compare: 0.021s, Program: 0.181s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:35:31: 1484 bytes downloaded (2.21 Kbytes/sec)
Sun Jan 19, 2014 09:35:31: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:35:31: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:35:31: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:35:31: TPIU fitted.
Sun Jan 19, 2014 09:35:31: ETM fitted.
Sun Jan 19, 2014 09:35:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:35:31: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:35:31: Target reset
Sun Jan 19, 2014 09:35:39: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:35:39: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:35:39: TPIU fitted.
Sun Jan 19, 2014 09:35:39: ETM fitted.
Sun Jan 19, 2014 09:35:39:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:35:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:35:39: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:36:13: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:36:13: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:36:13: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:36:13: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:36:13: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:36:13: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:36:13: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:14: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:14: TPIU fitted.
Sun Jan 19, 2014 09:36:14: ETM fitted.
Sun Jan 19, 2014 09:36:14:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:14: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:14: Initial reset was performed
Sun Jan 19, 2014 09:36:14: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:36:14:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:36:14:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:36:15: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:36:15: J-Link: Flash download: Total time needed: 0.643s (Prepare: 0.375s, Compare: 0.020s, Program: 0.184s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:36:15: 1488 bytes downloaded (2.16 Kbytes/sec)
Sun Jan 19, 2014 09:36:15: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:36:15: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:15: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:15: TPIU fitted.
Sun Jan 19, 2014 09:36:15: ETM fitted.
Sun Jan 19, 2014 09:36:15:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:15: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:15: Target reset
Sun Jan 19, 2014 09:36:22: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:22: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:22: TPIU fitted.
Sun Jan 19, 2014 09:36:22: ETM fitted.
Sun Jan 19, 2014 09:36:22:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:23: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:23: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:36:24: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:36:24: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:36:24: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:36:24: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:36:24: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:36:24: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:36:25: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:25: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:25: TPIU fitted.
Sun Jan 19, 2014 09:36:25: ETM fitted.
Sun Jan 19, 2014 09:36:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:25: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:25: Initial reset was performed
Sun Jan 19, 2014 09:36:25: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:36:25:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:36:25:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:36:26: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sun Jan 19, 2014 09:36:26: J-Link: Flash download: Total time needed: 0.440s (Prepare: 0.374s, Compare: 0.021s, Program: 0.000s, Verify: 0.000s, Restore: 0.043s)
Sun Jan 19, 2014 09:36:26: 1488 bytes downloaded (3.00 Kbytes/sec)
Sun Jan 19, 2014 09:36:26: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:36:26: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:26: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:26: TPIU fitted.
Sun Jan 19, 2014 09:36:26: ETM fitted.
Sun Jan 19, 2014 09:36:26:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:26: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:26: Target reset
Sun Jan 19, 2014 09:36:43: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:36:43: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:36:43: TPIU fitted.
Sun Jan 19, 2014 09:36:43: ETM fitted.
Sun Jan 19, 2014 09:36:43:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:36:43: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:36:43: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:38:01: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:38:01: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:38:01: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:38:01: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:38:01: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:38:01: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:38:01: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:01: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:01: TPIU fitted.
Sun Jan 19, 2014 09:38:01: ETM fitted.
Sun Jan 19, 2014 09:38:01:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:02: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:02: Initial reset was performed
Sun Jan 19, 2014 09:38:02: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:38:02:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:38:02:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:38:02: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sun Jan 19, 2014 09:38:03: J-Link: Flash download: Total time needed: 0.547s (Prepare: 0.373s, Compare: 0.020s, Program: 0.099s, Verify: 0.010s, Restore: 0.044s)
Sun Jan 19, 2014 09:38:03: 1488 bytes downloaded (2.39 Kbytes/sec)
Sun Jan 19, 2014 09:38:03: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:38:03: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:03: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:03: TPIU fitted.
Sun Jan 19, 2014 09:38:03: ETM fitted.
Sun Jan 19, 2014 09:38:03:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:03: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:03: Target reset
Sun Jan 19, 2014 09:38:17: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:17: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:17: TPIU fitted.
Sun Jan 19, 2014 09:38:17: ETM fitted.
Sun Jan 19, 2014 09:38:17:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:17: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:17: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:38:27: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:38:27: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:38:27: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:38:27: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:38:27: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:38:27: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:38:27: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:27: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:27: TPIU fitted.
Sun Jan 19, 2014 09:38:27: ETM fitted.
Sun Jan 19, 2014 09:38:27:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:27: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:27: Initial reset was performed
Sun Jan 19, 2014 09:38:27: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:38:27:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:38:27:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:38:28: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sun Jan 19, 2014 09:38:28: J-Link: Flash download: Total time needed: 0.546s (Prepare: 0.371s, Compare: 0.021s, Program: 0.097s, Verify: 0.011s, Restore: 0.044s)
Sun Jan 19, 2014 09:38:28: 1488 bytes downloaded (2.45 Kbytes/sec)
Sun Jan 19, 2014 09:38:28: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:38:28: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:28: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:28: TPIU fitted.
Sun Jan 19, 2014 09:38:28: ETM fitted.
Sun Jan 19, 2014 09:38:28:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:28: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:28: Target reset
Sun Jan 19, 2014 09:38:39: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:39: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:39: TPIU fitted.
Sun Jan 19, 2014 09:38:39: ETM fitted.
Sun Jan 19, 2014 09:38:39:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:39: Target reset
Sun Jan 19, 2014 09:38:40: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:38:40: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:38:40: TPIU fitted.
Sun Jan 19, 2014 09:38:40: ETM fitted.
Sun Jan 19, 2014 09:38:40:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:38:41: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:38:41: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:39:03: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:39:03: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:39:03: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:39:03: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:39:03: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:39:03: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:39:03: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:39:03: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:39:03: TPIU fitted.
Sun Jan 19, 2014 09:39:03: ETM fitted.
Sun Jan 19, 2014 09:39:03:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:39:03: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:39:03: Initial reset was performed
Sun Jan 19, 2014 09:39:03: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:39:03:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:39:03:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:39:04: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sun Jan 19, 2014 09:39:04: J-Link: Flash download: Total time needed: 0.546s (Prepare: 0.373s, Compare: 0.021s, Program: 0.096s, Verify: 0.010s, Restore: 0.045s)
Sun Jan 19, 2014 09:39:04: 1488 bytes downloaded (2.51 Kbytes/sec)
Sun Jan 19, 2014 09:39:04: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:39:04: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:39:04: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:39:04: TPIU fitted.
Sun Jan 19, 2014 09:39:04: ETM fitted.
Sun Jan 19, 2014 09:39:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:39:04: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:39:04: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:39:45: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:39:45: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:39:45: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:39:45: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:39:45: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:39:45: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:39:45: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:39:46: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:39:46: TPIU fitted.
Sun Jan 19, 2014 09:39:46: ETM fitted.
Sun Jan 19, 2014 09:39:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:39:46: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:39:46: Initial reset was performed
Sun Jan 19, 2014 09:39:46: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:39:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:39:46:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:39:47: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:39:47: J-Link: Flash download: Total time needed: 0.641s (Prepare: 0.372s, Compare: 0.021s, Program: 0.183s, Verify: 0.018s, Restore: 0.045s)
Sun Jan 19, 2014 09:39:47: 1488 bytes downloaded (2.22 Kbytes/sec)
Sun Jan 19, 2014 09:39:47: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:39:47: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:39:47: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:39:47: TPIU fitted.
Sun Jan 19, 2014 09:39:47: ETM fitted.
Sun Jan 19, 2014 09:39:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:39:47: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:39:47: Target reset
Sun Jan 19, 2014 09:39:58: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:39:58: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:39:58: TPIU fitted.
Sun Jan 19, 2014 09:39:58: ETM fitted.
Sun Jan 19, 2014 09:39:58:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:39:58: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:39:58: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:40:05: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:40:05: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:40:05: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:40:05: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:40:05: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:40:05: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:40:05: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:40:05: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:40:05: TPIU fitted.
Sun Jan 19, 2014 09:40:05: ETM fitted.
Sun Jan 19, 2014 09:40:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:40:06: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:40:06: Initial reset was performed
Sun Jan 19, 2014 09:40:06: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:40:06:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:40:06:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:40:06: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sun Jan 19, 2014 09:40:06: J-Link: Flash download: Total time needed: 0.549s (Prepare: 0.374s, Compare: 0.020s, Program: 0.099s, Verify: 0.010s, Restore: 0.044s)
Sun Jan 19, 2014 09:40:06: 1488 bytes downloaded (2.51 Kbytes/sec)
Sun Jan 19, 2014 09:40:06: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:40:06: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:40:06: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:40:07: TPIU fitted.
Sun Jan 19, 2014 09:40:07: ETM fitted.
Sun Jan 19, 2014 09:40:07:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:40:07: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:40:07: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:40:23: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:40:23: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:40:23: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:40:23: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:40:23: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:40:23: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:40:23: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:40:23: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:40:23: TPIU fitted.
Sun Jan 19, 2014 09:40:23: ETM fitted.
Sun Jan 19, 2014 09:40:23:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:40:24: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:40:24: Initial reset was performed
Sun Jan 19, 2014 09:40:24: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:40:24:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:40:24:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:40:24: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:40:24: J-Link: Flash download: Total time needed: 0.638s (Prepare: 0.373s, Compare: 0.021s, Program: 0.181s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:40:24: 1484 bytes downloaded (2.21 Kbytes/sec)
Sun Jan 19, 2014 09:40:24: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:40:24: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:40:25: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:40:25: TPIU fitted.
Sun Jan 19, 2014 09:40:25: ETM fitted.
Sun Jan 19, 2014 09:40:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:40:25: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:40:25: Target reset
Sun Jan 19, 2014 09:40:35: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:40:35: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:40:35: TPIU fitted.
Sun Jan 19, 2014 09:40:35: ETM fitted.
Sun Jan 19, 2014 09:40:35:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:40:35: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:40:35: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:41:20: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:41:20: Device "STM32F103R6" selected (32 KB flash, 10 KB RAM).
Sun Jan 19, 2014 09:41:20: JLINK command: device = STM32F10xx6, return = 0

Sun Jan 19, 2014 09:41:20: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:41:20: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:41:20: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:41:20: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:41:20: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:41:20: TPIU fitted.
Sun Jan 19, 2014 09:41:20: ETM fitted.
Sun Jan 19, 2014 09:41:20:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:41:21: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:41:21: Initial reset was performed
Sun Jan 19, 2014 09:41:21: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:41:21:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:41:21:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:41:21: J-Link: Flash download: Flash programming performed for 1 range (1024 bytes)
Sun Jan 19, 2014 09:41:21: J-Link: Flash download: Total time needed: 0.548s (Prepare: 0.374s, Compare: 0.021s, Program: 0.097s, Verify: 0.010s, Restore: 0.044s)
Sun Jan 19, 2014 09:41:21: 1484 bytes downloaded (2.44 Kbytes/sec)
Sun Jan 19, 2014 09:41:21: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:41:21: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:41:21: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:41:21: TPIU fitted.
Sun Jan 19, 2014 09:41:21: ETM fitted.
Sun Jan 19, 2014 09:41:21:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:41:21: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:41:21: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:41:57: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:41:57: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 09:41:57: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 09:41:57: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:41:57: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:41:57: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:41:57: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:41:57: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:41:57: TPIU fitted.
Sun Jan 19, 2014 09:41:57: ETM fitted.
Sun Jan 19, 2014 09:41:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:41:57: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:41:57: Initial reset was performed
Sun Jan 19, 2014 09:41:57: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:41:57:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:41:57:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:41:58: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:41:58: J-Link: Flash download: Total time needed: 0.600s (Prepare: 0.374s, Compare: 0.018s, Program: 0.144s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:41:58: 1484 bytes downloaded (1.97 Kbytes/sec)
Sun Jan 19, 2014 09:41:58: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:41:58: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:41:58: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:41:58: TPIU fitted.
Sun Jan 19, 2014 09:41:58: ETM fitted.
Sun Jan 19, 2014 09:41:58:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:41:59: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:41:59: Target reset
Sun Jan 19, 2014 09:42:02: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:42:02: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:42:02: TPIU fitted.
Sun Jan 19, 2014 09:42:02: ETM fitted.
Sun Jan 19, 2014 09:42:02:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:42:02: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:42:02: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:43:04: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:43:04: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 09:43:04: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 09:43:04: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:43:04: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:43:04: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:43:04: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:43:04: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:43:04: TPIU fitted.
Sun Jan 19, 2014 09:43:04: ETM fitted.
Sun Jan 19, 2014 09:43:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:43:05: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:43:05: Initial reset was performed
Sun Jan 19, 2014 09:43:05: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:43:05:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:43:05:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:43:05: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:43:05: J-Link: Flash download: Total time needed: 0.594s (Prepare: 0.371s, Compare: 0.019s, Program: 0.140s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:43:05: 1464 bytes downloaded (2.29 Kbytes/sec)
Sun Jan 19, 2014 09:43:05: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:43:05: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:43:05: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:43:05: TPIU fitted.
Sun Jan 19, 2014 09:43:05: ETM fitted.
Sun Jan 19, 2014 09:43:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:43:05: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:43:05: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 09:44:08: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 09:44:08: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 09:44:08: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 09:44:08: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 09:44:08: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 09:44:08: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 09:44:08: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:44:09: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:44:09: TPIU fitted.
Sun Jan 19, 2014 09:44:09: ETM fitted.
Sun Jan 19, 2014 09:44:09:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:44:09: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:44:09: Initial reset was performed
Sun Jan 19, 2014 09:44:09: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 09:44:09:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 09:44:09:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 09:44:10: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 09:44:10: J-Link: Flash download: Total time needed: 0.598s (Prepare: 0.373s, Compare: 0.018s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 09:44:10: 1484 bytes downloaded (2.32 Kbytes/sec)
Sun Jan 19, 2014 09:44:10: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 09:44:10: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 09:44:10: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 09:44:10: TPIU fitted.
Sun Jan 19, 2014 09:44:10: ETM fitted.
Sun Jan 19, 2014 09:44:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 09:44:10: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 09:44:10: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:16:58: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:16:58: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:16:58: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:16:58: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:16:58: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:16:58: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:16:58: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:16:59: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:16:59: TPIU fitted.
Sun Jan 19, 2014 10:16:59: ETM fitted.
Sun Jan 19, 2014 10:16:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:16:59: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:16:59: Initial reset was performed
Sun Jan 19, 2014 10:16:59: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:16:59:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:16:59:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:17:00: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 10:17:00: J-Link: Flash download: Total time needed: 0.770s (Prepare: 0.372s, Compare: 0.036s, Program: 0.285s, Verify: 0.032s, Restore: 0.044s)
Sun Jan 19, 2014 10:17:00: 2992 bytes downloaded (3.40 Kbytes/sec)
Sun Jan 19, 2014 10:17:00: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:17:00: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:17:00: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:17:00: TPIU fitted.
Sun Jan 19, 2014 10:17:00: ETM fitted.
Sun Jan 19, 2014 10:17:00:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:17:00: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:17:00: Target reset
Sun Jan 19, 2014 10:17:39: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:17:39: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:17:39: TPIU fitted.
Sun Jan 19, 2014 10:17:39: ETM fitted.
Sun Jan 19, 2014 10:17:39:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:17:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:17:39: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:19:38: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:19:38: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:19:38: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:19:38: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:19:38: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:19:38: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:19:38: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:19:39: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:19:39: TPIU fitted.
Sun Jan 19, 2014 10:19:39:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:19:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:19:39: Initial reset was performed
Sun Jan 19, 2014 10:19:39: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:19:39:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:19:39:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:19:40: J-Link: Flash download: Flash programming performed for 1 range (0 bytes)
Sun Jan 19, 2014 10:19:48: Fatal error: Programming failed @ address 0x08000400 (program error)   Session aborted!
Sun Jan 19, 2014 10:19:48: Failed to load debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:20:32: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:20:32: Device "STM32F103RB" selected (128 KB flash, 20 KB RAM).
Sun Jan 19, 2014 10:20:32: JLINK command: device = STM32F10xxB, return = 0

Sun Jan 19, 2014 10:20:32: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:20:32: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:20:32: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:20:32: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:20:33: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:20:33: TPIU fitted.
Sun Jan 19, 2014 10:20:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:20:33: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:20:33: Initial reset was performed
Sun Jan 19, 2014 10:20:33: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:20:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:20:33:  #1 Id: 0x16410041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:20:34: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 10:20:34: J-Link: Flash download: Total time needed: 0.653s (Prepare: 0.374s, Compare: 0.031s, Program: 0.184s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 10:20:34: 2992 bytes downloaded (3.98 Kbytes/sec)
Sun Jan 19, 2014 10:20:34: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:20:34: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:20:34: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:20:34: TPIU fitted.
Sun Jan 19, 2014 10:20:34:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:20:34: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:20:34: Target reset
Sun Jan 19, 2014 10:20:41: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:20:41: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:20:41: TPIU fitted.
Sun Jan 19, 2014 10:20:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:20:41: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:20:41: Target reset
Sun Jan 19, 2014 10:20:51: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:20:51: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:20:51: TPIU fitted.
Sun Jan 19, 2014 10:20:51:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:20:51: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:20:51: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:22:06: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:22:06: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:22:06: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:22:06: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:22:06: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:22:06: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:22:06: Initial reset was performed
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000008000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:22:06: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:22:06: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Jan 19, 2014 10:22:06: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:22:12: Fatal error: Failed to read CPUID for Cortex device   Session aborted!
Sun Jan 19, 2014 10:22:12: Failed to load debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:22:17: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:22:17: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:22:17: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:22:17: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:22:17: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:22:17: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:22:17: TotalIRLen = ?, IRPrint = 0x..FFFFFFBC8000000000000000
Sun Jan 19, 2014 10:22:22: Fatal error: Failed to measure TotalIRLen.   Session aborted!
Sun Jan 19, 2014 10:22:22: Failed to load debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:22:29: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:22:29: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:22:29: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:22:29: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:22:29: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:22:29: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:22:29: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:22:29: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:22:29: TPIU fitted.
Sun Jan 19, 2014 10:22:29: ETM fitted.
Sun Jan 19, 2014 10:22:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:22:30: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:22:30: Initial reset was performed
Sun Jan 19, 2014 10:22:30: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:22:30:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:22:30:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:22:30: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sun Jan 19, 2014 10:22:30: J-Link: Flash download: Total time needed: 0.454s (Prepare: 0.371s, Compare: 0.038s, Program: 0.000s, Verify: 0.000s, Restore: 0.043s)
Sun Jan 19, 2014 10:22:30: 2992 bytes downloaded (5.06 Kbytes/sec)
Sun Jan 19, 2014 10:22:30: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:22:30: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:22:31: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:22:31: TPIU fitted.
Sun Jan 19, 2014 10:22:31: ETM fitted.
Sun Jan 19, 2014 10:22:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:22:31: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:22:31: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:38:31: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:38:31: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:38:31: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:38:31: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:38:31: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:38:31: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:38:31: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:38:31: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:38:31: TPIU fitted.
Sun Jan 19, 2014 10:38:31: ETM fitted.
Sun Jan 19, 2014 10:38:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:38:32: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:38:32: Initial reset was performed
Sun Jan 19, 2014 10:38:32: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:38:32:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:38:32:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:38:32: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 10:38:32: J-Link: Flash download: Total time needed: 0.771s (Prepare: 0.372s, Compare: 0.036s, Program: 0.286s, Verify: 0.031s, Restore: 0.044s)
Sun Jan 19, 2014 10:38:32: 3376 bytes downloaded (3.98 Kbytes/sec)
Sun Jan 19, 2014 10:38:32: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:38:32: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:38:33: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:38:33: TPIU fitted.
Sun Jan 19, 2014 10:38:33: ETM fitted.
Sun Jan 19, 2014 10:38:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:38:33: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:38:33: Target reset
Sun Jan 19, 2014 10:41:30: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:41:30: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:41:30: TPIU fitted.
Sun Jan 19, 2014 10:41:30: ETM fitted.
Sun Jan 19, 2014 10:41:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:41:30: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:41:30: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:42:30: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:42:30: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:42:30: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:42:30: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:42:30: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:42:30: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:42:30: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:42:30: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:42:30: TPIU fitted.
Sun Jan 19, 2014 10:42:30: ETM fitted.
Sun Jan 19, 2014 10:42:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:42:31: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:42:31: Initial reset was performed
Sun Jan 19, 2014 10:42:31: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:42:31:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:42:31:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:42:31: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 10:42:31: J-Link: Flash download: Total time needed: 0.774s (Prepare: 0.374s, Compare: 0.036s, Program: 0.287s, Verify: 0.031s, Restore: 0.044s)
Sun Jan 19, 2014 10:42:32: 3356 bytes downloaded (3.75 Kbytes/sec)
Sun Jan 19, 2014 10:42:32: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:42:32: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:42:32: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:42:32: TPIU fitted.
Sun Jan 19, 2014 10:42:32: ETM fitted.
Sun Jan 19, 2014 10:42:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:42:32: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:42:32: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:45:10: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:45:10: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:45:10: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:45:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:45:10: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:45:10: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:45:10: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:45:10: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:45:10: TPIU fitted.
Sun Jan 19, 2014 10:45:10: ETM fitted.
Sun Jan 19, 2014 10:45:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:45:10: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:45:10: Initial reset was performed
Sun Jan 19, 2014 10:45:10: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:45:10:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:45:10:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:45:11: 3356 bytes with download suppressed
Sun Jan 19, 2014 10:45:11: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:45:11: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:45:11: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:45:11: TPIU fitted.
Sun Jan 19, 2014 10:45:11: ETM fitted.
Sun Jan 19, 2014 10:45:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:45:11: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:45:11: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:45:15: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:45:15: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:45:15: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:45:15: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:45:15: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:45:15: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:45:15: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:45:15: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:45:15: TPIU fitted.
Sun Jan 19, 2014 10:45:15: ETM fitted.
Sun Jan 19, 2014 10:45:15:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:45:16: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:45:16: Initial reset was performed
Sun Jan 19, 2014 10:45:16: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:45:16:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:45:16:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:45:17: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 10:45:17: J-Link: Flash download: Total time needed: 0.619s (Prepare: 0.375s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 10:45:17: 3356 bytes downloaded (4.28 Kbytes/sec)
Sun Jan 19, 2014 10:45:17: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:45:17: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:45:17: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:45:17: TPIU fitted.
Sun Jan 19, 2014 10:45:17: ETM fitted.
Sun Jan 19, 2014 10:45:17:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:45:17: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:45:17: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:47:40: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:47:40: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:47:40: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:47:40: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:47:40: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:47:40: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:47:40: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:47:41: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:47:41: TPIU fitted.
Sun Jan 19, 2014 10:47:41: ETM fitted.
Sun Jan 19, 2014 10:47:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:47:41: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:47:41: Initial reset was performed
Sun Jan 19, 2014 10:47:41: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:47:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:47:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:47:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 10:47:42: J-Link: Flash download: Total time needed: 0.772s (Prepare: 0.375s, Compare: 0.038s, Program: 0.282s, Verify: 0.032s, Restore: 0.044s)
Sun Jan 19, 2014 10:47:42: 3360 bytes downloaded (3.96 Kbytes/sec)
Sun Jan 19, 2014 10:47:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:47:42: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:47:42: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:47:42: TPIU fitted.
Sun Jan 19, 2014 10:47:42: ETM fitted.
Sun Jan 19, 2014 10:47:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:47:42: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:47:42: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 10:50:02: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 10:50:02: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 10:50:02: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 10:50:02: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 10:50:02: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 10:50:02: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 10:50:02: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:50:02: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:50:02: TPIU fitted.
Sun Jan 19, 2014 10:50:02: ETM fitted.
Sun Jan 19, 2014 10:50:02:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:50:02: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:50:02: Initial reset was performed
Sun Jan 19, 2014 10:50:02: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 10:50:02:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 10:50:02:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 10:50:03: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 10:50:03: J-Link: Flash download: Total time needed: 0.774s (Prepare: 0.373s, Compare: 0.037s, Program: 0.287s, Verify: 0.031s, Restore: 0.044s)
Sun Jan 19, 2014 10:50:03: 3356 bytes downloaded (3.88 Kbytes/sec)
Sun Jan 19, 2014 10:50:03: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 10:50:03: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:50:03: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:50:04: TPIU fitted.
Sun Jan 19, 2014 10:50:04: ETM fitted.
Sun Jan 19, 2014 10:50:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:50:04: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:50:04: Target reset
Sun Jan 19, 2014 10:50:25: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 10:50:25: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 10:50:25: TPIU fitted.
Sun Jan 19, 2014 10:50:25: ETM fitted.
Sun Jan 19, 2014 10:50:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 10:50:25: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 10:50:25: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:00:57: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:00:57: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:00:57: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:00:57: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:00:57: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:00:57: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:00:57: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:00:57: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:00:57: TPIU fitted.
Sun Jan 19, 2014 11:00:57: ETM fitted.
Sun Jan 19, 2014 11:00:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:00:58: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:00:58: Initial reset was performed
Sun Jan 19, 2014 11:00:58: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:00:58:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:00:58:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:00:58: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sun Jan 19, 2014 11:00:58: J-Link: Flash download: Total time needed: 0.454s (Prepare: 0.372s, Compare: 0.037s, Program: 0.000s, Verify: 0.000s, Restore: 0.043s)
Sun Jan 19, 2014 11:00:58: 3356 bytes downloaded (5.67 Kbytes/sec)
Sun Jan 19, 2014 11:00:58: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:00:58: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:00:58: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:00:58: TPIU fitted.
Sun Jan 19, 2014 11:00:58: ETM fitted.
Sun Jan 19, 2014 11:00:58:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:00:58: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:00:58: Target reset
Sun Jan 19, 2014 11:02:07: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:02:07: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:02:07: TPIU fitted.
Sun Jan 19, 2014 11:02:07: ETM fitted.
Sun Jan 19, 2014 11:02:07:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:02:07: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:02:07: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:02:49: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:02:49: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:02:49: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:02:49: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:02:49: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:02:49: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:02:49: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:02:49: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:02:49: TPIU fitted.
Sun Jan 19, 2014 11:02:49: ETM fitted.
Sun Jan 19, 2014 11:02:49:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:02:50: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:02:50: Initial reset was performed
Sun Jan 19, 2014 11:02:50: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:02:50:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:02:50:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:02:51: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 11:02:51: J-Link: Flash download: Total time needed: 0.773s (Prepare: 0.373s, Compare: 0.036s, Program: 0.287s, Verify: 0.032s, Restore: 0.044s)
Sun Jan 19, 2014 11:02:51: 3352 bytes downloaded (3.81 Kbytes/sec)
Sun Jan 19, 2014 11:02:51: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:02:51: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:02:51: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:02:51: TPIU fitted.
Sun Jan 19, 2014 11:02:51: ETM fitted.
Sun Jan 19, 2014 11:02:51:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:02:51: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:02:51: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:05:31: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:05:31: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:05:31: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:05:31: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:05:31: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:05:31: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:05:31: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:05:31: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:05:32: TPIU fitted.
Sun Jan 19, 2014 11:05:32: ETM fitted.
Sun Jan 19, 2014 11:05:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:05:32: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:05:32: Initial reset was performed
Sun Jan 19, 2014 11:05:32: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:05:32:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:05:32:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:05:33: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 11:05:33: J-Link: Flash download: Total time needed: 0.777s (Prepare: 0.375s, Compare: 0.038s, Program: 0.286s, Verify: 0.031s, Restore: 0.045s)
Sun Jan 19, 2014 11:05:33: 2992 bytes downloaded (3.46 Kbytes/sec)
Sun Jan 19, 2014 11:05:33: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:05:33: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:05:33: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:05:33: TPIU fitted.
Sun Jan 19, 2014 11:05:33: ETM fitted.
Sun Jan 19, 2014 11:05:33:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:05:33: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:05:33: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:15:38: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:15:38: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:15:38: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:15:38: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:15:38: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:15:38: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:15:38: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:15:38: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:15:38: TPIU fitted.
Sun Jan 19, 2014 11:15:38: ETM fitted.
Sun Jan 19, 2014 11:15:38:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:15:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:15:39: Initial reset was performed
Sun Jan 19, 2014 11:15:39: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:15:39:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:15:39:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:15:40: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun Jan 19, 2014 11:15:40: J-Link: Flash download: Total time needed: 0.774s (Prepare: 0.374s, Compare: 0.037s, Program: 0.285s, Verify: 0.033s, Restore: 0.044s)
Sun Jan 19, 2014 11:15:40: 2420 bytes downloaded (2.91 Kbytes/sec)
Sun Jan 19, 2014 11:15:40: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:15:40: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:15:40: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:15:40: TPIU fitted.
Sun Jan 19, 2014 11:15:40: ETM fitted.
Sun Jan 19, 2014 11:15:40:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:15:40: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:15:40: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:16:38: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:16:38: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:16:38: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:16:38: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:16:38: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:16:38: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:16:39: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:16:39: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:16:39: TPIU fitted.
Sun Jan 19, 2014 11:16:39: ETM fitted.
Sun Jan 19, 2014 11:16:39:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:16:39: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:16:39: Initial reset was performed
Sun Jan 19, 2014 11:16:39: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:16:39:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:16:39:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:16:40: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 11:16:40: J-Link: Flash download: Total time needed: 0.617s (Prepare: 0.375s, Compare: 0.036s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 11:16:40: 2420 bytes downloaded (3.36 Kbytes/sec)
Sun Jan 19, 2014 11:16:40: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:16:40: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:16:40: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:16:40: TPIU fitted.
Sun Jan 19, 2014 11:16:40: ETM fitted.
Sun Jan 19, 2014 11:16:40:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:16:40: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:16:40: Target reset


 << Logging to file resumes >> 

Sun Jan 19, 2014 11:17:00: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Jan 19, 2014 11:17:00: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun Jan 19, 2014 11:17:00: JLINK command: device = STM32F10xxE, return = 0

Sun Jan 19, 2014 11:17:00: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun Jan 19, 2014 11:17:00: Firmware: J-Link ARM V8 compiled Sep 22 2011 16:23:23

Sun Jan 19, 2014 11:17:00: JTAG speed is initially set to: 32 kHz
Sun Jan 19, 2014 11:17:00: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:17:00: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:17:00: TPIU fitted.
Sun Jan 19, 2014 11:17:00: ETM fitted.
Sun Jan 19, 2014 11:17:00:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:17:00: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:17:00: Initial reset was performed
Sun Jan 19, 2014 11:17:00: Found 2 JTAG devices, Total IRLen = 9:

Sun Jan 19, 2014 11:17:00:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun Jan 19, 2014 11:17:00:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun Jan 19, 2014 11:17:01: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun Jan 19, 2014 11:17:01: J-Link: Flash download: Total time needed: 0.616s (Prepare: 0.372s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun Jan 19, 2014 11:17:01: 2420 bytes downloaded (3.44 Kbytes/sec)
Sun Jan 19, 2014 11:17:01: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST\EVARM\Debug\Exe\STM32LED.out
Sun Jan 19, 2014 11:17:01: TotalIRLen = 9, IRPrint = 0x0011
Sun Jan 19, 2014 11:17:01: Found Cortex-M3 r1p1, Little endian.
Sun Jan 19, 2014 11:17:01: TPIU fitted.
Sun Jan 19, 2014 11:17:01: ETM fitted.
Sun Jan 19, 2014 11:17:01:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun Jan 19, 2014 11:17:01: Hardware reset with strategy 0 was performed
Sun Jan 19, 2014 11:17:01: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:17:23: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:17:23: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:17:23: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:17:23: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:17:23: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:17:23: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:17:23: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:17:23: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:17:23: TPIU fitted.
Sat May 17, 2014 23:17:23: ETM fitted.
Sat May 17, 2014 23:17:23:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:17:24: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:17:24: Initial reset was performed
Sat May 17, 2014 23:17:24: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:17:24:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:17:24:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:17:25: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sat May 17, 2014 23:17:25: J-Link: Flash download: Total time needed: 0.777s (Prepare: 0.378s, Compare: 0.037s, Program: 0.283s, Verify: 0.032s, Restore: 0.044s)
Sat May 17, 2014 23:17:25: 2424 bytes downloaded (2.86 Kbytes/sec)
Sat May 17, 2014 23:17:25: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:17:25: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:17:25: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:17:25: TPIU fitted.
Sat May 17, 2014 23:17:25: ETM fitted.
Sat May 17, 2014 23:17:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:17:25: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:17:25: Target reset
Sat May 17, 2014 23:17:40: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:17:40: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:17:40: TPIU fitted.
Sat May 17, 2014 23:17:40: ETM fitted.
Sat May 17, 2014 23:17:40:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:17:41: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:17:41: Target reset
Sat May 17, 2014 23:17:44: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:17:44: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:17:44: TPIU fitted.
Sat May 17, 2014 23:17:44: ETM fitted.
Sat May 17, 2014 23:17:44:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:17:44: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:17:44: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:23:41: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:23:41: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:23:41: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:23:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:23:41: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:23:41: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:23:41: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:23:41: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:23:41: TPIU fitted.
Sat May 17, 2014 23:23:41: ETM fitted.
Sat May 17, 2014 23:23:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:23:41: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:23:41: Initial reset was performed
Sat May 17, 2014 23:23:42: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:23:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:23:42:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:23:42: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Sat May 17, 2014 23:23:42: J-Link: Flash download: Total time needed: 0.461s (Prepare: 0.379s, Compare: 0.036s, Program: 0.000s, Verify: 0.000s, Restore: 0.045s)
Sat May 17, 2014 23:23:42: 2424 bytes downloaded (4.21 Kbytes/sec)
Sat May 17, 2014 23:23:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:23:42: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:23:42: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:23:42: TPIU fitted.
Sat May 17, 2014 23:23:42: ETM fitted.
Sat May 17, 2014 23:23:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:23:42: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:23:42: Target reset
Sat May 17, 2014 23:26:24: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:26:24: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:26:24: TPIU fitted.
Sat May 17, 2014 23:26:24: ETM fitted.
Sat May 17, 2014 23:26:24:   FPUnit: 6 code (BP) slots and 2 literal slots


 << Logging to file resumes >> 

Sat May 17, 2014 23:26:59: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:26:59: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:26:59: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:26:59: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:26:59: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:26:59: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:26:59: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:26:59: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:26:59: TPIU fitted.
Sat May 17, 2014 23:26:59: ETM fitted.
Sat May 17, 2014 23:26:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:27:00: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:27:00: Initial reset was performed
Sat May 17, 2014 23:27:00: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:27:00:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:27:00:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:27:01: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:27:01: J-Link: Flash download: Total time needed: 0.627s (Prepare: 0.381s, Compare: 0.037s, Program: 0.145s, Verify: 0.018s, Restore: 0.044s)
Sat May 17, 2014 23:27:01: 2424 bytes downloaded (3.29 Kbytes/sec)
Sat May 17, 2014 23:27:01: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:27:01: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:27:01: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:27:01: TPIU fitted.
Sat May 17, 2014 23:27:01: ETM fitted.
Sat May 17, 2014 23:27:01:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:27:01: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:27:01: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:35:59: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:35:59: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:35:59: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:35:59: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:35:59: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:35:59: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:35:59: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:35:59: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:35:59: TPIU fitted.
Sat May 17, 2014 23:35:59: ETM fitted.
Sat May 17, 2014 23:35:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:36:00: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:36:00: Initial reset was performed
Sat May 17, 2014 23:36:00: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:36:00:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:36:00:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:36:00: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:36:00: J-Link: Flash download: Total time needed: 0.625s (Prepare: 0.381s, Compare: 0.037s, Program: 0.141s, Verify: 0.018s, Restore: 0.045s)
Sat May 17, 2014 23:36:00: 2424 bytes downloaded (3.37 Kbytes/sec)
Sat May 17, 2014 23:36:00: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:36:00: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:36:00: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:36:01: TPIU fitted.
Sat May 17, 2014 23:36:01: ETM fitted.
Sat May 17, 2014 23:36:01:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:36:01: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:36:01: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:37:08: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:37:08: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:37:08: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:37:08: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:37:08: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:37:08: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:37:08: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:37:09: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:37:09: TPIU fitted.
Sat May 17, 2014 23:37:09: ETM fitted.
Sat May 17, 2014 23:37:09:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:37:09: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:37:09: Initial reset was performed
Sat May 17, 2014 23:37:09: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:37:09:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:37:09:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:37:10: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:37:10: J-Link: Flash download: Total time needed: 0.622s (Prepare: 0.379s, Compare: 0.036s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sat May 17, 2014 23:37:10: 2424 bytes downloaded (3.16 Kbytes/sec)
Sat May 17, 2014 23:37:10: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:37:10: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:37:10: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:37:10: TPIU fitted.
Sat May 17, 2014 23:37:10: ETM fitted.
Sat May 17, 2014 23:37:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:37:10: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:37:10: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:48:10: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:48:10: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:48:10: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:48:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:48:10: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:48:10: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:48:10: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:48:11: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:48:11: TPIU fitted.
Sat May 17, 2014 23:48:11: ETM fitted.
Sat May 17, 2014 23:48:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:48:11: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:48:11: Initial reset was performed
Sat May 17, 2014 23:48:11: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:48:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:48:11:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:48:12: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:48:12: J-Link: Flash download: Total time needed: 0.625s (Prepare: 0.381s, Compare: 0.038s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sat May 17, 2014 23:48:12: 2424 bytes downloaded (3.44 Kbytes/sec)
Sat May 17, 2014 23:48:12: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:48:12: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:48:12: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:48:12: TPIU fitted.
Sat May 17, 2014 23:48:12: ETM fitted.
Sat May 17, 2014 23:48:12:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:48:12: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:48:12: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:49:42: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:49:42: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:49:42: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:49:42: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:49:42: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:49:42: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:49:42: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:49:42: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:49:42: TPIU fitted.
Sat May 17, 2014 23:49:42: ETM fitted.
Sat May 17, 2014 23:49:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:49:42: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:49:42: Initial reset was performed
Sat May 17, 2014 23:49:42: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:49:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:49:42:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:49:43: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sat May 17, 2014 23:49:43: J-Link: Flash download: Total time needed: 0.779s (Prepare: 0.378s, Compare: 0.037s, Program: 0.286s, Verify: 0.031s, Restore: 0.045s)
Sat May 17, 2014 23:49:43: 2440 bytes downloaded (2.88 Kbytes/sec)
Sat May 17, 2014 23:49:43: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:49:43: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:49:43: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:49:43: TPIU fitted.
Sat May 17, 2014 23:49:43: ETM fitted.
Sat May 17, 2014 23:49:43:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:49:44: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:49:44: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:50:08: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:50:08: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:50:08: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:50:08: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:50:08: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:50:08: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:50:08: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:50:08: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:50:08: TPIU fitted.
Sat May 17, 2014 23:50:08: ETM fitted.
Sat May 17, 2014 23:50:08:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:50:09: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:50:09: Initial reset was performed
Sat May 17, 2014 23:50:09: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:50:09:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:50:09:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:50:10: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:50:10: J-Link: Flash download: Total time needed: 0.619s (Prepare: 0.377s, Compare: 0.037s, Program: 0.141s, Verify: 0.018s, Restore: 0.044s)
Sat May 17, 2014 23:50:10: 2440 bytes downloaded (3.39 Kbytes/sec)
Sat May 17, 2014 23:50:10: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:50:10: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:50:10: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:50:10: TPIU fitted.
Sat May 17, 2014 23:50:10: ETM fitted.
Sat May 17, 2014 23:50:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:50:10: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:50:10: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:50:47: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:50:47: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:50:47: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:50:47: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:50:47: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:50:47: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:50:47: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:50:47: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:50:47: TPIU fitted.
Sat May 17, 2014 23:50:47: ETM fitted.
Sat May 17, 2014 23:50:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:50:48: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:50:48: Initial reset was performed
Sat May 17, 2014 23:50:48: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:50:48:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:50:48:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:50:48: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:50:48: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.378s, Compare: 0.038s, Program: 0.143s, Verify: 0.018s, Restore: 0.045s)
Sat May 17, 2014 23:50:48: 2440 bytes downloaded (3.39 Kbytes/sec)
Sat May 17, 2014 23:50:48: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:50:48: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:50:49: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:50:49: TPIU fitted.
Sat May 17, 2014 23:50:49: ETM fitted.
Sat May 17, 2014 23:50:49:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:50:49: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:50:49: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:57:03: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:57:03: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:57:03: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:57:03: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:57:03: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:57:03: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:57:03: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:57:03: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:57:03: TPIU fitted.
Sat May 17, 2014 23:57:03: ETM fitted.
Sat May 17, 2014 23:57:03:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:57:03: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:57:03: Initial reset was performed
Sat May 17, 2014 23:57:03: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:57:03:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:57:03:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:57:04: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:57:04: J-Link: Flash download: Total time needed: 0.626s (Prepare: 0.380s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sat May 17, 2014 23:57:04: 2440 bytes downloaded (3.31 Kbytes/sec)
Sat May 17, 2014 23:57:04: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:57:04: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:57:04: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:57:04: TPIU fitted.
Sat May 17, 2014 23:57:04: ETM fitted.
Sat May 17, 2014 23:57:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:57:05: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:57:05: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:57:51: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:57:51: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:57:51: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:57:51: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:57:51: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:57:51: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:57:51: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:57:52: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:57:52: TPIU fitted.
Sat May 17, 2014 23:57:52: ETM fitted.
Sat May 17, 2014 23:57:52:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:57:52: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:57:52: Initial reset was performed
Sat May 17, 2014 23:57:52: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:57:52:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:57:52:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:57:53: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:57:53: J-Link: Flash download: Total time needed: 0.626s (Prepare: 0.380s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sat May 17, 2014 23:57:53: 2440 bytes downloaded (3.39 Kbytes/sec)
Sat May 17, 2014 23:57:53: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:57:53: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:57:53: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:57:53: TPIU fitted.
Sat May 17, 2014 23:57:53: ETM fitted.
Sat May 17, 2014 23:57:53:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:57:53: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:57:53: Target reset


 << Logging to file resumes >> 

Sat May 17, 2014 23:59:56: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat May 17, 2014 23:59:56: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sat May 17, 2014 23:59:56: JLINK command: device = STM32F10xxE, return = 0

Sat May 17, 2014 23:59:56: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sat May 17, 2014 23:59:56: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sat May 17, 2014 23:59:56: JTAG speed is initially set to: 32 kHz
Sat May 17, 2014 23:59:56: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:59:57: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:59:57: TPIU fitted.
Sat May 17, 2014 23:59:57: ETM fitted.
Sat May 17, 2014 23:59:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:59:57: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:59:57: Initial reset was performed
Sat May 17, 2014 23:59:57: Found 2 JTAG devices, Total IRLen = 9:

Sat May 17, 2014 23:59:57:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat May 17, 2014 23:59:57:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat May 17, 2014 23:59:58: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sat May 17, 2014 23:59:58: J-Link: Flash download: Total time needed: 0.629s (Prepare: 0.380s, Compare: 0.037s, Program: 0.146s, Verify: 0.018s, Restore: 0.045s)
Sat May 17, 2014 23:59:58: 2440 bytes downloaded (3.31 Kbytes/sec)
Sat May 17, 2014 23:59:58: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sat May 17, 2014 23:59:58: TotalIRLen = 9, IRPrint = 0x0011
Sat May 17, 2014 23:59:58: Found Cortex-M3 r1p1, Little endian.
Sat May 17, 2014 23:59:58: TPIU fitted.
Sat May 17, 2014 23:59:58: ETM fitted.
Sat May 17, 2014 23:59:58:   FPUnit: 6 code (BP) slots and 2 literal slots
Sat May 17, 2014 23:59:58: Hardware reset with strategy 0 was performed
Sat May 17, 2014 23:59:58: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:09:30: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:09:30: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:09:30: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:09:30: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:09:30: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:09:30: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:09:30: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:09:30: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:09:30: TPIU fitted.
Sun May 18, 2014 00:09:30: ETM fitted.
Sun May 18, 2014 00:09:30:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:09:30: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:09:30: Initial reset was performed
Sun May 18, 2014 00:09:30: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:09:30:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:09:30:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:09:31: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:09:31: J-Link: Flash download: Total time needed: 0.779s (Prepare: 0.378s, Compare: 0.038s, Program: 0.285s, Verify: 0.031s, Restore: 0.045s)
Sun May 18, 2014 00:09:31: 2668 bytes downloaded (3.15 Kbytes/sec)
Sun May 18, 2014 00:09:31: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:09:31: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:09:31: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:09:31: TPIU fitted.
Sun May 18, 2014 00:09:31: ETM fitted.
Sun May 18, 2014 00:09:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:09:32: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:09:32: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:10:48: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:10:48: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:10:48: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:10:48: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:10:48: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:10:48: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:10:48: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:10:49: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:10:49: TPIU fitted.
Sun May 18, 2014 00:10:49: ETM fitted.
Sun May 18, 2014 00:10:49:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:10:49: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:10:49: Initial reset was performed
Sun May 18, 2014 00:10:49: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:10:49:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:10:49:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:10:50: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:10:50: J-Link: Flash download: Total time needed: 0.622s (Prepare: 0.379s, Compare: 0.038s, Program: 0.140s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:10:50: 2668 bytes downloaded (3.71 Kbytes/sec)
Sun May 18, 2014 00:10:50: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:10:50: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:10:50: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:10:50: TPIU fitted.
Sun May 18, 2014 00:10:50: ETM fitted.
Sun May 18, 2014 00:10:50:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:10:50: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:10:50: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:12:36: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:12:36: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:12:36: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:12:36: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:12:36: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:12:36: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:12:36: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:12:36: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:12:36: TPIU fitted.
Sun May 18, 2014 00:12:36: ETM fitted.
Sun May 18, 2014 00:12:36:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:12:37: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:12:37: Initial reset was performed
Sun May 18, 2014 00:12:37: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:12:37:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:12:37:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:12:37: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:12:38: J-Link: Flash download: Total time needed: 0.625s (Prepare: 0.379s, Compare: 0.037s, Program: 0.144s, Verify: 0.019s, Restore: 0.045s)
Sun May 18, 2014 00:12:38: 2668 bytes downloaded (3.71 Kbytes/sec)
Sun May 18, 2014 00:12:38: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:12:38: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:12:38: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:12:38: TPIU fitted.
Sun May 18, 2014 00:12:38: ETM fitted.
Sun May 18, 2014 00:12:38:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:12:38: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:12:38: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:13:40: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:13:40: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:13:40: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:13:40: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:13:40: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:13:40: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:13:40: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:13:41: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:13:41: TPIU fitted.
Sun May 18, 2014 00:13:41: ETM fitted.
Sun May 18, 2014 00:13:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:13:41: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:13:41: Initial reset was performed
Sun May 18, 2014 00:13:41: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:13:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:13:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:13:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:13:42: J-Link: Flash download: Total time needed: 0.783s (Prepare: 0.379s, Compare: 0.037s, Program: 0.287s, Verify: 0.033s, Restore: 0.045s)
Sun May 18, 2014 00:13:42: 2664 bytes downloaded (3.09 Kbytes/sec)
Sun May 18, 2014 00:13:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:13:42: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:13:42: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:13:42: TPIU fitted.
Sun May 18, 2014 00:13:42: ETM fitted.
Sun May 18, 2014 00:13:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:13:42: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:13:42: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:14:05: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:14:05: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:14:05: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:14:05: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:14:05: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:14:05: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:14:05: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:14:05: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:14:05: TPIU fitted.
Sun May 18, 2014 00:14:05: ETM fitted.
Sun May 18, 2014 00:14:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:14:05: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:14:05: Initial reset was performed
Sun May 18, 2014 00:14:05: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:14:05:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:14:05:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:14:06: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:14:06: J-Link: Flash download: Total time needed: 0.783s (Prepare: 0.382s, Compare: 0.037s, Program: 0.286s, Verify: 0.032s, Restore: 0.044s)
Sun May 18, 2014 00:14:06: 2668 bytes downloaded (3.14 Kbytes/sec)
Sun May 18, 2014 00:14:06: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:14:06: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:14:06: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:14:06: TPIU fitted.
Sun May 18, 2014 00:14:06: ETM fitted.
Sun May 18, 2014 00:14:06:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:14:07: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:14:07: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:14:41: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:14:41: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:14:41: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:14:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:14:41: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:14:41: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:14:41: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:14:41: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:14:41: TPIU fitted.
Sun May 18, 2014 00:14:41: ETM fitted.
Sun May 18, 2014 00:14:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:14:41: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:14:41: Initial reset was performed
Sun May 18, 2014 00:14:41: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:14:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:14:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:14:42: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:14:42: J-Link: Flash download: Total time needed: 0.628s (Prepare: 0.382s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:14:42: 2668 bytes downloaded (3.79 Kbytes/sec)
Sun May 18, 2014 00:14:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:14:42: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:14:42: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:14:42: TPIU fitted.
Sun May 18, 2014 00:14:42: ETM fitted.
Sun May 18, 2014 00:14:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:14:42: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:14:42: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:18:29: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:18:29: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:18:29: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:18:29: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:18:29: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:18:29: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:18:29: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:18:29: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:18:29: TPIU fitted.
Sun May 18, 2014 00:18:29: ETM fitted.
Sun May 18, 2014 00:18:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:18:30: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:18:30: Initial reset was performed
Sun May 18, 2014 00:18:30: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:18:30:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:18:30:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:18:31: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:18:31: J-Link: Flash download: Total time needed: 0.779s (Prepare: 0.379s, Compare: 0.037s, Program: 0.285s, Verify: 0.033s, Restore: 0.044s)
Sun May 18, 2014 00:18:31: 2664 bytes downloaded (3.08 Kbytes/sec)
Sun May 18, 2014 00:18:31: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:18:31: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:18:31: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:18:31: TPIU fitted.
Sun May 18, 2014 00:18:31: ETM fitted.
Sun May 18, 2014 00:18:31:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:18:31: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:18:31: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:19:03: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:19:03: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:19:03: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:19:03: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:19:03: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:19:03: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:19:03: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:19:03: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:19:04: TPIU fitted.
Sun May 18, 2014 00:19:04: ETM fitted.
Sun May 18, 2014 00:19:04:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:19:04: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:19:04: Initial reset was performed
Sun May 18, 2014 00:19:04: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:19:04:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:19:04:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:19:05: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:19:05: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.380s, Compare: 0.036s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:19:05: 2664 bytes downloaded (3.70 Kbytes/sec)
Sun May 18, 2014 00:19:05: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:19:05: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:19:05: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:19:05: TPIU fitted.
Sun May 18, 2014 00:19:05: ETM fitted.
Sun May 18, 2014 00:19:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:19:05: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:19:05: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:20:00: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:20:00: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:20:00: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:20:00: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:20:00: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:20:00: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:20:00: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:20:00: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:20:00: TPIU fitted.
Sun May 18, 2014 00:20:00: ETM fitted.
Sun May 18, 2014 00:20:00:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:20:00: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:20:00: Initial reset was performed
Sun May 18, 2014 00:20:00: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:20:00:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:20:00:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:20:01: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:20:01: J-Link: Flash download: Total time needed: 0.783s (Prepare: 0.383s, Compare: 0.037s, Program: 0.283s, Verify: 0.033s, Restore: 0.045s)
Sun May 18, 2014 00:20:01: 2668 bytes downloaded (3.09 Kbytes/sec)
Sun May 18, 2014 00:20:01: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:20:01: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:20:01: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:20:02: TPIU fitted.
Sun May 18, 2014 00:20:02: ETM fitted.
Sun May 18, 2014 00:20:02:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:20:02: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:20:02: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:20:41: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:20:41: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:20:41: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:20:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:20:41: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:20:41: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:20:41: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:20:41: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:20:41: TPIU fitted.
Sun May 18, 2014 00:20:41: ETM fitted.
Sun May 18, 2014 00:20:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:20:42: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:20:42: Initial reset was performed
Sun May 18, 2014 00:20:42: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:20:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:20:42:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:20:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:20:42: J-Link: Flash download: Total time needed: 0.782s (Prepare: 0.379s, Compare: 0.037s, Program: 0.287s, Verify: 0.032s, Restore: 0.045s)
Sun May 18, 2014 00:20:42: 2676 bytes downloaded (3.16 Kbytes/sec)
Sun May 18, 2014 00:20:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:20:42: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:20:43: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:20:43: TPIU fitted.
Sun May 18, 2014 00:20:43: ETM fitted.
Sun May 18, 2014 00:20:43:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:20:43: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:20:43: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:21:23: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:21:23: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:21:23: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:21:23: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:21:23: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:21:23: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:21:23: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:21:24: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:21:24: TPIU fitted.
Sun May 18, 2014 00:21:24: ETM fitted.
Sun May 18, 2014 00:21:24:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:21:24: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:21:24: Initial reset was performed
Sun May 18, 2014 00:21:24: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:21:24:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:21:24:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:21:25: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:21:25: J-Link: Flash download: Total time needed: 0.627s (Prepare: 0.379s, Compare: 0.037s, Program: 0.145s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:21:25: 2676 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:21:25: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:21:25: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:21:25: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:21:25: TPIU fitted.
Sun May 18, 2014 00:21:25: ETM fitted.
Sun May 18, 2014 00:21:25:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:21:25: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:21:25: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:21:57: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:21:57: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:21:57: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:21:57: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:21:57: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:21:57: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:21:57: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:21:57: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:21:57: TPIU fitted.
Sun May 18, 2014 00:21:57: ETM fitted.
Sun May 18, 2014 00:21:57:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:21:58: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:21:58: Initial reset was performed
Sun May 18, 2014 00:21:58: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:21:58:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:21:58:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:21:58: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:21:58: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.378s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:21:58: 2676 bytes downloaded (3.64 Kbytes/sec)
Sun May 18, 2014 00:21:58: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:21:58: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:21:59: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:21:59: TPIU fitted.
Sun May 18, 2014 00:21:59: ETM fitted.
Sun May 18, 2014 00:21:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:21:59: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:21:59: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:22:11: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:22:11: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:22:11: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:22:11: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:22:11: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:22:11: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:22:11: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:22:11: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:22:11: TPIU fitted.
Sun May 18, 2014 00:22:11: ETM fitted.
Sun May 18, 2014 00:22:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:22:12: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:22:12: Initial reset was performed
Sun May 18, 2014 00:22:12: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:22:12:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:22:12:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:22:12: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:22:13: J-Link: Flash download: Total time needed: 0.619s (Prepare: 0.376s, Compare: 0.037s, Program: 0.141s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:22:13: 2676 bytes downloaded (3.80 Kbytes/sec)
Sun May 18, 2014 00:22:13: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:22:13: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:22:13: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:22:13: TPIU fitted.
Sun May 18, 2014 00:22:13: ETM fitted.
Sun May 18, 2014 00:22:13:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:22:13: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:22:13: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:23:40: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:23:40: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:23:40: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:23:40: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:23:40: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:23:40: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:23:40: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:23:40: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:23:40: TPIU fitted.
Sun May 18, 2014 00:23:40: ETM fitted.
Sun May 18, 2014 00:23:40:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:23:41: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:23:41: Initial reset was performed
Sun May 18, 2014 00:23:41: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:23:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:23:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:23:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:23:42: J-Link: Flash download: Total time needed: 0.782s (Prepare: 0.382s, Compare: 0.038s, Program: 0.282s, Verify: 0.033s, Restore: 0.045s)
Sun May 18, 2014 00:23:42: 2680 bytes downloaded (3.16 Kbytes/sec)
Sun May 18, 2014 00:23:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:23:42: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:23:42: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:23:42: TPIU fitted.
Sun May 18, 2014 00:23:42: ETM fitted.
Sun May 18, 2014 00:23:42:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:23:42: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:23:42: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:24:10: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:24:10: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:24:10: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:24:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:24:10: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:24:10: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:24:10: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:24:10: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:24:10: TPIU fitted.
Sun May 18, 2014 00:24:10: ETM fitted.
Sun May 18, 2014 00:24:10:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:24:11: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:24:11: Initial reset was performed
Sun May 18, 2014 00:24:11: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:24:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:24:11:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:24:11: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:24:11: J-Link: Flash download: Total time needed: 0.626s (Prepare: 0.379s, Compare: 0.037s, Program: 0.144s, Verify: 0.019s, Restore: 0.045s)
Sun May 18, 2014 00:24:11: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:24:11: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:24:11: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:24:11: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:24:12: TPIU fitted.
Sun May 18, 2014 00:24:12: ETM fitted.
Sun May 18, 2014 00:24:12:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:24:12: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:24:12: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:26:25: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:26:25: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:26:25: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:26:25: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:26:25: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:26:25: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:26:25: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:26:26: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:26:26: TPIU fitted.
Sun May 18, 2014 00:26:26: ETM fitted.
Sun May 18, 2014 00:26:26:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:26:26: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:26:26: Initial reset was performed
Sun May 18, 2014 00:26:26: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:26:26:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:26:26:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:26:27: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:26:27: J-Link: Flash download: Total time needed: 0.626s (Prepare: 0.380s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:26:27: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:26:27: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:26:27: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:26:27: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:26:27: TPIU fitted.
Sun May 18, 2014 00:26:27: ETM fitted.
Sun May 18, 2014 00:26:27:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:26:27: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:26:27: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:26:45: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:26:45: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:26:45: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:26:45: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:26:45: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:26:45: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:26:45: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:26:46: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:26:46: TPIU fitted.
Sun May 18, 2014 00:26:46: ETM fitted.
Sun May 18, 2014 00:26:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:26:46: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:26:46: Initial reset was performed
Sun May 18, 2014 00:26:46: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:26:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:26:46:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:26:47: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:26:47: J-Link: Flash download: Total time needed: 0.624s (Prepare: 0.378s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:26:47: 2680 bytes downloaded (3.81 Kbytes/sec)
Sun May 18, 2014 00:26:47: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:26:47: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:26:47: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:26:47: TPIU fitted.
Sun May 18, 2014 00:26:47: ETM fitted.
Sun May 18, 2014 00:26:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:26:47: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:26:47: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:27:00: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:27:00: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:27:00: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:27:00: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:27:00: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:27:00: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:27:00: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:27:00: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:27:01: TPIU fitted.
Sun May 18, 2014 00:27:01: ETM fitted.
Sun May 18, 2014 00:27:01:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:27:01: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:27:01: Initial reset was performed
Sun May 18, 2014 00:27:01: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:27:01:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:27:01:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:27:02: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:27:02: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.379s, Compare: 0.036s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:27:02: 2680 bytes downloaded (3.80 Kbytes/sec)
Sun May 18, 2014 00:27:02: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:27:02: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:27:02: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:27:02: TPIU fitted.
Sun May 18, 2014 00:27:02: ETM fitted.
Sun May 18, 2014 00:27:02:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:27:02: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:27:02: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:28:46: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:28:46: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:28:46: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:28:46: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:28:46: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:28:46: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:28:46: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:28:46: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:28:46: TPIU fitted.
Sun May 18, 2014 00:28:46: ETM fitted.
Sun May 18, 2014 00:28:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:28:47: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:28:47: Initial reset was performed
Sun May 18, 2014 00:28:47: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:28:47:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:28:47:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:28:48: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:28:48: J-Link: Flash download: Total time needed: 0.625s (Prepare: 0.378s, Compare: 0.038s, Program: 0.142s, Verify: 0.019s, Restore: 0.046s)
Sun May 18, 2014 00:28:48: 2680 bytes downloaded (3.57 Kbytes/sec)
Sun May 18, 2014 00:28:48: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:28:48: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:28:48: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:28:48: TPIU fitted.
Sun May 18, 2014 00:28:48: ETM fitted.
Sun May 18, 2014 00:28:48:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:28:48: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:28:48: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:29:34: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:29:35: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:29:35: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:29:35: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:29:35: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:29:35: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:29:35: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:29:35: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:29:35: TPIU fitted.
Sun May 18, 2014 00:29:35: ETM fitted.
Sun May 18, 2014 00:29:35:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:29:35: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:29:35: Initial reset was performed
Sun May 18, 2014 00:29:35: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:29:35:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:29:35:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:29:36: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:29:36: J-Link: Flash download: Total time needed: 0.626s (Prepare: 0.380s, Compare: 0.037s, Program: 0.145s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:29:36: 2680 bytes downloaded (3.80 Kbytes/sec)
Sun May 18, 2014 00:29:36: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:29:36: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:29:36: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:29:36: TPIU fitted.
Sun May 18, 2014 00:29:36: ETM fitted.
Sun May 18, 2014 00:29:36:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:29:36: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:29:36: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:29:57: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:29:57: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:29:57: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:29:57: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:29:57: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:29:57: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:29:57: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:29:58: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:29:58: TPIU fitted.
Sun May 18, 2014 00:29:58: ETM fitted.
Sun May 18, 2014 00:29:58:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:29:58: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:29:58: Initial reset was performed
Sun May 18, 2014 00:29:58: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:29:58:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:29:58:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:29:59: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:29:59: J-Link: Flash download: Total time needed: 0.629s (Prepare: 0.382s, Compare: 0.037s, Program: 0.145s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:29:59: 2680 bytes downloaded (3.65 Kbytes/sec)
Sun May 18, 2014 00:29:59: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:29:59: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:29:59: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:29:59: TPIU fitted.
Sun May 18, 2014 00:29:59: ETM fitted.
Sun May 18, 2014 00:29:59:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:29:59: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:29:59: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:30:17: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:30:17: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:30:17: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:30:17: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:30:17: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:30:17: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:30:17: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:30:17: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:30:17: TPIU fitted.
Sun May 18, 2014 00:30:17: ETM fitted.
Sun May 18, 2014 00:30:17:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:30:17: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:30:17: Initial reset was performed
Sun May 18, 2014 00:30:17: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:30:17:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:30:17:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:30:18: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:30:18: J-Link: Flash download: Total time needed: 0.629s (Prepare: 0.380s, Compare: 0.037s, Program: 0.147s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:30:18: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:30:18: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:30:18: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:30:18: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:30:18: TPIU fitted.
Sun May 18, 2014 00:30:18: ETM fitted.
Sun May 18, 2014 00:30:18:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:30:18: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:30:19: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:31:26: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:31:26: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:31:26: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:31:26: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:31:26: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:31:26: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:31:26: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:31:26: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:31:26: TPIU fitted.
Sun May 18, 2014 00:31:26: ETM fitted.
Sun May 18, 2014 00:31:27:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:31:27: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:31:27: Initial reset was performed
Sun May 18, 2014 00:31:27: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:31:27:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:31:27:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:31:27: 2680 bytes with download suppressed
Sun May 18, 2014 00:31:27: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:31:27: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:31:27: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:31:27: TPIU fitted.
Sun May 18, 2014 00:31:27: ETM fitted.
Sun May 18, 2014 00:31:27:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:31:27: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:31:27: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:31:33: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:31:33: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:31:33: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:31:33: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:31:33: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:31:33: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:31:33: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:31:33: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:31:33: TPIU fitted.
Sun May 18, 2014 00:31:33: ETM fitted.
Sun May 18, 2014 00:31:34:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:31:34: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:31:34: Initial reset was performed
Sun May 18, 2014 00:31:34: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:31:34:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:31:34:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:31:35: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:31:35: J-Link: Flash download: Total time needed: 0.621s (Prepare: 0.378s, Compare: 0.037s, Program: 0.140s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:31:35: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:31:35: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:31:35: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:31:35: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:31:35: TPIU fitted.
Sun May 18, 2014 00:31:35: ETM fitted.
Sun May 18, 2014 00:31:35:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:31:35: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:31:35: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:32:05: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:32:05: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:32:05: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:32:05: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:32:05: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:32:05: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:32:05: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:05: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:05: TPIU fitted.
Sun May 18, 2014 00:32:05: ETM fitted.
Sun May 18, 2014 00:32:05:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:06: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:06: Initial reset was performed
Sun May 18, 2014 00:32:06: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:32:06:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:32:06:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:32:07: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:32:07: J-Link: Flash download: Total time needed: 0.779s (Prepare: 0.378s, Compare: 0.037s, Program: 0.287s, Verify: 0.031s, Restore: 0.044s)
Sun May 18, 2014 00:32:07: 2684 bytes downloaded (3.11 Kbytes/sec)
Sun May 18, 2014 00:32:07: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:32:07: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:07: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:07: TPIU fitted.
Sun May 18, 2014 00:32:07: ETM fitted.
Sun May 18, 2014 00:32:07:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:07: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:07: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:32:32: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:32:32: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:32:32: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:32:32: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:32:32: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:32:32: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:32:32: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:32: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:32: TPIU fitted.
Sun May 18, 2014 00:32:32: ETM fitted.
Sun May 18, 2014 00:32:32:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:33: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:33: Initial reset was performed
Sun May 18, 2014 00:32:33: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:32:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:32:33:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:32:33: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:32:33: J-Link: Flash download: Total time needed: 0.622s (Prepare: 0.378s, Compare: 0.037s, Program: 0.143s, Verify: 0.019s, Restore: 0.044s)
Sun May 18, 2014 00:32:33: 2684 bytes downloaded (3.73 Kbytes/sec)
Sun May 18, 2014 00:32:33: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:32:33: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:34: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:34: TPIU fitted.
Sun May 18, 2014 00:32:34: ETM fitted.
Sun May 18, 2014 00:32:34:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:34: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:34: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:32:47: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:32:47: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:32:47: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:32:47: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:32:47: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:32:47: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:32:47: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:47: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:47: TPIU fitted.
Sun May 18, 2014 00:32:47: ETM fitted.
Sun May 18, 2014 00:32:47:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:48: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:48: Initial reset was performed
Sun May 18, 2014 00:32:48: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:32:48:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:32:48:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:32:48: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:32:49: J-Link: Flash download: Total time needed: 0.624s (Prepare: 0.379s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:32:49: 2684 bytes downloaded (3.81 Kbytes/sec)
Sun May 18, 2014 00:32:49: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:32:49: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:32:49: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:32:49: TPIU fitted.
Sun May 18, 2014 00:32:49: ETM fitted.
Sun May 18, 2014 00:32:49:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:32:49: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:32:49: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:33:07: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:33:07: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:33:07: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:33:07: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:33:07: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:33:07: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:33:08: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:33:08: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:33:08: TPIU fitted.
Sun May 18, 2014 00:33:08: ETM fitted.
Sun May 18, 2014 00:33:08:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:33:08: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:33:08: Initial reset was performed
Sun May 18, 2014 00:33:08: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:33:08:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:33:08:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:33:09: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:33:09: J-Link: Flash download: Total time needed: 0.622s (Prepare: 0.378s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:33:09: 2684 bytes downloaded (3.73 Kbytes/sec)
Sun May 18, 2014 00:33:09: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:33:09: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:33:09: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:33:09: TPIU fitted.
Sun May 18, 2014 00:33:09: ETM fitted.
Sun May 18, 2014 00:33:09:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:33:09: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:33:09: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:34:07: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:34:07: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:34:07: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:34:07: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:34:07: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:34:07: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:34:07: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:34:07: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:34:08: TPIU fitted.
Sun May 18, 2014 00:34:08: ETM fitted.
Sun May 18, 2014 00:34:08:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:34:08: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:34:08: Initial reset was performed
Sun May 18, 2014 00:34:08: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:34:08:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:34:08:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:34:09: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:34:09: J-Link: Flash download: Total time needed: 0.779s (Prepare: 0.379s, Compare: 0.036s, Program: 0.285s, Verify: 0.033s, Restore: 0.045s)
Sun May 18, 2014 00:34:09: 2680 bytes downloaded (3.16 Kbytes/sec)
Sun May 18, 2014 00:34:09: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:34:09: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:34:09: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:34:09: TPIU fitted.
Sun May 18, 2014 00:34:09: ETM fitted.
Sun May 18, 2014 00:34:09:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:34:09: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:34:09: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:34:41: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:34:41: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:34:41: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:34:41: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:34:41: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:34:41: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:34:41: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:34:41: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:34:41: TPIU fitted.
Sun May 18, 2014 00:34:41: ETM fitted.
Sun May 18, 2014 00:34:41:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:34:42: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:34:42: Initial reset was performed
Sun May 18, 2014 00:34:42: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:34:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:34:42:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:34:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:34:42: J-Link: Flash download: Total time needed: 0.775s (Prepare: 0.379s, Compare: 0.037s, Program: 0.281s, Verify: 0.033s, Restore: 0.044s)
Sun May 18, 2014 00:34:42: 2684 bytes downloaded (3.17 Kbytes/sec)
Sun May 18, 2014 00:34:42: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:34:42: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:34:43: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:34:43: TPIU fitted.
Sun May 18, 2014 00:34:43: ETM fitted.
Sun May 18, 2014 00:34:43:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:34:43: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:34:43: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:38:17: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:38:17: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:38:17: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:38:17: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:38:17: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:38:17: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:38:17: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:38:18: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:38:18: TPIU fitted.
Sun May 18, 2014 00:38:18: ETM fitted.
Sun May 18, 2014 00:38:18:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:38:18: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:38:18: Initial reset was performed
Sun May 18, 2014 00:38:18: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:38:18:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:38:18:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:38:19: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:38:19: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.377s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:38:19: 2684 bytes downloaded (3.73 Kbytes/sec)
Sun May 18, 2014 00:38:19: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:38:19: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:38:19: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:38:19: TPIU fitted.
Sun May 18, 2014 00:38:19: ETM fitted.
Sun May 18, 2014 00:38:19:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:38:19: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:38:19: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:39:22: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:39:22: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:39:22: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:39:22: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:39:22: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:39:22: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:39:22: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:39:23: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:39:23: TPIU fitted.
Sun May 18, 2014 00:39:23: ETM fitted.
Sun May 18, 2014 00:39:23:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:39:23: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:39:23: Initial reset was performed
Sun May 18, 2014 00:39:23: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:39:23:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:39:23:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:39:24: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:39:24: J-Link: Flash download: Total time needed: 0.781s (Prepare: 0.378s, Compare: 0.037s, Program: 0.287s, Verify: 0.032s, Restore: 0.044s)
Sun May 18, 2014 00:39:24: 2680 bytes downloaded (3.16 Kbytes/sec)
Sun May 18, 2014 00:39:24: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:39:24: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:39:24: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:39:24: TPIU fitted.
Sun May 18, 2014 00:39:24: ETM fitted.
Sun May 18, 2014 00:39:24:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:39:24: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:39:24: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:40:10: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:40:10: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:40:10: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:40:10: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:40:10: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:40:10: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:40:10: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:40:11: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:40:11: TPIU fitted.
Sun May 18, 2014 00:40:11: ETM fitted.
Sun May 18, 2014 00:40:11:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:40:11: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:40:11: Initial reset was performed
Sun May 18, 2014 00:40:11: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:40:11:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:40:11:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:40:12: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:40:12: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.379s, Compare: 0.037s, Program: 0.143s, Verify: 0.018s, Restore: 0.045s)
Sun May 18, 2014 00:40:12: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:40:12: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:40:12: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:40:12: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:40:12: TPIU fitted.
Sun May 18, 2014 00:40:12: ETM fitted.
Sun May 18, 2014 00:40:12:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:40:12: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:40:12: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:43:28: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:43:28: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:43:28: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:43:28: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:43:28: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:43:28: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:43:28: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:43:28: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:43:28: TPIU fitted.
Sun May 18, 2014 00:43:28: ETM fitted.
Sun May 18, 2014 00:43:28:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:43:28: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:43:28: Initial reset was performed
Sun May 18, 2014 00:43:28: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:43:28:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:43:28:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:43:29: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:43:29: J-Link: Flash download: Total time needed: 0.624s (Prepare: 0.379s, Compare: 0.037s, Program: 0.144s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:43:29: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:43:29: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:43:29: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:43:29: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:43:29: TPIU fitted.
Sun May 18, 2014 00:43:29: ETM fitted.
Sun May 18, 2014 00:43:29:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:43:29: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:43:29: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:44:21: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:44:21: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:44:21: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:44:21: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:44:21: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:44:21: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:44:21: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:44:21: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:44:21: TPIU fitted.
Sun May 18, 2014 00:44:21: ETM fitted.
Sun May 18, 2014 00:44:21:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:44:21: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:44:21: Initial reset was performed
Sun May 18, 2014 00:44:21: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:44:21:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:44:21:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:44:22: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:44:22: J-Link: Flash download: Total time needed: 0.623s (Prepare: 0.379s, Compare: 0.038s, Program: 0.141s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:44:22: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:44:22: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:44:22: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:44:22: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:44:22: TPIU fitted.
Sun May 18, 2014 00:44:22: ETM fitted.
Sun May 18, 2014 00:44:22:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:44:22: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:44:22: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:49:44: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:49:44: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:49:44: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:49:44: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:49:44: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:49:44: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:49:44: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:49:45: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:49:45: TPIU fitted.
Sun May 18, 2014 00:49:45: ETM fitted.
Sun May 18, 2014 00:49:45:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:49:45: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:49:45: Initial reset was performed
Sun May 18, 2014 00:49:45: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:49:45:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:49:45:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:49:46: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Sun May 18, 2014 00:49:46: J-Link: Flash download: Total time needed: 0.625s (Prepare: 0.379s, Compare: 0.037s, Program: 0.145s, Verify: 0.018s, Restore: 0.044s)
Sun May 18, 2014 00:49:46: 2680 bytes downloaded (3.72 Kbytes/sec)
Sun May 18, 2014 00:49:46: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:49:46: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:49:46: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:49:46: TPIU fitted.
Sun May 18, 2014 00:49:46: ETM fitted.
Sun May 18, 2014 00:49:46:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:49:46: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:49:46: Target reset


 << Logging to file resumes >> 

Sun May 18, 2014 00:50:35: JLINK command: ProjectFile = C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun May 18, 2014 00:50:35: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Sun May 18, 2014 00:50:35: JLINK command: device = STM32F10xxE, return = 0

Sun May 18, 2014 00:50:35: DLL version: V4.36f, compiled Oct 22 2011 15:21:42

Sun May 18, 2014 00:50:35: Firmware: J-Link ARM V8 compiled Nov 14 2012 22:34:52

Sun May 18, 2014 00:50:35: JTAG speed is initially set to: 32 kHz
Sun May 18, 2014 00:50:35: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:50:35: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:50:36: TPIU fitted.
Sun May 18, 2014 00:50:36: ETM fitted.
Sun May 18, 2014 00:50:36:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:50:36: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:50:36: Initial reset was performed
Sun May 18, 2014 00:50:36: Found 2 JTAG devices, Total IRLen = 9:

Sun May 18, 2014 00:50:36:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sun May 18, 2014 00:50:36:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sun May 18, 2014 00:50:37: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sun May 18, 2014 00:50:37: J-Link: Flash download: Total time needed: 0.784s (Prepare: 0.380s, Compare: 0.037s, Program: 0.286s, Verify: 0.032s, Restore: 0.047s)
Sun May 18, 2014 00:50:37: 2684 bytes downloaded (3.11 Kbytes/sec)
Sun May 18, 2014 00:50:37: Loaded debugee: C:\Documents and Settings\colin\My Documents\STM32_DAC_TEST_1\EVARM\Debug\Exe\STM32LED.out
Sun May 18, 2014 00:50:37: TotalIRLen = 9, IRPrint = 0x0011
Sun May 18, 2014 00:50:37: Found Cortex-M3 r1p1, Little endian.
Sun May 18, 2014 00:50:37: TPIU fitted.
Sun May 18, 2014 00:50:37: ETM fitted.
Sun May 18, 2014 00:50:37:   FPUnit: 6 code (BP) slots and 2 literal slots
Sun May 18, 2014 00:50:37: Hardware reset with strategy 0 was performed
Sun May 18, 2014 00:50:37: Target reset
Sun May 18, 2014 00:51:38: Fatal error: Supply voltage too low (1 Volt is required, Measured: 0.0 Volt). Please check target power.   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:11:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:11:46: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:11:46: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Wed Oct 12, 2016 22:11:46: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:11:46: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:11:46: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:11:46: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Wed Oct 12, 2016 22:11:46: Warning: RESET (pin 15) high, but should be low. Please check target hardware.
Wed Oct 12, 2016 22:11:55: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:11:55: Initial reset was performed
Wed Oct 12, 2016 22:12:06: Fatal error:    Session aborted!


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:13:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:13:38: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:13:38: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Wed Oct 12, 2016 22:13:38: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:13:38: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:13:38: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:13:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Wed Oct 12, 2016 22:13:38: Warning: RESET (pin 15) high, but should be low. Please check target hardware.
Wed Oct 12, 2016 22:13:56: Fatal error: Supply voltage too low (1 Volt is required, Measured: 0.0 Volt). Please check target power.   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:13:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:13:58: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:13:58: Device "STM32F103RE" selected (512 KB flash, 64 KB RAM).
Wed Oct 12, 2016 22:13:58: DLL version: V4.62
, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:13:58: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:13:58: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:13:58: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:13:58: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:13:58: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:13:59: TPIU fitted.
Wed Oct 12, 2016 22:13:59: ETM fitted.
Wed Oct 12, 2016 22:13:59: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:13:59: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:13:59: TPIU fitted.
Wed Oct 12, 2016 22:13:59: ETM fitted.
Wed Oct 12, 2016 22:13:59: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:13:59: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:13:59: Initial reset was performed
Wed Oct 12, 2016 22:13:59: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:13:59:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:13:59:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:14:00: Warning: CPU is running at low speed (8020 kHz).
Wed Oct 12, 2016 22:14:00: J-Link: Flash download: Flash programming performed for 1 range (0 bytes)
Wed Oct 12, 2016 22:14:00: J-Link: Flash download: Total time needed: 0.195s (Prepare: 0.084s, Compare: 0.028s, Erase: 0.046s, Program: 0.030s, Verify: 0.000s, Restore: 0.005s)
Wed Oct 12, 2016 22:14:00: 2656 bytes downloaded (7.56 Kbytes/sec)
Wed Oct 12, 2016 22:14:00: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:14:00: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:14:00: Warning: ROM table: Two components occupy the same memory space.
Wed Oct 12, 2016 22:14:00: FPUnit: 15 code (BP) slots and 15 literal slots
Wed Oct 12, 2016 22:14:00: Core is locked-up!
Wed Oct 12, 2016 22:14:00: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:14:00: Target reset
Wed Oct 12, 2016 22:14:05: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:14:05: TPIU fitted.
Wed Oct 12, 2016 22:14:05: ETM fitted.
Wed Oct 12, 2016 22:14:05: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:14:05: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:14:05: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:14:44: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:14:44: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:14:44: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:14:44: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:14:44: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:14:44: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:14:44: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:14:44: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:14:45: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:14:45: TPIU fitted.
Wed Oct 12, 2016 22:14:45: ETM fitted.
Wed Oct 12, 2016 22:14:45: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:14:45: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:14:45: TPIU fitted.
Wed Oct 12, 2016 22:14:45: ETM fitted.
Wed Oct 12, 2016 22:14:45: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:14:45: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:14:45: Initial reset was performed
Wed Oct 12, 2016 22:14:45: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:14:45:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:14:45:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:14:50: Fatal error: Failed to prepare for programming. Failed to download RAMCode!   Session aborted!
Wed Oct 12, 2016 22:14:50: Failed to load debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:15:19: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:15:19: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:15:19: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:15:19: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:15:19: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:15:19: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:15:19: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:15:19: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:15:19: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:15:19: TPIU fitted.
Wed Oct 12, 2016 22:15:19: ETM fitted.
Wed Oct 12, 2016 22:15:19: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:15:19: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:15:19: TPIU fitted.
Wed Oct 12, 2016 22:15:19: ETM fitted.
Wed Oct 12, 2016 22:15:19: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:15:20: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:15:20: Initial reset was performed
Wed Oct 12, 2016 22:15:20: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:15:20:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:15:20:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:15:27: Fatal error: Failed to prepare for programming. RAM check failed @ addr 0x40000D28. RAM check failed while testing 0x0260 bytes @ addr 0x2000069C.   Session aborted!
Wed Oct 12, 2016 22:15:27: Failed to load debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:15:32: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:15:33: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:15:33: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:15:33: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:15:33: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:15:33: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:15:33: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:15:33: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Wed Oct 12, 2016 22:15:33: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:15:33: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:15:33: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:15:33: TPIU fitted.
Wed Oct 12, 2016 22:15:33: ETM fitted.
Wed Oct 12, 2016 22:15:33: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:15:33: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:15:33: TPIU fitted.
Wed Oct 12, 2016 22:15:33: ETM fitted.
Wed Oct 12, 2016 22:15:33: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:15:34: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:15:34: Initial reset was performed
Wed Oct 12, 2016 22:15:34: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:15:34:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:15:34:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:15:34: Warning: T-bit of XPSR is 0 but should be 1. Changed to 1.
Wed Oct 12, 2016 22:15:34: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:15:34: J-Link: Flash download: Total time needed: 0.239s (Prepare: 0.106s, Compare: 0.006s, Erase: 0.024s, Program: 0.084s, Verify: 0.010s, Restore: 0.008s)
Wed Oct 12, 2016 22:15:34: 2656 bytes downloaded (6.39 Kbytes/sec)
Wed Oct 12, 2016 22:15:34: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:15:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:15:34: TPIU fitted.
Wed Oct 12, 2016 22:15:34: ETM fitted.
Wed Oct 12, 2016 22:15:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:15:34: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:15:34: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:19:12: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:19:12: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:19:12: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:19:12: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:19:12: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:19:12: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:19:12: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:19:12: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:19:12: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:12: TPIU fitted.
Wed Oct 12, 2016 22:19:12: ETM fitted.
Wed Oct 12, 2016 22:19:12: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:12: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:12: TPIU fitted.
Wed Oct 12, 2016 22:19:12: ETM fitted.
Wed Oct 12, 2016 22:19:12: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:13: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:19:13: Initial reset was performed
Wed Oct 12, 2016 22:19:13: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:19:13:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:19:13:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:19:13: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 22:19:13: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:19:13: J-Link: Flash download: Total time needed: 0.281s (Prepare: 0.087s, Compare: 0.028s, Erase: 0.046s, Program: 0.084s, Verify: 0.025s, Restore: 0.008s)
Wed Oct 12, 2016 22:19:13: 2680 bytes downloaded (6.71 Kbytes/sec)
Wed Oct 12, 2016 22:19:13: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:19:13: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:13: TPIU fitted.
Wed Oct 12, 2016 22:19:13: ETM fitted.
Wed Oct 12, 2016 22:19:13: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:13: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:19:13: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:19:40: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:19:40: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:19:40: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:19:40: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:19:40: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:19:40: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:19:40: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:19:40: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:19:40: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:40: TPIU fitted.
Wed Oct 12, 2016 22:19:40: ETM fitted.
Wed Oct 12, 2016 22:19:40: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:41: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:41: TPIU fitted.
Wed Oct 12, 2016 22:19:41: ETM fitted.
Wed Oct 12, 2016 22:19:41: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:41: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:19:41: Initial reset was performed
Wed Oct 12, 2016 22:19:41: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:19:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:19:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:19:41: Warning: CPU is running at low speed (8022 kHz).
Wed Oct 12, 2016 22:19:42: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:19:42: J-Link: Flash download: Total time needed: 0.276s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.047s, Program: 0.083s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:19:42: 2676 bytes downloaded (6.21 Kbytes/sec)
Wed Oct 12, 2016 22:19:42: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:19:42: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:19:42: TPIU fitted.
Wed Oct 12, 2016 22:19:42: ETM fitted.
Wed Oct 12, 2016 22:19:42: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:19:42: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:19:42: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:20:14: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:20:14: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:20:14: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:20:14: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:20:14: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:20:14: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:20:14: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:20:14: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:20:14: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:20:14: TPIU fitted.
Wed Oct 12, 2016 22:20:14: ETM fitted.
Wed Oct 12, 2016 22:20:14: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:20:14: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:20:14: TPIU fitted.
Wed Oct 12, 2016 22:20:14: ETM fitted.
Wed Oct 12, 2016 22:20:14: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:20:15: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:20:15: Initial reset was performed
Wed Oct 12, 2016 22:20:15: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:20:15:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:20:15:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:20:15: Warning: CPU is running at low speed (8024 kHz).
Wed Oct 12, 2016 22:20:15: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:20:15: J-Link: Flash download: Total time needed: 0.279s (Prepare: 0.086s, Compare: 0.028s, Erase: 0.046s, Program: 0.084s, Verify: 0.025s, Restore: 0.007s)
Wed Oct 12, 2016 22:20:15: 2648 bytes downloaded (6.14 Kbytes/sec)
Wed Oct 12, 2016 22:20:15: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:20:15: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:20:15: TPIU fitted.
Wed Oct 12, 2016 22:20:15: ETM fitted.
Wed Oct 12, 2016 22:20:15: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:20:15: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:20:15: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:28:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:28:45: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:28:45: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:28:45: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:28:45: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:28:45: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:28:45: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Wed Oct 12, 2016 22:28:46: Warning: RESET (pin 15) high, but should be low. Please check target hardware.
Wed Oct 12, 2016 22:28:58: Fatal error: Supply voltage too low (1 Volt is required, Measured: 0.0 Volt). Please check target power.   Session aborted!


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:29:00: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:29:00: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:29:00: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:29:00: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:29:00: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:29:00: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:29:00: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:29:00: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:29:00: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:00: TPIU fitted.
Wed Oct 12, 2016 22:29:00: ETM fitted.
Wed Oct 12, 2016 22:29:00: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:01: TPIU fitted.
Wed Oct 12, 2016 22:29:01: ETM fitted.
Wed Oct 12, 2016 22:29:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:01: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:29:01: Initial reset was performed
Wed Oct 12, 2016 22:29:01: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:29:01:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:29:01:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:29:01: Warning: CPU is running at low speed (8019 kHz).
Wed Oct 12, 2016 22:29:02: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:29:02: J-Link: Flash download: Total time needed: 0.290s (Prepare: 0.086s, Compare: 0.028s, Erase: 0.046s, Program: 0.093s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:29:02: 3196 bytes downloaded (6.45 Kbytes/sec)
Wed Oct 12, 2016 22:29:02: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:29:02: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:02: TPIU fitted.
Wed Oct 12, 2016 22:29:02: ETM fitted.
Wed Oct 12, 2016 22:29:02: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:29:02: Target reset
Wed Oct 12, 2016 22:29:31: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:31: TPIU fitted.
Wed Oct 12, 2016 22:29:31: ETM fitted.
Wed Oct 12, 2016 22:29:31: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:31: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:29:31: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:29:56: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:29:56: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:29:56: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:29:56: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:29:56: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:29:56: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:29:56: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:29:57: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:29:57: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:57: TPIU fitted.
Wed Oct 12, 2016 22:29:57: ETM fitted.
Wed Oct 12, 2016 22:29:57: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:57: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:57: TPIU fitted.
Wed Oct 12, 2016 22:29:57: ETM fitted.
Wed Oct 12, 2016 22:29:57: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:57: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:29:57: Initial reset was performed
Wed Oct 12, 2016 22:29:57: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:29:57:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:29:57:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:29:58: Warning: CPU is running at low speed (8022 kHz).
Wed Oct 12, 2016 22:29:58: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Wed Oct 12, 2016 22:29:58: J-Link: Flash download: Total time needed: 0.123s (Prepare: 0.086s, Compare: 0.028s, Erase: 0.000s, Program: 0.000s, Verify: 0.000s, Restore: 0.008s)
Wed Oct 12, 2016 22:29:58: 3196 bytes downloaded (11.11 Kbytes/sec)
Wed Oct 12, 2016 22:29:58: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:29:58: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:29:58: TPIU fitted.
Wed Oct 12, 2016 22:29:58: ETM fitted.
Wed Oct 12, 2016 22:29:58: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:29:58: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:29:58: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:30:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:30:54: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:30:54: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:30:54: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:30:54: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:30:54: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:30:54: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:30:54: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:30:54: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:30:54: TPIU fitted.
Wed Oct 12, 2016 22:30:54: ETM fitted.
Wed Oct 12, 2016 22:30:54: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:30:54: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:30:54: TPIU fitted.
Wed Oct 12, 2016 22:30:54: ETM fitted.
Wed Oct 12, 2016 22:30:54: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:30:55: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:30:55: Initial reset was performed
Wed Oct 12, 2016 22:30:55: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:30:55:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:30:55:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:30:55: Warning: CPU is running at low speed (8016 kHz).
Wed Oct 12, 2016 22:30:55: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:30:55: J-Link: Flash download: Total time needed: 0.290s (Prepare: 0.088s, Compare: 0.028s, Erase: 0.046s, Program: 0.093s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:30:55: 3200 bytes downloaded (7.72 Kbytes/sec)
Wed Oct 12, 2016 22:30:55: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:30:55: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:30:55: TPIU fitted.
Wed Oct 12, 2016 22:30:55: ETM fitted.
Wed Oct 12, 2016 22:30:55: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:30:55: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:30:55: Target reset
Wed Oct 12, 2016 22:31:10: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:11: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:11: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:12: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:12: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:12: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:13: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:13: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:13: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:13: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:13: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:31:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:32:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:32:50: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:32:50: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:32:50: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:32:50: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:32:50: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:32:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:32:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:32:50: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:32:50: TPIU fitted.
Wed Oct 12, 2016 22:32:50: ETM fitted.
Wed Oct 12, 2016 22:32:50: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:32:51: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:32:51: TPIU fitted.
Wed Oct 12, 2016 22:32:51: ETM fitted.
Wed Oct 12, 2016 22:32:51: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:32:51: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:32:51: Initial reset was performed
Wed Oct 12, 2016 22:32:51: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:32:51:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:32:51:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:32:51: Warning: CPU is running at low speed (8023 kHz).
Wed Oct 12, 2016 22:32:52: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:32:52: J-Link: Flash download: Total time needed: 0.223s (Prepare: 0.089s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.007s)
Wed Oct 12, 2016 22:32:52: 3200 bytes downloaded (8.70 Kbytes/sec)
Wed Oct 12, 2016 22:32:52: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:32:52: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:32:52: TPIU fitted.
Wed Oct 12, 2016 22:32:52: ETM fitted.
Wed Oct 12, 2016 22:32:52: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:32:52: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:32:52: Target reset
Wed Oct 12, 2016 22:32:53: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:55: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:55: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:55: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:56: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:57: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:58: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:32:59: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:33:00: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:33:00: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:33:00: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:33:00: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:33:00: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:34:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:34:50: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:34:50: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:34:50: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:34:50: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:34:50: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:34:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:34:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:34:50: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:34:50: TPIU fitted.
Wed Oct 12, 2016 22:34:50: ETM fitted.
Wed Oct 12, 2016 22:34:50: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:34:51: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:34:51: TPIU fitted.
Wed Oct 12, 2016 22:34:51: ETM fitted.
Wed Oct 12, 2016 22:34:51: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:34:51: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:34:51: Initial reset was performed
Wed Oct 12, 2016 22:34:51: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:34:51:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:34:51:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:34:51: Warning: CPU is running at low speed (8023 kHz).
Wed Oct 12, 2016 22:34:51: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:34:52: J-Link: Flash download: Total time needed: 0.299s (Prepare: 0.088s, Compare: 0.028s, Erase: 0.047s, Program: 0.101s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:34:52: 3220 bytes downloaded (7.47 Kbytes/sec)
Wed Oct 12, 2016 22:34:52: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:34:52: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:34:52: TPIU fitted.
Wed Oct 12, 2016 22:34:52: ETM fitted.
Wed Oct 12, 2016 22:34:52: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:34:52: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:34:52: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:35:40: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:35:40: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:35:40: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:35:40: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:35:40: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:35:40: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:35:40: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:35:40: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:35:41: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:35:41: TPIU fitted.
Wed Oct 12, 2016 22:35:41: ETM fitted.
Wed Oct 12, 2016 22:35:41: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:35:41: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:35:41: TPIU fitted.
Wed Oct 12, 2016 22:35:41: ETM fitted.
Wed Oct 12, 2016 22:35:41: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:35:41: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:35:41: Initial reset was performed
Wed Oct 12, 2016 22:35:41: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:35:41:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:35:41:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:35:42: Warning: CPU is running at low speed (8026 kHz).
Wed Oct 12, 2016 22:35:42: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:35:42: J-Link: Flash download: Total time needed: 0.234s (Prepare: 0.098s, Compare: 0.028s, Erase: 0.024s, Program: 0.060s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:35:42: 3220 bytes downloaded (8.41 Kbytes/sec)
Wed Oct 12, 2016 22:35:42: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:35:42: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:35:42: TPIU fitted.
Wed Oct 12, 2016 22:35:42: ETM fitted.
Wed Oct 12, 2016 22:35:42: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:35:42: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:35:42: Target reset
Wed Oct 12, 2016 22:36:06: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:07: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:08: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:08: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:08: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:08: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:09: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:10: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:10: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:10: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:10: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:10: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:11: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:11: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:11: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:11: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:11: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:12: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:12: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:12: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:12: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:12: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 22:36:15: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:16: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:17: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:18: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:18: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:18: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:18: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:18: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:19: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:20: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:20: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:20: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:20: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:21: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:21: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:21: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:21: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:21: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:22: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:22: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:22: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:22: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:22: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:23: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:23: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:23: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:23: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:23: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:24: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:24: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:24: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:24: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:24: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:25: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:25: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:25: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:25: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:25: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:26: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:26: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:26: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:26: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:26: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:27: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:27: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:27: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:27: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:28: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:28: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:28: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:28: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:28: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:29: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:29: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:29: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:29: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:29: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:30: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:30: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:30: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:30: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:30: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:31: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:31: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:31: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:31: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:31: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:32: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:32: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:32: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:32: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:32: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:33: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:33: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:33: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:33: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:33: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:34: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:34: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:34: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:34: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:34: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:35: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:36: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:36: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:36: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:36: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:37: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:37: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:37: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:37: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:37: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:38: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:39: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:39: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:39: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:39: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:39: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:40: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:40: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:40: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:40: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:40: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:41: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:41: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:41: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:41: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:41: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:42: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:42: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:42: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:42: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:42: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:43: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:43: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:43: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:43: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:43: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:44: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:44: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:44: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:44: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:45: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:45: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:46: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:46: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:46: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:47: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:47: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:47: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:47: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:48: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:48: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:48: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:48: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:48: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:49: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:49: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:49: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:49: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:36:49: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 
Wed Oct 12, 2016 22:37:14: Breakpoint hit: Code @ main.c:64.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:37:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:37:58: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:37:58: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:37:58: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:37:58: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:37:58: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:37:58: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:37:58: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:37:59: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:37:59: TPIU fitted.
Wed Oct 12, 2016 22:37:59: ETM fitted.
Wed Oct 12, 2016 22:37:59: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:37:59: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:37:59: TPIU fitted.
Wed Oct 12, 2016 22:37:59: ETM fitted.
Wed Oct 12, 2016 22:37:59: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:37:59: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:37:59: Initial reset was performed
Wed Oct 12, 2016 22:37:59: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:37:59:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:37:59:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:38:00: Warning: CPU is running at low speed (8019 kHz).
Wed Oct 12, 2016 22:38:00: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:38:00: J-Link: Flash download: Total time needed: 0.300s (Prepare: 0.090s, Compare: 0.028s, Erase: 0.046s, Program: 0.100s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:38:00: 3372 bytes downloaded (7.27 Kbytes/sec)
Wed Oct 12, 2016 22:38:00: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:38:00: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:38:00: TPIU fitted.
Wed Oct 12, 2016 22:38:00: ETM fitted.
Wed Oct 12, 2016 22:38:00: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:38:00: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:38:00: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:41:23: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:41:23: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:41:23: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:41:23: DLL version: V4.62
, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:41:23: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:41:23: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:41:23: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:41:23: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:41:23: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:23: TPIU fitted.
Wed Oct 12, 2016 22:41:23: ETM fitted.
Wed Oct 12, 2016 22:41:23: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:23: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:23: TPIU fitted.
Wed Oct 12, 2016 22:41:23: ETM fitted.
Wed Oct 12, 2016 22:41:23: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:24: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:41:24: Initial reset was performed
Wed Oct 12, 2016 22:41:24: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:41:24:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:41:24:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:41:24: Warning: CPU is running at low speed (8027 kHz).
Wed Oct 12, 2016 22:41:24: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:41:24: J-Link: Flash download: Total time needed: 0.214s (Prepare: 0.081s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.007s)
Wed Oct 12, 2016 22:41:24: 3372 bytes downloaded (10.55 Kbytes/sec)
Wed Oct 12, 2016 22:41:24: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:41:24: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:24: TPIU fitted.
Wed Oct 12, 2016 22:41:24: ETM fitted.
Wed Oct 12, 2016 22:41:24: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:24: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:41:24: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:41:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:41:33: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:41:33: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:41:33: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:41:33: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:41:33: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:41:33: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:41:33: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:41:33: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:33: TPIU fitted.
Wed Oct 12, 2016 22:41:33: ETM fitted.
Wed Oct 12, 2016 22:41:33: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:33: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:33: TPIU fitted.
Wed Oct 12, 2016 22:41:34: ETM fitted.
Wed Oct 12, 2016 22:41:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:34: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:41:34: Initial reset was performed
Wed Oct 12, 2016 22:41:34: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:41:34:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:41:34:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:41:34: Warning: CPU is running at low speed (8022 kHz).
Wed Oct 12, 2016 22:41:34: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Wed Oct 12, 2016 22:41:34: J-Link: Flash download: Total time needed: 0.136s (Prepare: 0.099s, Compare: 0.028s, Erase: 0.000s, Program: 0.000s, Verify: 0.000s, Restore: 0.008s)
Wed Oct 12, 2016 22:41:34: 3372 bytes downloaded (11.12 Kbytes/sec)
Wed Oct 12, 2016 22:41:34: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:41:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:41:34: TPIU fitted.
Wed Oct 12, 2016 22:41:34: ETM fitted.
Wed Oct 12, 2016 22:41:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:41:34: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:41:34: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:43:34: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:43:34: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:43:34: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:43:34: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:43:34: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:43:34: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:43:34: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:43:34: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:43:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:43:34: TPIU fitted.
Wed Oct 12, 2016 22:43:34: ETM fitted.
Wed Oct 12, 2016 22:43:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:43:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:43:34: TPIU fitted.
Wed Oct 12, 2016 22:43:34: ETM fitted.
Wed Oct 12, 2016 22:43:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:43:35: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:43:35: Initial reset was performed
Wed Oct 12, 2016 22:43:35: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:43:35:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:43:35:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:43:35: Warning: CPU is running at low speed (8028 kHz).
Wed Oct 12, 2016 22:43:35: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:43:35: J-Link: Flash download: Total time needed: 0.224s (Prepare: 0.089s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:43:35: 3372 bytes downloaded (8.80 Kbytes/sec)
Wed Oct 12, 2016 22:43:35: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:43:35: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:43:35: TPIU fitted.
Wed Oct 12, 2016 22:43:35: ETM fitted.
Wed Oct 12, 2016 22:43:35: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:43:35: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:43:35: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:44:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:44:01: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:44:01: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:44:01: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:44:01: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:44:01: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:44:01: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:44:01: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:44:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:44:01: TPIU fitted.
Wed Oct 12, 2016 22:44:01: ETM fitted.
Wed Oct 12, 2016 22:44:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:44:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:44:01: TPIU fitted.
Wed Oct 12, 2016 22:44:02: ETM fitted.
Wed Oct 12, 2016 22:44:02: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:44:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:44:02: Initial reset was performed
Wed Oct 12, 2016 22:44:02: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:44:02:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:44:02:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:44:02: Warning: CPU is running at low speed (8023 kHz).
Wed Oct 12, 2016 22:44:02: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:44:02: J-Link: Flash download: Total time needed: 0.220s (Prepare: 0.085s, Compare: 0.028s, Erase: 0.024s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:44:02: 3372 bytes downloaded (9.17 Kbytes/sec)
Wed Oct 12, 2016 22:44:02: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:44:02: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:44:02: TPIU fitted.
Wed Oct 12, 2016 22:44:02: ETM fitted.
Wed Oct 12, 2016 22:44:02: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:44:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:44:02: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:46:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:46:54: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:46:54: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:46:54: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:46:54: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:46:54: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:46:54: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:46:55: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:46:55: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:46:55: TPIU fitted.
Wed Oct 12, 2016 22:46:55: ETM fitted.
Wed Oct 12, 2016 22:46:55: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:46:55: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:46:55: TPIU fitted.
Wed Oct 12, 2016 22:46:55: ETM fitted.
Wed Oct 12, 2016 22:46:55: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:46:55: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:46:55: Initial reset was performed
Wed Oct 12, 2016 22:46:55: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:46:55:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:46:55:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:46:56: Warning: CPU is running at low speed (8028 kHz).
Wed Oct 12, 2016 22:46:56: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:46:56: J-Link: Flash download: Total time needed: 0.224s (Prepare: 0.090s, Compare: 0.028s, Erase: 0.024s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:46:56: 3372 bytes downloaded (10.07 Kbytes/sec)
Wed Oct 12, 2016 22:46:56: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:46:56: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:46:56: TPIU fitted.
Wed Oct 12, 2016 22:46:56: ETM fitted.
Wed Oct 12, 2016 22:46:56: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:46:56: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:46:56: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:51:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:51:01: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:51:01: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:51:01: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:51:01: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:51:01: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:51:01: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:51:01: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:51:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:01: TPIU fitted.
Wed Oct 12, 2016 22:51:01: ETM fitted.
Wed Oct 12, 2016 22:51:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:01: TPIU fitted.
Wed Oct 12, 2016 22:51:01: ETM fitted.
Wed Oct 12, 2016 22:51:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:51:02: Initial reset was performed
Wed Oct 12, 2016 22:51:02: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:51:02:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:51:02:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:51:02: Warning: CPU is running at low speed (8024 kHz).
Wed Oct 12, 2016 22:51:02: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:51:02: J-Link: Flash download: Total time needed: 0.306s (Prepare: 0.088s, Compare: 0.028s, Erase: 0.046s, Program: 0.107s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:51:02: 3428 bytes downloaded (7.95 Kbytes/sec)
Wed Oct 12, 2016 22:51:02: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:51:02: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:02: TPIU fitted.
Wed Oct 12, 2016 22:51:02: ETM fitted.
Wed Oct 12, 2016 22:51:02: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:51:02: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:51:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:51:53: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:51:53: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:51:53: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:51:53: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:51:53: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:51:53: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:51:53: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:51:53: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:53: TPIU fitted.
Wed Oct 12, 2016 22:51:53: ETM fitted.
Wed Oct 12, 2016 22:51:53: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:53: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:53: TPIU fitted.
Wed Oct 12, 2016 22:51:53: ETM fitted.
Wed Oct 12, 2016 22:51:53: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:54: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:51:54: Initial reset was performed
Wed Oct 12, 2016 22:51:54: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:51:54:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:51:54:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:51:54: Warning: CPU is running at low speed (8023 kHz).
Wed Oct 12, 2016 22:51:54: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:51:54: J-Link: Flash download: Total time needed: 0.224s (Prepare: 0.085s, Compare: 0.028s, Erase: 0.025s, Program: 0.061s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:51:54: 3428 bytes downloaded (9.35 Kbytes/sec)
Wed Oct 12, 2016 22:51:54: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:51:54: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:51:54: TPIU fitted.
Wed Oct 12, 2016 22:51:54: ETM fitted.
Wed Oct 12, 2016 22:51:54: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:51:54: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:51:54: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:53:00: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:53:00: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:53:00: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:53:00: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:53:00: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:53:00: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:53:00: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:53:00: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:53:00: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:53:01: TPIU fitted.
Wed Oct 12, 2016 22:53:01: ETM fitted.
Wed Oct 12, 2016 22:53:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:53:01: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:53:01: TPIU fitted.
Wed Oct 12, 2016 22:53:01: ETM fitted.
Wed Oct 12, 2016 22:53:01: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:53:01: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:53:01: Initial reset was performed
Wed Oct 12, 2016 22:53:01: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:53:01:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:53:01:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:53:01: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 22:53:02: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:53:02: J-Link: Flash download: Total time needed: 0.291s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.046s, Program: 0.101s, Verify: 0.025s, Restore: 0.007s)
Wed Oct 12, 2016 22:53:02: 3428 bytes downloaded (8.27 Kbytes/sec)
Wed Oct 12, 2016 22:53:02: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:53:02: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:53:02: TPIU fitted.
Wed Oct 12, 2016 22:53:02: ETM fitted.
Wed Oct 12, 2016 22:53:02: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:53:02: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:53:02: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:55:47: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:55:47: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:55:47: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:55:47: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:55:47: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:55:47: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:55:47: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:55:47: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:55:47: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:55:47: TPIU fitted.
Wed Oct 12, 2016 22:55:47: ETM fitted.
Wed Oct 12, 2016 22:55:47: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:55:47: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:55:47: TPIU fitted.
Wed Oct 12, 2016 22:55:47: ETM fitted.
Wed Oct 12, 2016 22:55:48: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:55:48: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:55:48: Initial reset was performed
Wed Oct 12, 2016 22:55:48: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:55:48:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:55:48:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:55:48: Warning: CPU is running at low speed (8028 kHz).
Wed Oct 12, 2016 22:55:48: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:55:48: J-Link: Flash download: Total time needed: 0.218s (Prepare: 0.084s, Compare: 0.028s, Erase: 0.024s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:55:48: 3428 bytes downloaded (10.24 Kbytes/sec)
Wed Oct 12, 2016 22:55:48: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:55:48: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:55:48: TPIU fitted.
Wed Oct 12, 2016 22:55:48: ETM fitted.
Wed Oct 12, 2016 22:55:48: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:55:48: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:55:48: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:57:26: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:57:26: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:57:26: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:57:26: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:57:26: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:57:26: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:57:26: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:57:26: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:57:26: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:26: TPIU fitted.
Wed Oct 12, 2016 22:57:26: ETM fitted.
Wed Oct 12, 2016 22:57:27: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:27: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:27: TPIU fitted.
Wed Oct 12, 2016 22:57:27: ETM fitted.
Wed Oct 12, 2016 22:57:27: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:27: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:57:27: Initial reset was performed
Wed Oct 12, 2016 22:57:27: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:57:27:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:57:27:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:57:27: Warning: CPU is running at low speed (8027 kHz).
Wed Oct 12, 2016 22:57:28: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:57:28: J-Link: Flash download: Total time needed: 0.296s (Prepare: 0.086s, Compare: 0.028s, Erase: 0.046s, Program: 0.101s, Verify: 0.025s, Restore: 0.008s)
Wed Oct 12, 2016 22:57:28: 3436 bytes downloaded (7.70 Kbytes/sec)
Wed Oct 12, 2016 22:57:28: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:57:28: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:28: TPIU fitted.
Wed Oct 12, 2016 22:57:28: ETM fitted.
Wed Oct 12, 2016 22:57:28: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:28: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:57:28: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:57:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:57:45: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:57:45: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:57:45: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:57:45: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:57:45: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:57:45: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:57:45: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:57:46: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:46: TPIU fitted.
Wed Oct 12, 2016 22:57:46: ETM fitted.
Wed Oct 12, 2016 22:57:46: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:46: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:46: TPIU fitted.
Wed Oct 12, 2016 22:57:46: ETM fitted.
Wed Oct 12, 2016 22:57:46: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:46: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:57:46: Initial reset was performed
Wed Oct 12, 2016 22:57:46: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:57:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:57:46:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:57:47: Warning: CPU is running at low speed (8028 kHz).
Wed Oct 12, 2016 22:57:47: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 22:57:47: J-Link: Flash download: Total time needed: 0.232s (Prepare: 0.097s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 22:57:47: 3436 bytes downloaded (8.97 Kbytes/sec)
Wed Oct 12, 2016 22:57:47: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:57:47: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:57:47: TPIU fitted.
Wed Oct 12, 2016 22:57:47: ETM fitted.
Wed Oct 12, 2016 22:57:47: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:57:47: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:57:47: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:58:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:58:18: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:58:18: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:58:18: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:58:18: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:58:18: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:58:18: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:58:18: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:58:18: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:18: TPIU fitted.
Wed Oct 12, 2016 22:58:18: ETM fitted.
Wed Oct 12, 2016 22:58:18: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:19: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:19: TPIU fitted.
Wed Oct 12, 2016 22:58:19: ETM fitted.
Wed Oct 12, 2016 22:58:19: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:19: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:58:19: Initial reset was performed
Wed Oct 12, 2016 22:58:19: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:58:19:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:58:19:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:58:19: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 22:58:19: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:58:20: J-Link: Flash download: Total time needed: 0.300s (Prepare: 0.089s, Compare: 0.028s, Erase: 0.046s, Program: 0.100s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:58:20: 3448 bytes downloaded (8.29 Kbytes/sec)
Wed Oct 12, 2016 22:58:20: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:58:20: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:20: TPIU fitted.
Wed Oct 12, 2016 22:58:20: ETM fitted.
Wed Oct 12, 2016 22:58:20: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:20: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:58:20: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 22:58:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 22:58:33: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 22:58:33: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 22:58:33: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 22:58:33: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 22:58:33: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 22:58:34: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:58:34: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 22:58:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:34: TPIU fitted.
Wed Oct 12, 2016 22:58:34: ETM fitted.
Wed Oct 12, 2016 22:58:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:34: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:34: TPIU fitted.
Wed Oct 12, 2016 22:58:34: ETM fitted.
Wed Oct 12, 2016 22:58:34: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:35: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:58:35: Initial reset was performed
Wed Oct 12, 2016 22:58:35: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 22:58:35:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 22:58:35:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 22:58:35: Warning: CPU is running at low speed (8023 kHz).
Wed Oct 12, 2016 22:58:35: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 22:58:35: J-Link: Flash download: Total time needed: 0.301s (Prepare: 0.085s, Compare: 0.028s, Erase: 0.046s, Program: 0.105s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 22:58:35: 3436 bytes downloaded (7.41 Kbytes/sec)
Wed Oct 12, 2016 22:58:35: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 22:58:35: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 22:58:35: TPIU fitted.
Wed Oct 12, 2016 22:58:35: ETM fitted.
Wed Oct 12, 2016 22:58:35: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 22:58:35: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 22:58:35: Target reset
Wed Oct 12, 2016 22:58:47: Breakpoint hit: Code @ main.c:67.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:01:36: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:01:36: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:01:36: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:01:36: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:01:36: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:01:36: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:01:36: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:01:36: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:01:36: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:01:36: TPIU fitted.
Wed Oct 12, 2016 23:01:36: ETM fitted.
Wed Oct 12, 2016 23:01:36: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:01:37: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:01:37: TPIU fitted.
Wed Oct 12, 2016 23:01:37: ETM fitted.
Wed Oct 12, 2016 23:01:37: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:01:37: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:01:37: Initial reset was performed
Wed Oct 12, 2016 23:01:37: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:01:37:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:01:37:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:01:37: Warning: CPU is running at low speed (8024 kHz).
Wed Oct 12, 2016 23:01:38: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 23:01:38: J-Link: Flash download: Total time needed: 0.314s (Prepare: 0.096s, Compare: 0.028s, Erase: 0.046s, Program: 0.108s, Verify: 0.026s, Restore: 0.008s)
Wed Oct 12, 2016 23:01:38: 3524 bytes downloaded (7.35 Kbytes/sec)
Wed Oct 12, 2016 23:01:38: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:01:38: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:01:38: TPIU fitted.
Wed Oct 12, 2016 23:01:38: ETM fitted.
Wed Oct 12, 2016 23:01:38: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:01:38: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:01:38: Target reset
Wed Oct 12, 2016 23:01:39: Breakpoint hit: Code @ main.c:67.5, type: default (auto) 
Wed Oct 12, 2016 23:01:56: Breakpoint hit: Code @ main.c:67.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:03:24: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:03:24: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:03:24: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:03:24: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:03:24: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:03:24: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:03:24: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:03:24: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:03:24: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:03:25: TPIU fitted.
Wed Oct 12, 2016 23:03:25: ETM fitted.
Wed Oct 12, 2016 23:03:25: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:03:25: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:03:25: TPIU fitted.
Wed Oct 12, 2016 23:03:25: ETM fitted.
Wed Oct 12, 2016 23:03:25: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:03:25: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:03:25: Initial reset was performed
Wed Oct 12, 2016 23:03:25: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:03:25:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:03:25:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:03:26: Warning: CPU is running at low speed (8024 kHz).
Wed Oct 12, 2016 23:03:26: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 23:03:26: J-Link: Flash download: Total time needed: 0.215s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.007s)
Wed Oct 12, 2016 23:03:26: 3524 bytes downloaded (9.61 Kbytes/sec)
Wed Oct 12, 2016 23:03:26: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:03:26: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:03:26: TPIU fitted.
Wed Oct 12, 2016 23:03:26: ETM fitted.
Wed Oct 12, 2016 23:03:26: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:03:26: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:03:26: Target reset
Wed Oct 12, 2016 23:03:27: Breakpoint hit: Code @ main.c:67.5, type: default (auto) 
Wed Oct 12, 2016 23:03:39: Breakpoint hit: Code @ main.c:67.5, type: default (auto) 
Wed Oct 12, 2016 23:03:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:03:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:01: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:01: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:02: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:02: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:04:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:05:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:05:46: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:05:46: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:05:46: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:05:46: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:05:46: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:05:46: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:05:46: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:05:46: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:05:46: TPIU fitted.
Wed Oct 12, 2016 23:05:47: ETM fitted.
Wed Oct 12, 2016 23:05:47: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:05:47: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:05:47: TPIU fitted.
Wed Oct 12, 2016 23:05:47: ETM fitted.
Wed Oct 12, 2016 23:05:47: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:05:47: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:05:47: Initial reset was performed
Wed Oct 12, 2016 23:05:47: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:05:47:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:05:47:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:05:47: Warning: CPU is running at low speed (8028 kHz).
Wed Oct 12, 2016 23:05:48: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 23:05:48: J-Link: Flash download: Total time needed: 0.305s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.046s, Program: 0.114s, Verify: 0.026s, Restore: 0.007s)
Wed Oct 12, 2016 23:05:48: 3528 bytes downloaded (7.88 Kbytes/sec)
Wed Oct 12, 2016 23:05:48: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:05:48: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:05:48: TPIU fitted.
Wed Oct 12, 2016 23:05:48: ETM fitted.
Wed Oct 12, 2016 23:05:48: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:05:48: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:05:48: Target reset
Wed Oct 12, 2016 23:05:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:06:55: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:57: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:58: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:58: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:58: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:58: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:58: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:06:59: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:07:00: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:07:00: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:07:02: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:02: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:03: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:04: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:05: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:06: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:07: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:08: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:09: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:10: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:11: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:12: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:12: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:12: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:12: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:12: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:13: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:14: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:15: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:16: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:17: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:18: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:19: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:19: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:19: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:19: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:19: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:20: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:20: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:20: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:20: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:20: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:21: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:21: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:21: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:21: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:21: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:22: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:22: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:22: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:22: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:22: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:23: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:23: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:23: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:23: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:24: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:25: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:26: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:27: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:28: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:29: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:30: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:31: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:32: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:07:39: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:07:39: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:07:39: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:07:39: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:07:39: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:07:39: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:07:39: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:07:39: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:07:39: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:07:39: TPIU fitted.
Wed Oct 12, 2016 23:07:39: ETM fitted.
Wed Oct 12, 2016 23:07:39: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:07:39: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:07:39: TPIU fitted.
Wed Oct 12, 2016 23:07:39: ETM fitted.
Wed Oct 12, 2016 23:07:39: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:07:40: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:07:40: Initial reset was performed
Wed Oct 12, 2016 23:07:40: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:07:40:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:07:40:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:07:40: Warning: CPU is running at low speed (8020 kHz).
Wed Oct 12, 2016 23:07:40: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 23:07:40: J-Link: Flash download: Total time needed: 0.222s (Prepare: 0.087s, Compare: 0.028s, Erase: 0.025s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 23:07:40: 3528 bytes downloaded (9.21 Kbytes/sec)
Wed Oct 12, 2016 23:07:40: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:07:40: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:07:40: TPIU fitted.
Wed Oct 12, 2016 23:07:40: ETM fitted.
Wed Oct 12, 2016 23:07:40: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:07:40: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:07:40: Target reset
Wed Oct 12, 2016 23:07:42: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:43: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:44: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:44: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:44: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:44: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:44: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:45: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:45: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:45: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:45: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:45: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:46: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:46: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:46: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:46: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:46: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:47: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:48: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:49: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:50: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:51: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:52: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:53: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:54: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:55: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:56: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:57: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:58: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:07:59: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:00: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 
Wed Oct 12, 2016 23:08:01: Breakpoint hit: Code @ main.c:65.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:09:28: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:09:28: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:09:28: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:09:28: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:09:28: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:09:28: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:09:28: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:09:29: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:09:29: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:09:29: TPIU fitted.
Wed Oct 12, 2016 23:09:29: ETM fitted.
Wed Oct 12, 2016 23:09:29: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:09:29: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:09:29: TPIU fitted.
Wed Oct 12, 2016 23:09:29: ETM fitted.
Wed Oct 12, 2016 23:09:29: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:09:29: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:09:29: Initial reset was performed
Wed Oct 12, 2016 23:09:29: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:09:29:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:09:29:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:09:30: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 23:09:30: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 23:09:30: J-Link: Flash download: Total time needed: 0.302s (Prepare: 0.084s, Compare: 0.028s, Erase: 0.046s, Program: 0.109s, Verify: 0.025s, Restore: 0.007s)
Wed Oct 12, 2016 23:09:30: 3528 bytes downloaded (7.13 Kbytes/sec)
Wed Oct 12, 2016 23:09:30: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:09:30: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:09:30: TPIU fitted.
Wed Oct 12, 2016 23:09:30: ETM fitted.
Wed Oct 12, 2016 23:09:30: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:09:30: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:09:30: Target reset
Wed Oct 12, 2016 23:09:32: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:33: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:33: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:34: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:34: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:34: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:34: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:35: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:35: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:35: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:35: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:35: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:36: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:36: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:36: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:36: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:36: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:37: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:37: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:37: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:37: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:37: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:38: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:39: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:39: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:39: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:39: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:40: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:40: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:40: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:40: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:40: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:41: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:42: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:42: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:42: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 
Wed Oct 12, 2016 23:09:42: Breakpoint hit: Code @ main.c:66.5, type: default (auto) 


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:10:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:10:05: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:10:05: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:10:05: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:10:05: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:10:05: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:10:05: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:10:05: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:10:05: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:10:06: TPIU fitted.
Wed Oct 12, 2016 23:10:06: ETM fitted.
Wed Oct 12, 2016 23:10:06: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:10:06: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:10:06: TPIU fitted.
Wed Oct 12, 2016 23:10:06: ETM fitted.
Wed Oct 12, 2016 23:10:06: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:10:06: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:10:06: Initial reset was performed
Wed Oct 12, 2016 23:10:06: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:10:06:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:10:06:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:10:06: Warning: CPU is running at low speed (8024 kHz).
Wed Oct 12, 2016 23:10:07: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 23:10:07: J-Link: Flash download: Total time needed: 0.222s (Prepare: 0.087s, Compare: 0.029s, Erase: 0.025s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 23:10:07: 3528 bytes downloaded (9.62 Kbytes/sec)
Wed Oct 12, 2016 23:10:07: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:10:07: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:10:07: TPIU fitted.
Wed Oct 12, 2016 23:10:07: ETM fitted.
Wed Oct 12, 2016 23:10:07: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:10:07: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:10:07: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:11:57: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:11:57: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:11:57: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:11:57: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:11:57: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:11:57: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:11:57: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:11:57: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:11:57: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:11:57: TPIU fitted.
Wed Oct 12, 2016 23:11:57: ETM fitted.
Wed Oct 12, 2016 23:11:57: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:11:57: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:11:57: TPIU fitted.
Wed Oct 12, 2016 23:11:57: ETM fitted.
Wed Oct 12, 2016 23:11:57: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:11:58: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:11:58: Initial reset was performed
Wed Oct 12, 2016 23:11:58: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:11:58:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:11:58:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:11:58: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 23:11:58: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 23:11:58: J-Link: Flash download: Total time needed: 0.228s (Prepare: 0.094s, Compare: 0.028s, Erase: 0.026s, Program: 0.056s, Verify: 0.014s, Restore: 0.008s)
Wed Oct 12, 2016 23:11:58: 3528 bytes downloaded (9.21 Kbytes/sec)
Wed Oct 12, 2016 23:11:58: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:11:58: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:11:58: TPIU fitted.
Wed Oct 12, 2016 23:11:58: ETM fitted.
Wed Oct 12, 2016 23:11:58: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:11:58: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:11:58: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:13:32: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:13:32: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:13:32: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:13:32: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:13:32: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:13:32: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:13:32: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:13:32: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:13:32: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:13:32: TPIU fitted.
Wed Oct 12, 2016 23:13:32: ETM fitted.
Wed Oct 12, 2016 23:13:32: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:13:32: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:13:32: TPIU fitted.
Wed Oct 12, 2016 23:13:32: ETM fitted.
Wed Oct 12, 2016 23:13:32: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:13:33: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:13:33: Initial reset was performed
Wed Oct 12, 2016 23:13:33: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:13:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:13:33:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:13:33: Warning: CPU is running at low speed (8026 kHz).
Wed Oct 12, 2016 23:13:33: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Oct 12, 2016 23:13:33: J-Link: Flash download: Total time needed: 0.304s (Prepare: 0.086s, Compare: 0.028s, Erase: 0.046s, Program: 0.109s, Verify: 0.026s, Restore: 0.007s)
Wed Oct 12, 2016 23:13:33: 3520 bytes downloaded (7.61 Kbytes/sec)
Wed Oct 12, 2016 23:13:33: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:13:33: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:13:33: TPIU fitted.
Wed Oct 12, 2016 23:13:33: ETM fitted.
Wed Oct 12, 2016 23:13:33: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:13:33: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:13:33: Target reset


 << Logging to file resumes >> 

Wed Oct 12, 2016 23:21:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Oct 12, 2016 23:21:05: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Oct 12, 2016 23:21:05: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Oct 12, 2016 23:21:05: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Oct 12, 2016 23:21:05: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Oct 12, 2016 23:21:05: JTAG speed is initially set to: 32 kHz
Wed Oct 12, 2016 23:21:05: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:21:05: TotalIRLen = 9, IRPrint = 0x0011
Wed Oct 12, 2016 23:21:05: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:21:05: TPIU fitted.
Wed Oct 12, 2016 23:21:05: ETM fitted.
Wed Oct 12, 2016 23:21:05: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:21:06: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:21:06: TPIU fitted.
Wed Oct 12, 2016 23:21:06: ETM fitted.
Wed Oct 12, 2016 23:21:06: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:21:06: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:21:06: Initial reset was performed
Wed Oct 12, 2016 23:21:06: Found 2 JTAG devices, Total IRLen = 9:

Wed Oct 12, 2016 23:21:06:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Oct 12, 2016 23:21:06:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Oct 12, 2016 23:21:06: Warning: CPU is running at low speed (8025 kHz).
Wed Oct 12, 2016 23:21:07: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Oct 12, 2016 23:21:07: J-Link: Flash download: Total time needed: 0.230s (Prepare: 0.096s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.007s)
Wed Oct 12, 2016 23:21:07: 3520 bytes downloaded (8.81 Kbytes/sec)
Wed Oct 12, 2016 23:21:07: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Oct 12, 2016 23:21:07: Found Cortex-M3 r1p1, Little endian.
Wed Oct 12, 2016 23:21:07: TPIU fitted.
Wed Oct 12, 2016 23:21:07: ETM fitted.
Wed Oct 12, 2016 23:21:07: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Oct 12, 2016 23:21:07: Hardware reset with strategy 0 was performed
Wed Oct 12, 2016 23:21:07: Target reset


 << Logging to file resumes >> 

Sun Oct 30, 2016 04:01:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Oct 30, 2016 04:01:01: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sun Oct 30, 2016 04:01:01: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Sun Oct 30, 2016 04:01:01: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Sun Oct 30, 2016 04:01:01: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Sun Oct 30, 2016 04:01:01: JTAG speed is initially set to: 32 kHz
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: Hardware reset with strategy 0 was performed
Sun Oct 30, 2016 04:01:01: Initial reset was performed
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:01: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:02: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:02: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:03: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:03: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:04: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:05: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Sun Oct 30, 2016 04:01:05: TotalIRLen = ?, IRPrint = 0x..000000000000000000000000
Sun Oct 30, 2016 04:01:10: Fatal error:    Session aborted!


 << Logging to file resumes >> 

Sat Nov 19, 2016 12:13:44: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sat Nov 19, 2016 12:13:44: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Sat Nov 19, 2016 12:13:44: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Sat Nov 19, 2016 12:13:44: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Sat Nov 19, 2016 12:13:44: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Sat Nov 19, 2016 12:13:44: JTAG speed is initially set to: 32 kHz
Sat Nov 19, 2016 12:13:44: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 19, 2016 12:13:44: TotalIRLen = 9, IRPrint = 0x0011
Sat Nov 19, 2016 12:13:44: Found Cortex-M3 r1p1, Little endian.
Sat Nov 19, 2016 12:13:44: TPIU fitted.
Sat Nov 19, 2016 12:13:44: ETM fitted.
Sat Nov 19, 2016 12:13:44: FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 19, 2016 12:13:45: Found Cortex-M3 r1p1, Little endian.
Sat Nov 19, 2016 12:13:45: TPIU fitted.
Sat Nov 19, 2016 12:13:45: ETM fitted.
Sat Nov 19, 2016 12:13:45: FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 19, 2016 12:13:45: Hardware reset with strategy 0 was performed
Sat Nov 19, 2016 12:13:45: Initial reset was performed
Sat Nov 19, 2016 12:13:45: Found 2 JTAG devices, Total IRLen = 9:

Sat Nov 19, 2016 12:13:45:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Sat Nov 19, 2016 12:13:45:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Sat Nov 19, 2016 12:13:45: Warning: CPU is running at low speed (8022 kHz).
Sat Nov 19, 2016 12:13:46: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Sat Nov 19, 2016 12:13:46: J-Link: Flash download: Total time needed: 0.309s (Prepare: 0.092s, Compare: 0.028s, Erase: 0.047s, Program: 0.108s, Verify: 0.025s, Restore: 0.007s)
Sat Nov 19, 2016 12:13:46: 3520 bytes downloaded (7.87 Kbytes/sec)
Sat Nov 19, 2016 12:13:46: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Sat Nov 19, 2016 12:13:46: Found Cortex-M3 r1p1, Little endian.
Sat Nov 19, 2016 12:13:46: TPIU fitted.
Sat Nov 19, 2016 12:13:46: ETM fitted.
Sat Nov 19, 2016 12:13:46: FPUnit: 6 code (BP) slots and 2 literal slots
Sat Nov 19, 2016 12:13:46: Hardware reset with strategy 0 was performed
Sat Nov 19, 2016 12:13:46: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:20:32: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:20:32: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:20:32: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:20:32: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:20:32: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:20:32: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:20:32: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:20:32: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:20:32: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:20:32: TPIU fitted.
Wed Mar 08, 2017 21:20:32: ETM fitted.
Wed Mar 08, 2017 21:20:32: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:20:32: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:20:32: TPIU fitted.
Wed Mar 08, 2017 21:20:32: ETM fitted.
Wed Mar 08, 2017 21:20:32: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:20:33: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:20:33: Initial reset was performed
Wed Mar 08, 2017 21:20:33: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:20:33:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:20:33:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:20:33: Warning: CPU is running at low speed (8028 kHz).
Wed Mar 08, 2017 21:20:33: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Mar 08, 2017 21:20:33: J-Link: Flash download: Total time needed: 0.294s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.046s, Program: 0.104s, Verify: 0.025s, Restore: 0.007s)
Wed Mar 08, 2017 21:20:33: 3360 bytes downloaded (7.26 Kbytes/sec)
Wed Mar 08, 2017 21:20:33: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:20:33: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:20:33: TPIU fitted.
Wed Mar 08, 2017 21:20:33: ETM fitted.
Wed Mar 08, 2017 21:20:33: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:20:33: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:20:33: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:22:07: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:22:07: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:22:07: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:22:07: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:22:07: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:22:07: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:22:07: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:22:07: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:22:07: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:22:07: TPIU fitted.
Wed Mar 08, 2017 21:22:07: ETM fitted.
Wed Mar 08, 2017 21:22:07: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:22:07: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:22:07: TPIU fitted.
Wed Mar 08, 2017 21:22:07: ETM fitted.
Wed Mar 08, 2017 21:22:08: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:22:08: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:22:08: Initial reset was performed
Wed Mar 08, 2017 21:22:08: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:22:08:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:22:08:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:22:08: Warning: CPU is running at low speed (8026 kHz).
Wed Mar 08, 2017 21:22:08: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Mar 08, 2017 21:22:08: J-Link: Flash download: Total time needed: 0.302s (Prepare: 0.089s, Compare: 0.028s, Erase: 0.046s, Program: 0.104s, Verify: 0.026s, Restore: 0.007s)
Wed Mar 08, 2017 21:22:08: 3340 bytes downloaded (6.97 Kbytes/sec)
Wed Mar 08, 2017 21:22:08: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:22:08: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:22:08: TPIU fitted.
Wed Mar 08, 2017 21:22:08: ETM fitted.
Wed Mar 08, 2017 21:22:08: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:22:09: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:22:09: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:25:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:25:31: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:25:31: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:25:31: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:25:31: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:25:31: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:25:31: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:25:31: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:25:31: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:25:31: TPIU fitted.
Wed Mar 08, 2017 21:25:31: ETM fitted.
Wed Mar 08, 2017 21:25:31: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:25:31: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:25:31: TPIU fitted.
Wed Mar 08, 2017 21:25:31: ETM fitted.
Wed Mar 08, 2017 21:25:31: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:25:32: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:25:32: Initial reset was performed
Wed Mar 08, 2017 21:25:32: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:25:32:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:25:32:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:25:32: Warning: CPU is running at low speed (8023 kHz).
Wed Mar 08, 2017 21:25:32: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Mar 08, 2017 21:25:32: J-Link: Flash download: Total time needed: 0.225s (Prepare: 0.092s, Compare: 0.028s, Erase: 0.024s, Program: 0.058s, Verify: 0.014s, Restore: 0.008s)
Wed Mar 08, 2017 21:25:32: 3340 bytes downloaded (8.72 Kbytes/sec)
Wed Mar 08, 2017 21:25:32: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:25:32: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:25:32: TPIU fitted.
Wed Mar 08, 2017 21:25:32: ETM fitted.
Wed Mar 08, 2017 21:25:32: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:25:32: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:25:32: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:26:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:26:17: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:26:17: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:26:17: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:26:17: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:26:17: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:26:17: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:17: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:18: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:18: TPIU fitted.
Wed Mar 08, 2017 21:26:18: ETM fitted.
Wed Mar 08, 2017 21:26:18: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:18: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:18: TPIU fitted.
Wed Mar 08, 2017 21:26:18: ETM fitted.
Wed Mar 08, 2017 21:26:18: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:18: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:18: Initial reset was performed
Wed Mar 08, 2017 21:26:18: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:26:18:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:26:18:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:26:19: Warning: CPU is running at low speed (8020 kHz).
Wed Mar 08, 2017 21:26:19: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Mar 08, 2017 21:26:19: J-Link: Flash download: Total time needed: 0.215s (Prepare: 0.081s, Compare: 0.028s, Erase: 0.024s, Program: 0.059s, Verify: 0.014s, Restore: 0.007s)
Wed Mar 08, 2017 21:26:19: 3340 bytes downloaded (9.94 Kbytes/sec)
Wed Mar 08, 2017 21:26:19: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:26:19: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:19: TPIU fitted.
Wed Mar 08, 2017 21:26:19: ETM fitted.
Wed Mar 08, 2017 21:26:19: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:19: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:19: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:26:35: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:26:35: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:26:35: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:26:35: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:26:35: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:26:35: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:26:35: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:36: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:36: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:36: TPIU fitted.
Wed Mar 08, 2017 21:26:36: ETM fitted.
Wed Mar 08, 2017 21:26:36: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:36: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:36: TPIU fitted.
Wed Mar 08, 2017 21:26:36: ETM fitted.
Wed Mar 08, 2017 21:26:36: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:36: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:36: Initial reset was performed
Wed Mar 08, 2017 21:26:36: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:26:36:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:26:36:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:26:37: Warning: CPU is running at low speed (8025 kHz).
Wed Mar 08, 2017 21:26:37: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Wed Mar 08, 2017 21:26:37: J-Link: Flash download: Total time needed: 0.300s (Prepare: 0.089s, Compare: 0.028s, Erase: 0.046s, Program: 0.101s, Verify: 0.026s, Restore: 0.007s)
Wed Mar 08, 2017 21:26:37: 3336 bytes downloaded (7.21 Kbytes/sec)
Wed Mar 08, 2017 21:26:37: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:26:37: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:37: TPIU fitted.
Wed Mar 08, 2017 21:26:37: ETM fitted.
Wed Mar 08, 2017 21:26:37: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:37: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:37: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:26:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:26:50: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:26:50: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:26:50: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:26:50: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:26:50: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:26:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:50: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:26:51: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:51: TPIU fitted.
Wed Mar 08, 2017 21:26:51: ETM fitted.
Wed Mar 08, 2017 21:26:51: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:51: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:51: TPIU fitted.
Wed Mar 08, 2017 21:26:51: ETM fitted.
Wed Mar 08, 2017 21:26:51: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:51: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:51: Initial reset was performed
Wed Mar 08, 2017 21:26:51: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:26:51:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:26:51:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:26:52: Warning: CPU is running at low speed (8017 kHz).
Wed Mar 08, 2017 21:26:52: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Mar 08, 2017 21:26:52: J-Link: Flash download: Total time needed: 0.228s (Prepare: 0.093s, Compare: 0.028s, Erase: 0.024s, Program: 0.058s, Verify: 0.014s, Restore: 0.007s)
Wed Mar 08, 2017 21:26:52: 3336 bytes downloaded (8.35 Kbytes/sec)
Wed Mar 08, 2017 21:26:52: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:26:52: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:26:52: TPIU fitted.
Wed Mar 08, 2017 21:26:52: ETM fitted.
Wed Mar 08, 2017 21:26:52: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:26:52: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:26:52: Target reset


 << Logging to file resumes >> 

Wed Mar 08, 2017 21:27:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Wed Mar 08, 2017 21:27:21: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Wed Mar 08, 2017 21:27:21: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Wed Mar 08, 2017 21:27:21: DLL version: V4.62!, compiled Jan 25 2013 15:19:47

Wed Mar 08, 2017 21:27:21: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Wed Mar 08, 2017 21:27:21: JTAG speed is initially set to: 32 kHz
Wed Mar 08, 2017 21:27:21: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:27:21: TotalIRLen = 9, IRPrint = 0x0011
Wed Mar 08, 2017 21:27:21: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:27:21: TPIU fitted.
Wed Mar 08, 2017 21:27:21: ETM fitted.
Wed Mar 08, 2017 21:27:21: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:27:21: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:27:21: TPIU fitted.
Wed Mar 08, 2017 21:27:21: ETM fitted.
Wed Mar 08, 2017 21:27:21: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:27:22: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:27:22: Initial reset was performed
Wed Mar 08, 2017 21:27:22: Found 2 JTAG devices, Total IRLen = 9:

Wed Mar 08, 2017 21:27:22:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Wed Mar 08, 2017 21:27:22:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Wed Mar 08, 2017 21:27:22: Warning: CPU is running at low speed (8023 kHz).
Wed Mar 08, 2017 21:27:22: J-Link: Flash download: Flash programming performed for 1 range (2048 bytes)
Wed Mar 08, 2017 21:27:22: J-Link: Flash download: Total time needed: 0.217s (Prepare: 0.083s, Compare: 0.028s, Erase: 0.025s, Program: 0.058s, Verify: 0.014s, Restore: 0.007s)
Wed Mar 08, 2017 21:27:22: 3336 bytes downloaded (9.96 Kbytes/sec)
Wed Mar 08, 2017 21:27:22: Loaded debugee: C:\ColinZhao_Designed_Files\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Wed Mar 08, 2017 21:27:22: Found Cortex-M3 r1p1, Little endian.
Wed Mar 08, 2017 21:27:22: TPIU fitted.
Wed Mar 08, 2017 21:27:22: ETM fitted.
Wed Mar 08, 2017 21:27:22: FPUnit: 6 code (BP) slots and 2 literal slots
Wed Mar 08, 2017 21:27:22: Hardware reset with strategy 0 was performed
Wed Mar 08, 2017 21:27:22: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:23:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:23:53: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:23:53: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:23:53: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:23:53: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:23:53: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:23:53: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:23:53: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:23:53: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:23:53: TPIU fitted.
Thu Jun 01, 2017 22:23:53: ETM fitted.
Thu Jun 01, 2017 22:23:53: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:23:53: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:23:53: TPIU fitted.
Thu Jun 01, 2017 22:23:53: ETM fitted.
Thu Jun 01, 2017 22:23:54: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:23:54: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:23:54: Initial reset was performed
Thu Jun 01, 2017 22:23:54: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:23:54:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:23:54:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:23:54: Warning: CPU is running at low speed (8046 kHz).
Thu Jun 01, 2017 22:23:54: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:23:54: J-Link: Flash download: Total time needed: 0.305s (Prepare: 0.095s, Compare: 0.028s, Erase: 0.046s, Program: 0.100s, Verify: 0.026s, Restore: 0.007s)
Thu Jun 01, 2017 22:23:54: 3336 bytes downloaded (6.96 Kbytes/sec)
Thu Jun 01, 2017 22:23:54: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:23:54: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:23:54: TPIU fitted.
Thu Jun 01, 2017 22:23:55: ETM fitted.
Thu Jun 01, 2017 22:23:55: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:23:55: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:23:55: Target reset
Thu Jun 01, 2017 22:24:35: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:38: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:39: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:39: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:40: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:41: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:42: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:43: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:44: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:44: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:44: STM32F1xxx: Can not attach to CPU. Trying connect under reset.
Thu Jun 01, 2017 22:24:46: Fatal error:    Session aborted!


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:25:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:25:05: Fatal error: Can not connect to J-Link via USB.   Session aborted!


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:25:13: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:25:13: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:25:13: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:25:13: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:25:13: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:25:13: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:25:13: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:25:13: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:25:13: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:25:13: TPIU fitted.
Thu Jun 01, 2017 22:25:13: ETM fitted.
Thu Jun 01, 2017 22:25:13: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:25:13: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:25:13: TPIU fitted.
Thu Jun 01, 2017 22:25:13: ETM fitted.
Thu Jun 01, 2017 22:25:13: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:25:14: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:25:14: Initial reset was performed
Thu Jun 01, 2017 22:25:14: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:25:14:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:25:14:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:25:14: Warning: CPU is running at low speed (8044 kHz).
Thu Jun 01, 2017 22:25:14: J-Link: Flash download: Flash programming performed for 0 ranges (0 bytes)
Thu Jun 01, 2017 22:25:14: J-Link: Flash download: Total time needed: 0.143s (Prepare: 0.105s, Compare: 0.028s, Erase: 0.000s, Program: 0.000s, Verify: 0.000s, Restore: 0.008s)
Thu Jun 01, 2017 22:25:14: 3336 bytes downloaded (10.44 Kbytes/sec)
Thu Jun 01, 2017 22:25:14: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:25:14: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:25:14: TPIU fitted.
Thu Jun 01, 2017 22:25:14: ETM fitted.
Thu Jun 01, 2017 22:25:14: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:25:14: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:25:14: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:26:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:26:54: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:26:54: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:26:54: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:26:54: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:26:54: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:26:54: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:26:54: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:26:54: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:26:55: TPIU fitted.
Thu Jun 01, 2017 22:26:55: ETM fitted.
Thu Jun 01, 2017 22:26:55: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:26:55: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:26:55: TPIU fitted.
Thu Jun 01, 2017 22:26:55: ETM fitted.
Thu Jun 01, 2017 22:26:55: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:26:55: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:26:55: Initial reset was performed
Thu Jun 01, 2017 22:26:55: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:26:55:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:26:55:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:26:56: Warning: CPU is running at low speed (8047 kHz).
Thu Jun 01, 2017 22:26:56: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:26:56: J-Link: Flash download: Total time needed: 0.321s (Prepare: 0.103s, Compare: 0.028s, Erase: 0.046s, Program: 0.109s, Verify: 0.026s, Restore: 0.008s)
Thu Jun 01, 2017 22:26:56: 3600 bytes downloaded (7.78 Kbytes/sec)
Thu Jun 01, 2017 22:26:56: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:26:56: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:26:56: TPIU fitted.
Thu Jun 01, 2017 22:26:56: ETM fitted.
Thu Jun 01, 2017 22:26:56: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:26:56: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:26:56: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:28:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:28:02: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:28:02: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:28:02: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:28:02: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:28:02: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:28:02: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:02: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:03: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:03: TPIU fitted.
Thu Jun 01, 2017 22:28:03: ETM fitted.
Thu Jun 01, 2017 22:28:03: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:03: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:03: TPIU fitted.
Thu Jun 01, 2017 22:28:03: ETM fitted.
Thu Jun 01, 2017 22:28:03: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:03: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:03: Initial reset was performed
Thu Jun 01, 2017 22:28:03: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:28:03:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:28:03:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:28:04: 3600 bytes with download suppressed
Thu Jun 01, 2017 22:28:04: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:28:04: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:04: TPIU fitted.
Thu Jun 01, 2017 22:28:04: ETM fitted.
Thu Jun 01, 2017 22:28:04: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:04: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:04: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:28:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:28:05: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:28:05: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:28:05: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:28:05: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:28:05: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:28:05: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:05: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:05: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:05: TPIU fitted.
Thu Jun 01, 2017 22:28:05: ETM fitted.
Thu Jun 01, 2017 22:28:05: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:06: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:06: TPIU fitted.
Thu Jun 01, 2017 22:28:06: ETM fitted.
Thu Jun 01, 2017 22:28:06: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:06: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:06: Initial reset was performed
Thu Jun 01, 2017 22:28:06: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:28:06:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:28:06:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:28:06: Warning: CPU is running at low speed (8044 kHz).
Thu Jun 01, 2017 22:28:07: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:28:07: J-Link: Flash download: Total time needed: 0.303s (Prepare: 0.084s, Compare: 0.027s, Erase: 0.047s, Program: 0.109s, Verify: 0.026s, Restore: 0.008s)
Thu Jun 01, 2017 22:28:07: 3624 bytes downloaded (7.83 Kbytes/sec)
Thu Jun 01, 2017 22:28:07: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:28:07: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:07: TPIU fitted.
Thu Jun 01, 2017 22:28:07: ETM fitted.
Thu Jun 01, 2017 22:28:07: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:07: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:07: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:28:41: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:28:41: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:28:41: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:28:41: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:28:41: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:28:41: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:28:41: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:42: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:28:42: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:42: TPIU fitted.
Thu Jun 01, 2017 22:28:42: ETM fitted.
Thu Jun 01, 2017 22:28:42: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:42: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:42: TPIU fitted.
Thu Jun 01, 2017 22:28:42: ETM fitted.
Thu Jun 01, 2017 22:28:42: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:42: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:42: Initial reset was performed
Thu Jun 01, 2017 22:28:42: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:28:42:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:28:42:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:28:43: Warning: CPU is running at low speed (8043 kHz).
Thu Jun 01, 2017 22:28:43: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:28:43: J-Link: Flash download: Total time needed: 0.304s (Prepare: 0.085s, Compare: 0.028s, Erase: 0.046s, Program: 0.110s, Verify: 0.025s, Restore: 0.007s)
Thu Jun 01, 2017 22:28:43: 3564 bytes downloaded (7.70 Kbytes/sec)
Thu Jun 01, 2017 22:28:43: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:28:43: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:28:43: TPIU fitted.
Thu Jun 01, 2017 22:28:43: ETM fitted.
Thu Jun 01, 2017 22:28:43: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:28:43: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:28:43: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:29:20: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:29:20: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:29:20: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:29:20: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:29:20: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:29:20: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:29:20: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:20: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:20: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:20: TPIU fitted.
Thu Jun 01, 2017 22:29:20: ETM fitted.
Thu Jun 01, 2017 22:29:20: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:20: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:20: TPIU fitted.
Thu Jun 01, 2017 22:29:20: ETM fitted.
Thu Jun 01, 2017 22:29:20: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:21: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:21: Initial reset was performed
Thu Jun 01, 2017 22:29:21: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:29:21:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:29:21:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:29:21: Warning: CPU is running at low speed (8043 kHz).
Thu Jun 01, 2017 22:29:21: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:29:21: J-Link: Flash download: Total time needed: 0.314s (Prepare: 0.095s, Compare: 0.028s, Erase: 0.046s, Program: 0.109s, Verify: 0.026s, Restore: 0.008s)
Thu Jun 01, 2017 22:29:21: 3544 bytes downloaded (7.66 Kbytes/sec)
Thu Jun 01, 2017 22:29:21: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:29:21: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:21: TPIU fitted.
Thu Jun 01, 2017 22:29:21: ETM fitted.
Thu Jun 01, 2017 22:29:21: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:21: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:21: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:29:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:29:31: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:29:31: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:29:31: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:29:31: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:29:31: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:29:31: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:31: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:32: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:32: TPIU fitted.
Thu Jun 01, 2017 22:29:32: ETM fitted.
Thu Jun 01, 2017 22:29:32: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:32: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:32: TPIU fitted.
Thu Jun 01, 2017 22:29:32: ETM fitted.
Thu Jun 01, 2017 22:29:32: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:32: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:32: Initial reset was performed
Thu Jun 01, 2017 22:29:32: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:29:32:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:29:32:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:29:33: Warning: CPU is running at low speed (8043 kHz).
Thu Jun 01, 2017 22:29:33: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:29:33: J-Link: Flash download: Total time needed: 0.306s (Prepare: 0.088s, Compare: 0.028s, Erase: 0.046s, Program: 0.109s, Verify: 0.026s, Restore: 0.007s)
Thu Jun 01, 2017 22:29:33: 3604 bytes downloaded (7.77 Kbytes/sec)
Thu Jun 01, 2017 22:29:33: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:29:33: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:33: TPIU fitted.
Thu Jun 01, 2017 22:29:33: ETM fitted.
Thu Jun 01, 2017 22:29:33: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:33: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:33: Target reset


 << Logging to file resumes >> 

Thu Jun 01, 2017 22:29:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Thu Jun 01, 2017 22:29:45: JLINK command: ProjectFile = C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\settings\STM32LED_Debug.jlink, return = 0

Thu Jun 01, 2017 22:29:45: Device "STM32F103RC" selected (256 KB flash, 48 KB RAM).
Thu Jun 01, 2017 22:29:45: DLL version: V4.62, compiled Jan 25 2013 15:19:47

Thu Jun 01, 2017 22:29:45: Firmware: J-Link ARM V8 compiled Nov 28 2014 13:44:46

Thu Jun 01, 2017 22:29:45: JTAG speed is initially set to: 32 kHz
Thu Jun 01, 2017 22:29:45: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:45: TotalIRLen = 9, IRPrint = 0x0011
Thu Jun 01, 2017 22:29:45: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:45: TPIU fitted.
Thu Jun 01, 2017 22:29:45: ETM fitted.
Thu Jun 01, 2017 22:29:45: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:45: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:45: TPIU fitted.
Thu Jun 01, 2017 22:29:45: ETM fitted.
Thu Jun 01, 2017 22:29:45: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:46: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:46: Initial reset was performed
Thu Jun 01, 2017 22:29:46: Found 2 JTAG devices, Total IRLen = 9:

Thu Jun 01, 2017 22:29:46:  #0 Id: 0x3BA00477, IRLen:  4, IRPrint: 0x1 CoreSight JTAG-DP

Thu Jun 01, 2017 22:29:46:  #1 Id: 0x06414041, IRLen:  5, IRPrint: 0x1 STM32 Boundary Scan

Thu Jun 01, 2017 22:29:46: Warning: CPU is running at low speed (8048 kHz).
Thu Jun 01, 2017 22:29:46: J-Link: Flash download: Flash programming performed for 1 range (4096 bytes)
Thu Jun 01, 2017 22:29:46: J-Link: Flash download: Total time needed: 0.301s (Prepare: 0.082s, Compare: 0.028s, Erase: 0.046s, Program: 0.111s, Verify: 0.025s, Restore: 0.007s)
Thu Jun 01, 2017 22:29:46: 3544 bytes downloaded (8.55 Kbytes/sec)
Thu Jun 01, 2017 22:29:46: Loaded debugee: C:\ColinZhao_Designed_Files\ColinZhao_Test_Code\STM32_AD_DA_TEST\EVARM\Debug\Exe\STM32LED.out
Thu Jun 01, 2017 22:29:46: Found Cortex-M3 r1p1, Little endian.
Thu Jun 01, 2017 22:29:46: TPIU fitted.
Thu Jun 01, 2017 22:29:46: ETM fitted.
Thu Jun 01, 2017 22:29:46: FPUnit: 6 code (BP) slots and 2 literal slots
Thu Jun 01, 2017 22:29:46: Hardware reset with strategy 0 was performed
Thu Jun 01, 2017 22:29:46: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:48:47: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:48:50: Fatal error: Can not connect to J-Link via USB.   Session aborted!


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:50:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:50:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:50:04: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 03:50:04: Selecting SWD as current target interface.

Fri Apr 06, 2018 03:50:04: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:50:04: Initial reset was performed
Fri Apr 06, 2018 03:50:04: 736 bytes downloaded and verified (5.80 Kbytes/sec)
Fri Apr 06, 2018 03:50:04: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 03:50:04: Target reset
Fri Apr 06, 2018 03:50:05: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:50:05: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 03:50:05: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:50:05: 2340 bytes downloaded into FLASH and verified (2.36 Kbytes/sec)
Fri Apr 06, 2018 03:50:05: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 03:50:05: Software reset was performed
Fri Apr 06, 2018 03:50:05: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:53:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:53:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:53:33: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 03:53:33: Selecting SWD as current target interface.

Fri Apr 06, 2018 03:53:33: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:53:33: Initial reset was performed
Fri Apr 06, 2018 03:53:33: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Apr 06, 2018 03:53:33: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 03:53:33: Target reset
Fri Apr 06, 2018 03:53:33: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:53:33: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 03:53:33: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:53:34: 2348 bytes downloaded into FLASH and verified (2.33 Kbytes/sec)
Fri Apr 06, 2018 03:53:34: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 03:53:34: Software reset was performed
Fri Apr 06, 2018 03:53:34: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:58:27: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:58:27: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:58:29: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 03:58:29: Selecting SWD as current target interface.

Fri Apr 06, 2018 03:58:29: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:58:29: Initial reset was performed
Fri Apr 06, 2018 03:58:29: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Apr 06, 2018 03:58:29: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 03:58:29: Target reset
Fri Apr 06, 2018 03:58:29: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:58:29: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 03:58:29: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:58:30: 2324 bytes downloaded into FLASH and verified (2.35 Kbytes/sec)
Fri Apr 06, 2018 03:58:30: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 03:58:30: Software reset was performed
Fri Apr 06, 2018 03:58:30: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:58:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:58:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:59:00: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 03:59:00: Selecting SWD as current target interface.

Fri Apr 06, 2018 03:59:00: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:59:00: Initial reset was performed
Fri Apr 06, 2018 03:59:00: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Apr 06, 2018 03:59:00: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 03:59:00: Target reset
Fri Apr 06, 2018 03:59:00: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:59:00: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 03:59:00: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:59:01: 2324 bytes downloaded into FLASH and verified (2.46 Kbytes/sec)
Fri Apr 06, 2018 03:59:01: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 03:59:01: Software reset was performed
Fri Apr 06, 2018 03:59:01: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 03:59:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 03:59:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:59:20: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 03:59:20: Selecting SWD as current target interface.

Fri Apr 06, 2018 03:59:20: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:59:20: Initial reset was performed
Fri Apr 06, 2018 03:59:20: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Apr 06, 2018 03:59:20: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 03:59:20: Target reset
Fri Apr 06, 2018 03:59:20: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 03:59:20: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 03:59:20: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 03:59:21: 2340 bytes downloaded into FLASH and verified (2.44 Kbytes/sec)
Fri Apr 06, 2018 03:59:21: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 03:59:21: Software reset was performed
Fri Apr 06, 2018 03:59:21: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:01:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:01:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:01:47: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:01:47: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:01:47: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:01:47: Initial reset was performed
Fri Apr 06, 2018 04:01:47: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 06, 2018 04:01:47: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:01:47: Target reset
Fri Apr 06, 2018 04:01:47: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:01:47: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:01:48: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:01:48: 2380 bytes downloaded into FLASH and verified (2.44 Kbytes/sec)
Fri Apr 06, 2018 04:01:48: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:01:48: Software reset was performed
Fri Apr 06, 2018 04:01:48: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:02:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:02:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:02:35: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:02:35: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:02:35: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:02:35: Initial reset was performed
Fri Apr 06, 2018 04:02:35: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Apr 06, 2018 04:02:35: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:02:35: Target reset
Fri Apr 06, 2018 04:02:36: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:02:36: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:02:36: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:02:36: 2380 bytes downloaded into FLASH and verified (2.36 Kbytes/sec)
Fri Apr 06, 2018 04:02:36: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:02:36: Software reset was performed
Fri Apr 06, 2018 04:02:36: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:03:06: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:03:06: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:03:08: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:03:08: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:03:08: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:03:08: Initial reset was performed
Fri Apr 06, 2018 04:03:08: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 06, 2018 04:03:08: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:03:08: Target reset
Fri Apr 06, 2018 04:03:08: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:03:08: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:03:09: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:03:09: 2380 bytes downloaded into FLASH and verified (2.48 Kbytes/sec)
Fri Apr 06, 2018 04:03:09: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:03:09: Software reset was performed
Fri Apr 06, 2018 04:03:09: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:04:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:04:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:04:06: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:04:06: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:04:06: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:04:06: Initial reset was performed
Fri Apr 06, 2018 04:04:06: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Apr 06, 2018 04:04:06: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:04:06: Target reset
Fri Apr 06, 2018 04:04:06: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:04:06: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:04:07: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:04:07: 2384 bytes downloaded into FLASH and verified (2.49 Kbytes/sec)
Fri Apr 06, 2018 04:04:07: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:04:07: Software reset was performed
Fri Apr 06, 2018 04:04:07: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:05:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:05:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:05:48: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:05:48: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:05:48: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:05:48: Initial reset was performed
Fri Apr 06, 2018 04:05:48: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Apr 06, 2018 04:05:48: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:05:48: Target reset
Fri Apr 06, 2018 04:05:48: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:05:48: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:05:48: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:05:49: 2384 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Fri Apr 06, 2018 04:05:49: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:05:49: Software reset was performed
Fri Apr 06, 2018 04:05:49: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:08:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:08:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:08:12: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:08:12: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:08:12: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:08:12: Initial reset was performed
Fri Apr 06, 2018 04:08:12: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Apr 06, 2018 04:08:12: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:08:12: Target reset
Fri Apr 06, 2018 04:08:12: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:08:12: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:08:12: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:08:13: 2384 bytes downloaded into FLASH and verified (2.49 Kbytes/sec)
Fri Apr 06, 2018 04:08:13: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:08:13: Software reset was performed
Fri Apr 06, 2018 04:08:13: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:08:28: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:08:28: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:08:30: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:08:30: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:08:30: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:08:30: Initial reset was performed
Fri Apr 06, 2018 04:08:30: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Apr 06, 2018 04:08:30: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:08:30: Target reset
Fri Apr 06, 2018 04:08:30: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:08:30: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:08:31: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:08:31: 2388 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Fri Apr 06, 2018 04:08:31: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:08:31: Software reset was performed
Fri Apr 06, 2018 04:08:31: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:15:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:15:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:15:40: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:15:40: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:15:40: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:15:40: Initial reset was performed
Fri Apr 06, 2018 04:15:40: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 06, 2018 04:15:40: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:15:40: Target reset
Fri Apr 06, 2018 04:15:40: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:15:40: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:15:41: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:15:41: 2384 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Fri Apr 06, 2018 04:15:41: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:15:41: Software reset was performed
Fri Apr 06, 2018 04:15:41: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:22:25: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:22:25: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:22:26: Fatal error: Failed to search for probes, ensure that the USB drivers are installed.   Session aborted!
Fri Apr 06, 2018 04:22:26: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:22:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:22:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:22:32: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:22:32: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:22:32: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:22:32: Initial reset was performed
Fri Apr 06, 2018 04:22:32: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 06, 2018 04:22:32: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:22:32: Target reset
Fri Apr 06, 2018 04:22:32: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:22:32: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:22:33: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:22:33: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Fri Apr 06, 2018 04:22:33: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:22:33: Software reset was performed
Fri Apr 06, 2018 04:22:33: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:23:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:23:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:23:40: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:23:40: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:23:40: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:23:40: Initial reset was performed
Fri Apr 06, 2018 04:23:40: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 06, 2018 04:23:40: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:23:40: Target reset
Fri Apr 06, 2018 04:23:40: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:23:41: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:23:41: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:23:41: 2392 bytes downloaded into FLASH and verified (2.30 Kbytes/sec)
Fri Apr 06, 2018 04:23:41: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:23:41: Software reset was performed
Fri Apr 06, 2018 04:23:41: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:24:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:24:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:24:07: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:24:07: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:24:07: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:24:07: Initial reset was performed
Fri Apr 06, 2018 04:24:07: 736 bytes downloaded and verified (5.75 Kbytes/sec)
Fri Apr 06, 2018 04:24:07: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:24:07: Target reset
Fri Apr 06, 2018 04:24:08: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:24:08: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:24:08: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:24:08: 2392 bytes downloaded into FLASH and verified (2.54 Kbytes/sec)
Fri Apr 06, 2018 04:24:08: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:24:08: Software reset was performed
Fri Apr 06, 2018 04:24:08: Target reset


 << Logging to file resumes >> 

Fri Apr 06, 2018 04:24:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 06, 2018 04:24:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:25:00: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 06, 2018 04:25:00: Selecting SWD as current target interface.

Fri Apr 06, 2018 04:25:00: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:25:00: Initial reset was performed
Fri Apr 06, 2018 04:25:00: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Apr 06, 2018 04:25:00: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 06, 2018 04:25:00: Target reset
Fri Apr 06, 2018 04:25:00: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 06, 2018 04:25:00: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 06, 2018 04:25:01: Hardware reset with strategy 0 was performed
Fri Apr 06, 2018 04:25:01: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Fri Apr 06, 2018 04:25:01: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 06, 2018 04:25:01: Software reset was performed
Fri Apr 06, 2018 04:25:01: Target reset


 << Logging to file resumes >> 

Fri Apr 20, 2018 01:28:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 20, 2018 01:28:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:28:33: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 20, 2018 01:28:33: Selecting SWD as current target interface.

Fri Apr 20, 2018 01:28:33: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:28:33: Initial reset was performed
Fri Apr 20, 2018 01:28:33: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 20, 2018 01:28:33: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 20, 2018 01:28:33: Target reset
Fri Apr 20, 2018 01:28:33: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:28:33: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 20, 2018 01:28:34: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:28:34: 2392 bytes downloaded into FLASH and verified (2.41 Kbytes/sec)
Fri Apr 20, 2018 01:28:34: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 20, 2018 01:28:34: Software reset was performed
Fri Apr 20, 2018 01:28:34: Target reset
Fri Apr 20, 2018 01:29:24: Software reset was performed
Fri Apr 20, 2018 01:29:24: Target reset
Fri Apr 20, 2018 01:29:46: Software reset was performed
Fri Apr 20, 2018 01:29:46: Target reset


 << Logging to file resumes >> 

Fri Apr 20, 2018 01:32:12: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 20, 2018 01:32:12: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:32:14: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 20, 2018 01:32:14: Selecting SWD as current target interface.

Fri Apr 20, 2018 01:32:14: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:32:14: Initial reset was performed
Fri Apr 20, 2018 01:32:14: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Apr 20, 2018 01:32:14: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 20, 2018 01:32:14: Target reset
Fri Apr 20, 2018 01:32:14: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:32:14: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 20, 2018 01:32:15: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:32:15: 2392 bytes downloaded into FLASH and verified (2.54 Kbytes/sec)
Fri Apr 20, 2018 01:32:15: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 20, 2018 01:32:15: Software reset was performed
Fri Apr 20, 2018 01:32:15: Target reset
Fri Apr 20, 2018 01:33:03: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Apr 20, 2018 01:33:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 20, 2018 01:33:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:33:07: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 20, 2018 01:33:07: Selecting SWD as current target interface.

Fri Apr 20, 2018 01:33:07: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:33:07: Initial reset was performed
Fri Apr 20, 2018 01:33:07: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Apr 20, 2018 01:33:07: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 20, 2018 01:33:07: Target reset
Fri Apr 20, 2018 01:33:07: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:33:07: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 20, 2018 01:33:08: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:33:08: 2392 bytes downloaded into FLASH and verified (2.38 Kbytes/sec)
Fri Apr 20, 2018 01:33:08: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 20, 2018 01:33:08: Software reset was performed
Fri Apr 20, 2018 01:33:08: Target reset
Fri Apr 20, 2018 01:33:41: Software reset was performed
Fri Apr 20, 2018 01:33:41: Target reset
Fri Apr 20, 2018 01:34:28: Software reset was performed
Fri Apr 20, 2018 01:34:29: Warning: Stack pointer is setup to incorrect alignment. Stack addr = 0x00000011
Fri Apr 20, 2018 01:34:29: Target reset
Fri Apr 20, 2018 01:34:33: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Apr 20, 2018 01:34:36: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Apr 20, 2018 01:34:36: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:34:38: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Fri Apr 20, 2018 01:34:38: Selecting SWD as current target interface.

Fri Apr 20, 2018 01:34:38: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:34:38: Initial reset was performed
Fri Apr 20, 2018 01:34:38: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Apr 20, 2018 01:34:38: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Apr 20, 2018 01:34:38: Target reset
Fri Apr 20, 2018 01:34:38: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Apr 20, 2018 01:34:38: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Apr 20, 2018 01:34:38: Hardware reset with strategy 0 was performed
Fri Apr 20, 2018 01:34:39: 2392 bytes downloaded into FLASH and verified (2.38 Kbytes/sec)
Fri Apr 20, 2018 01:34:39: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Fri Apr 20, 2018 01:34:39: Software reset was performed
Fri Apr 20, 2018 01:34:39: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:01:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:01:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:01:54: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:01:54: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:01:54: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:01:54: Initial reset was performed
Sun Apr 22, 2018 18:01:54: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:01:54: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:01:54: Target reset
Sun Apr 22, 2018 18:01:54: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:01:55: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:01:55: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:01:55: 2392 bytes downloaded into FLASH and verified (2.41 Kbytes/sec)
Sun Apr 22, 2018 18:01:55: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:01:55: Software reset was performed
Sun Apr 22, 2018 18:01:55: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:01:59: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:01:59: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:02:01: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:02:01: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:02:01: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:02:01: Initial reset was performed
Sun Apr 22, 2018 18:02:01: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Sun Apr 22, 2018 18:02:01: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:02:01: Target reset
Sun Apr 22, 2018 18:02:01: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:02:01: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:02:02: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:02:02: 2392 bytes downloaded into FLASH and verified (2.58 Kbytes/sec)
Sun Apr 22, 2018 18:02:02: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:02:02: Software reset was performed
Sun Apr 22, 2018 18:02:02: Target reset
Sun Apr 22, 2018 18:02:14: Software reset was performed
Sun Apr 22, 2018 18:02:14: Target reset
Sun Apr 22, 2018 18:02:54: Software reset was performed
Sun Apr 22, 2018 18:02:54: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:05:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:05:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:05:35: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:05:35: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:05:35: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:05:35: Initial reset was performed
Sun Apr 22, 2018 18:05:35: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Sun Apr 22, 2018 18:05:35: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:05:35: Target reset
Sun Apr 22, 2018 18:05:35: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:05:35: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:05:35: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:05:36: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:05:36: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:05:36: Software reset was performed
Sun Apr 22, 2018 18:05:36: Target reset
Sun Apr 22, 2018 18:06:05: Software reset was performed
Sun Apr 22, 2018 18:06:05: Target reset
Sun Apr 22, 2018 18:08:21: Software reset was performed
Sun Apr 22, 2018 18:08:23: Warning: Stack pointer is setup to incorrect alignment. Stack addr = 0x00000011
Sun Apr 22, 2018 18:08:23: Target reset
Sun Apr 22, 2018 18:08:26: Software reset was performed
Sun Apr 22, 2018 18:08:29: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:08:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:08:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:08:33: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:08:33: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:08:33: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:08:33: Initial reset was performed
Sun Apr 22, 2018 18:08:33: 736 bytes downloaded and verified (5.13 Kbytes/sec)
Sun Apr 22, 2018 18:08:33: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:08:33: Target reset
Sun Apr 22, 2018 18:08:34: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:08:34: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:08:34: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:08:34: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:08:34: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:08:34: Software reset was performed
Sun Apr 22, 2018 18:08:34: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:08:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:08:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:08:53: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:08:53: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:08:53: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:08:53: Initial reset was performed
Sun Apr 22, 2018 18:08:53: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Sun Apr 22, 2018 18:08:53: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:08:53: Target reset
Sun Apr 22, 2018 18:08:53: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:08:53: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:08:53: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:08:54: 2384 bytes downloaded into FLASH and verified (2.37 Kbytes/sec)
Sun Apr 22, 2018 18:08:54: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:08:54: Software reset was performed
Sun Apr 22, 2018 18:08:54: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:10:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:10:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:10:20: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:10:20: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:10:20: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:10:20: Initial reset was performed
Sun Apr 22, 2018 18:10:20: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Sun Apr 22, 2018 18:10:20: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:10:20: Target reset
Sun Apr 22, 2018 18:10:20: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:10:20: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:10:20: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:10:21: 2384 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:10:21: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:10:21: Software reset was performed
Sun Apr 22, 2018 18:10:21: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:10:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:10:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:10:52: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:10:52: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:10:52: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:10:52: Initial reset was performed
Sun Apr 22, 2018 18:10:52: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Sun Apr 22, 2018 18:10:52: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:10:52: Target reset
Sun Apr 22, 2018 18:10:52: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:10:52: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:10:52: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:10:53: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:10:53: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:10:53: Software reset was performed
Sun Apr 22, 2018 18:10:53: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:11:44: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:11:44: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:11:46: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:11:46: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:11:46: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:11:46: Initial reset was performed
Sun Apr 22, 2018 18:11:46: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Sun Apr 22, 2018 18:11:46: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:11:46: Target reset
Sun Apr 22, 2018 18:11:46: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:11:46: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:11:46: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:11:47: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:11:47: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:11:47: Software reset was performed
Sun Apr 22, 2018 18:11:47: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:12:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:12:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:12:23: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:12:23: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:12:23: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:12:23: Initial reset was performed
Sun Apr 22, 2018 18:12:23: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Sun Apr 22, 2018 18:12:23: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:12:23: Target reset
Sun Apr 22, 2018 18:12:23: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:12:23: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:12:23: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:12:24: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:12:24: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:12:24: Software reset was performed
Sun Apr 22, 2018 18:12:24: Target reset
Sun Apr 22, 2018 18:12:59: Software reset was performed
Sun Apr 22, 2018 18:12:59: Target reset
Sun Apr 22, 2018 18:13:19: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:13:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:13:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:13:23: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:13:23: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:13:23: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:13:23: Initial reset was performed
Sun Apr 22, 2018 18:13:23: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Sun Apr 22, 2018 18:13:23: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:13:23: Target reset
Sun Apr 22, 2018 18:13:23: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:13:23: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:13:23: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:13:24: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:13:24: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:13:24: Software reset was performed
Sun Apr 22, 2018 18:13:24: Target reset
Sun Apr 22, 2018 18:13:33: Software reset was performed
Sun Apr 22, 2018 18:13:33: Target reset
Sun Apr 22, 2018 18:13:52: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:13:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:13:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:13:55: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:13:55: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:13:55: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:13:55: Initial reset was performed
Sun Apr 22, 2018 18:13:55: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:13:55: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:13:55: Target reset
Sun Apr 22, 2018 18:13:55: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:13:55: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:13:56: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:13:56: 2392 bytes downloaded into FLASH and verified (2.38 Kbytes/sec)
Sun Apr 22, 2018 18:13:56: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:13:56: Software reset was performed
Sun Apr 22, 2018 18:13:56: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:16:08: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:16:08: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:16:10: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:16:10: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:16:10: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:16:10: Initial reset was performed
Sun Apr 22, 2018 18:16:10: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Sun Apr 22, 2018 18:16:10: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:16:10: Target reset
Sun Apr 22, 2018 18:16:10: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:16:10: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:16:10: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:16:11: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:16:11: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:16:11: Software reset was performed
Sun Apr 22, 2018 18:16:11: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:19:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:19:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:19:50: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:19:50: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:19:50: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:19:50: Initial reset was performed
Sun Apr 22, 2018 18:19:50: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Sun Apr 22, 2018 18:19:50: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:19:50: Target reset
Sun Apr 22, 2018 18:19:50: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:19:50: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:19:50: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:19:51: 2392 bytes downloaded into FLASH and verified (2.54 Kbytes/sec)
Sun Apr 22, 2018 18:19:51: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:19:51: Software reset was performed
Sun Apr 22, 2018 18:19:51: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:21:03: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:21:03: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:21:05: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:21:05: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:21:05: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:21:05: Initial reset was performed
Sun Apr 22, 2018 18:21:05: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:21:05: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:21:05: Target reset
Sun Apr 22, 2018 18:21:05: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:21:05: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:21:06: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:21:06: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:21:06: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:21:06: Software reset was performed
Sun Apr 22, 2018 18:21:06: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:23:56: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:23:56: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:23:58: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:23:58: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:23:58: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:23:58: Initial reset was performed
Sun Apr 22, 2018 18:23:58: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:23:58: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:23:58: Target reset
Sun Apr 22, 2018 18:23:58: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:23:58: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:23:59: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:23:59: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:23:59: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:23:59: Software reset was performed
Sun Apr 22, 2018 18:23:59: Target reset
Sun Apr 22, 2018 18:24:13: Fatal error: ST-Link USB communication error   Session aborted!


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:24:15: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:24:15: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:24:17: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:24:17: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:24:17: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:24:17: Initial reset was performed
Sun Apr 22, 2018 18:24:17: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:24:17: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:24:17: Target reset
Sun Apr 22, 2018 18:24:17: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:24:17: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:24:18: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:24:18: 2392 bytes downloaded into FLASH and verified (2.27 Kbytes/sec)
Sun Apr 22, 2018 18:24:18: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:24:18: Software reset was performed
Sun Apr 22, 2018 18:24:18: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:26:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:26:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:26:57: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:26:57: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:26:57: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:26:57: Initial reset was performed
Sun Apr 22, 2018 18:26:57: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Sun Apr 22, 2018 18:26:57: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:26:57: Target reset
Sun Apr 22, 2018 18:26:57: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:26:57: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:26:57: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:26:58: 2392 bytes downloaded into FLASH and verified (2.45 Kbytes/sec)
Sun Apr 22, 2018 18:26:58: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:26:58: Software reset was performed
Sun Apr 22, 2018 18:26:58: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:29:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:29:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:29:54: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:29:54: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:29:54: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:29:54: Initial reset was performed
Sun Apr 22, 2018 18:29:54: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Sun Apr 22, 2018 18:29:54: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:29:54: Target reset
Sun Apr 22, 2018 18:29:54: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:29:54: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:29:55: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:29:55: 2392 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Sun Apr 22, 2018 18:29:55: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:29:55: Software reset was performed
Sun Apr 22, 2018 18:29:55: Target reset


 << Logging to file resumes >> 

Sun Apr 22, 2018 18:31:19: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Sun Apr 22, 2018 18:31:19: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:31:21: Connected to ST-Link/V2  Firmware V2.J27.S6 (Probe no: E980742A)
Sun Apr 22, 2018 18:31:21: Selecting SWD as current target interface.

Sun Apr 22, 2018 18:31:21: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:31:21: Initial reset was performed
Sun Apr 22, 2018 18:31:21: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Sun Apr 22, 2018 18:31:21: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Sun Apr 22, 2018 18:31:21: Target reset
Sun Apr 22, 2018 18:31:21: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Sun Apr 22, 2018 18:31:21: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out to flash memory.
Sun Apr 22, 2018 18:31:22: Hardware reset with strategy 0 was performed
Sun Apr 22, 2018 18:31:22: 2392 bytes downloaded into FLASH and verified (2.38 Kbytes/sec)
Sun Apr 22, 2018 18:31:22: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC8562-3\EVARM\Debug\Exe\STM32LED.out
Sun Apr 22, 2018 18:31:22: Software reset was performed
Sun Apr 22, 2018 18:31:22: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:30:09: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:30:09: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:30:11: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:30:11: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:30:11: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:30:11: Initial reset was performed
Fri Jun 08, 2018 08:30:11: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 08:30:11: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Jun 08, 2018 08:30:11: Target reset
Fri Jun 08, 2018 08:30:35: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:30:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:30:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:30:53: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:30:53: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:30:53: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:30:53: Initial reset was performed
Fri Jun 08, 2018 08:30:53: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 08:30:53: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Jun 08, 2018 08:30:53: Target reset
Fri Jun 08, 2018 08:31:29: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:33:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:33:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:33:03: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:33:03: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:33:03: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:33:03: Initial reset was performed
Fri Jun 08, 2018 08:33:03: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Jun 08, 2018 08:33:03: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Jun 08, 2018 08:33:03: Target reset
Fri Jun 08, 2018 08:37:54: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:43:09: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:43:09: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:43:11: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:43:11: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:43:11: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:43:11: Initial reset was performed
Fri Jun 08, 2018 08:43:11: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 08:43:11: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Jun 08, 2018 08:43:11: Target reset
Fri Jun 08, 2018 08:45:36: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:45:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:45:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:45:40: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:45:40: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:45:40: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:45:40: Initial reset was performed
Fri Jun 08, 2018 08:45:40: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 08:45:40: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM48K.out
Fri Jun 08, 2018 08:45:40: Target reset
Fri Jun 08, 2018 08:45:56: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:46:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:46:19: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:46:19: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:46:19: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:46:19: Initial reset was performed
Fri Jun 08, 2018 08:46:19: 2400 bytes downloaded and verified (13.71 Kbytes/sec)
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000000, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000001, target byte: 0xFF, byte in file: 0x04
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000002, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000003, target byte: 0xFF, byte in file: 0x20
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000004, target byte: 0xFF, byte in file: 0x75
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000005, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000006, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000007, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000008, target byte: 0xFF, byte in file: 0x61
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000009, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000C, target byte: 0xFF, byte in file: 0x63
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800000F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000010, target byte: 0xFF, byte in file: 0x65
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000011, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000012, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000013, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000014, target byte: 0xFF, byte in file: 0x67
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000015, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000016, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000017, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000018, target byte: 0xFF, byte in file: 0x69
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000019, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001C, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001D, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800001F, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000020, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000021, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000022, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000023, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000024, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000025, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000026, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000027, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000028, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000029, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002B, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002C, target byte: 0xFF, byte in file: 0x6B
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800002F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000030, target byte: 0xFF, byte in file: 0x6D
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000031, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000032, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000033, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000034, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000035, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000036, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000037, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000038, target byte: 0xFF, byte in file: 0x6F
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000039, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003C, target byte: 0xFF, byte in file: 0x71
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800003F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000040, target byte: 0xFF, byte in file: 0xB5
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000041, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000042, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000043, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000044, target byte: 0xFF, byte in file: 0xB9
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000045, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000046, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000047, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000048, target byte: 0xFF, byte in file: 0xBD
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000049, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004C, target byte: 0xFF, byte in file: 0xC1
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800004F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000050, target byte: 0xFF, byte in file: 0xC5
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000051, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000052, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000053, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000054, target byte: 0xFF, byte in file: 0xC9
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000055, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000056, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000057, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000058, target byte: 0xFF, byte in file: 0xCD
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000059, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005C, target byte: 0xFF, byte in file: 0xD1
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800005F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000060, target byte: 0xFF, byte in file: 0xD5
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000061, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000062, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000063, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000064, target byte: 0xFF, byte in file: 0xD9
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000065, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000066, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000067, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000068, target byte: 0xFF, byte in file: 0xDD
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000069, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006C, target byte: 0xFF, byte in file: 0xE1
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800006F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000070, target byte: 0xFF, byte in file: 0xE5
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000071, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000072, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000073, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000074, target byte: 0xFF, byte in file: 0xE9
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000075, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000076, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000077, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000078, target byte: 0xFF, byte in file: 0xED
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000079, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007C, target byte: 0xFF, byte in file: 0xF1
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007D, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800007F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000080, target byte: 0xFF, byte in file: 0xF5
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000081, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000082, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000083, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000084, target byte: 0xFF, byte in file: 0xF9
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000085, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000086, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000087, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000088, target byte: 0xFF, byte in file: 0xFD
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000089, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008C, target byte: 0xFF, byte in file: 0x01
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008D, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800008F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000090, target byte: 0xFF, byte in file: 0x05
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000091, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000092, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000093, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000094, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000095, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000096, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000097, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000098, target byte: 0xFF, byte in file: 0x0D
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x08000099, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009A, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009B, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009C, target byte: 0xFF, byte in file: 0x11
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009D, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009E, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x0800009F, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A0, target byte: 0xFF, byte in file: 0x15
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A1, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A2, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A3, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A4, target byte: 0xFF, byte in file: 0x19
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A5, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A6, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A7, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A8, target byte: 0xFF, byte in file: 0x1D
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000A9, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AA, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AB, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AC, target byte: 0xFF, byte in file: 0x21
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AD, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AE, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000AF, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B0, target byte: 0xFF, byte in file: 0x25
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B1, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B2, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B3, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B4, target byte: 0xFF, byte in file: 0x29
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B5, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B6, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B7, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B8, target byte: 0xFF, byte in file: 0x2D
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000B9, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BA, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BB, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BC, target byte: 0xFF, byte in file: 0x31
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BD, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BE, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000BF, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C0, target byte: 0xFF, byte in file: 0x35
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C1, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C2, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C3, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C4, target byte: 0xFF, byte in file: 0x39
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C5, target byte: 0xFF, byte in file: 0x09
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C6, target byte: 0xFF, byte in file: 0x00
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C7, target byte: 0xFF, byte in file: 0x08
Fri Jun 08, 2018 08:46:19: Warning: 
Verify error at address 0x080000C8, target byte: 0xFF, byte in file: 0x3D
Fri Jun 08, 2018 08:46:19: Warning: Too many verify errors, only the first 200 are displayed
Fri Jun 08, 2018 08:46:23: Warning: There were warnings during download, see Log Window
Fri Jun 08, 2018 08:46:23: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:46:23: Software reset was performed
Fri Jun 08, 2018 08:46:26: Warning: Stack pointer is setup to incorrect alignment. Stack addr = 0xFFFFFFFF
Fri Jun 08, 2018 08:46:26: Target reset
Fri Jun 08, 2018 08:46:26: There were 2 warnings during the initialization of the debugging session.


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:47:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:47:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:47:04: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:47:04: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:47:04: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:47:04: Initial reset was performed
Fri Jun 08, 2018 08:47:04: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 08:47:04: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 08:47:04: Target reset
Fri Jun 08, 2018 08:47:04: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:47:04: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 08:47:04: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:47:05: 2400 bytes downloaded into FLASH and verified (2.38 Kbytes/sec)
Fri Jun 08, 2018 08:47:05: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:47:05: Software reset was performed
Fri Jun 08, 2018 08:47:05: Target reset
Fri Jun 08, 2018 08:47:16: Software reset was performed
Fri Jun 08, 2018 08:47:21: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:47:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:47:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:47:52: Fatal error: ST-Link, No MCU device found   Session aborted!
Fri Jun 08, 2018 08:47:52: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:47:57: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:47:57: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:47:57: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:47:57: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:47:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:47:57: Initial reset was performed
Fri Jun 08, 2018 08:47:58: Fatal error: Failed to read CPUID for Cortex device   Session aborted!
Fri Jun 08, 2018 08:47:58: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:49:24: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:49:24: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:49:27: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 08:49:27: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:49:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:49:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:49:33: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:49:33: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:49:33: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:49:33: Initial reset was performed
Fri Jun 08, 2018 08:49:33: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Jun 08, 2018 08:49:33: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 08:49:33: Target reset
Fri Jun 08, 2018 08:49:33: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:49:33: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 08:49:34: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:49:34: 2400 bytes downloaded into FLASH and verified (2.46 Kbytes/sec)
Fri Jun 08, 2018 08:49:34: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:49:34: Software reset was performed
Fri Jun 08, 2018 08:49:34: Target reset
Fri Jun 08, 2018 08:49:49: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:49:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:49:53: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:49:55: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:49:55: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:49:55: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:49:55: Initial reset was performed
Fri Jun 08, 2018 08:49:55: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Jun 08, 2018 08:49:55: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 08:49:55: Target reset
Fri Jun 08, 2018 08:49:55: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:49:55: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 08:49:55: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:49:56: 2400 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Fri Jun 08, 2018 08:49:56: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:49:56: Software reset was performed
Fri Jun 08, 2018 08:49:56: Target reset
Fri Jun 08, 2018 08:50:31: Software reset was performed
Fri Jun 08, 2018 08:51:13: Software reset was performed
Fri Jun 08, 2018 08:52:09: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:52:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:52:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:52:19: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:52:19: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:52:19: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:52:19: Initial reset was performed
Fri Jun 08, 2018 08:52:19: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Jun 08, 2018 08:52:19: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 08:52:19: Target reset
Fri Jun 08, 2018 08:52:19: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:52:19: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 08:52:20: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:52:20: 2400 bytes downloaded into FLASH and verified (2.42 Kbytes/sec)
Fri Jun 08, 2018 08:52:20: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:52:20: Software reset was performed
Fri Jun 08, 2018 08:52:20: Target reset
Fri Jun 08, 2018 08:52:38: Software reset was performed
Fri Jun 08, 2018 08:52:44: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:58:43: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:58:43: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:58:43: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:58:43: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:58:43: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:58:43: Initial reset was performed
Fri Jun 08, 2018 08:58:46: Fatal error: Failed to read CPUID for Cortex device   Session aborted!
Fri Jun 08, 2018 08:58:46: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:58:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:58:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:58:48: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:58:48: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:58:48: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:58:48: Initial reset was performed
Fri Jun 08, 2018 08:58:52: Fatal error: Failed to read CPUID for Cortex device   Session aborted!
Fri Jun 08, 2018 08:58:52: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 08:59:00: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 08:59:00: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:59:02: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 08:59:02: Selecting SWD as current target interface.

Fri Jun 08, 2018 08:59:02: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:59:02: Initial reset was performed
Fri Jun 08, 2018 08:59:02: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 08:59:02: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 08:59:02: Target reset
Fri Jun 08, 2018 08:59:02: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 08:59:02: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 08:59:02: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 08:59:03: 2400 bytes downloaded into FLASH and verified (2.31 Kbytes/sec)
Fri Jun 08, 2018 08:59:03: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 08:59:03: Software reset was performed
Fri Jun 08, 2018 08:59:03: Target reset
Fri Jun 08, 2018 08:59:16: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:01:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:01:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:01:32: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:01:32: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:01:32: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:01:32: Initial reset was performed
Fri Jun 08, 2018 09:01:32: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 09:01:32: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:01:32: Target reset
Fri Jun 08, 2018 09:01:32: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:01:32: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:01:33: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:01:33: 2400 bytes downloaded into FLASH and verified (2.46 Kbytes/sec)
Fri Jun 08, 2018 09:01:33: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:01:33: Software reset was performed
Fri Jun 08, 2018 09:01:33: Target reset
Fri Jun 08, 2018 09:01:35: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:36: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:37: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:37: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:38: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:38: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:38: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:39: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:39: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:40: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:40: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:01:40: Breakpoint hit: Code @ main.c:38.5, type: default (auto) 
Fri Jun 08, 2018 09:18:12: Fatal error: Check that all cables are connected and power is OK   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:20:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:20:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:20:19: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:20:19: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:20:19: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:20:19: Initial reset was performed
Fri Jun 08, 2018 09:20:19: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 09:20:19: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:20:19: Target reset
Fri Jun 08, 2018 09:20:20: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:20:20: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:20:20: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:20:20: 3008 bytes downloaded into FLASH and verified (2.90 Kbytes/sec)
Fri Jun 08, 2018 09:20:20: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:20:20: Software reset was performed
Fri Jun 08, 2018 09:20:20: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:20:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:20:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:20:56: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:20:56: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:20:56: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:20:56: Initial reset was performed
Fri Jun 08, 2018 09:20:56: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 09:20:56: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:20:56: Target reset
Fri Jun 08, 2018 09:20:56: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:20:56: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:20:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:20:57: 3152 bytes downloaded into FLASH and verified (2.99 Kbytes/sec)
Fri Jun 08, 2018 09:20:57: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:20:57: Software reset was performed
Fri Jun 08, 2018 09:20:57: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:23:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:23:48: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:23:50: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:23:50: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:23:50: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:23:50: Initial reset was performed
Fri Jun 08, 2018 09:23:50: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 09:23:50: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:23:50: Target reset
Fri Jun 08, 2018 09:23:50: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:23:50: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:23:51: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:23:51: 3136 bytes downloaded into FLASH and verified (3.02 Kbytes/sec)
Fri Jun 08, 2018 09:23:51: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:23:51: Software reset was performed
Fri Jun 08, 2018 09:23:51: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:27:16: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:27:16: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:27:18: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:27:18: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:27:18: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:27:18: Initial reset was performed
Fri Jun 08, 2018 09:27:18: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 09:27:18: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:27:18: Target reset
Fri Jun 08, 2018 09:27:19: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:27:19: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:27:19: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:27:19: 3136 bytes downloaded into FLASH and verified (2.93 Kbytes/sec)
Fri Jun 08, 2018 09:27:19: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:27:19: Software reset was performed
Fri Jun 08, 2018 09:27:19: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:27:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:27:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:27:35: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:27:35: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:27:35: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:27:35: Initial reset was performed
Fri Jun 08, 2018 09:27:35: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Jun 08, 2018 09:27:35: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:27:35: Target reset
Fri Jun 08, 2018 09:27:36: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:27:36: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:27:36: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:27:36: 3152 bytes downloaded into FLASH and verified (2.99 Kbytes/sec)
Fri Jun 08, 2018 09:27:36: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:27:36: Software reset was performed
Fri Jun 08, 2018 09:27:36: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:36:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:36:01: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:36:03: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:36:03: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:36:03: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:36:03: Initial reset was performed
Fri Jun 08, 2018 09:36:03: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 09:36:03: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:36:03: Target reset
Fri Jun 08, 2018 09:36:04: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:36:04: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:36:04: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:36:04: 3152 bytes downloaded into FLASH and verified (2.95 Kbytes/sec)
Fri Jun 08, 2018 09:36:04: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:36:04: Software reset was performed
Fri Jun 08, 2018 09:36:04: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:40:49: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:40:49: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:40:51: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:40:51: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:40:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:40:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:40:56: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:40:56: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:41:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:41:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:41:03: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:41:03: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:41:13: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:41:13: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:41:15: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:41:15: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:41:15: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:41:15: Initial reset was performed
Fri Jun 08, 2018 09:41:15: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 09:41:15: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:41:15: Target reset
Fri Jun 08, 2018 09:41:16: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:41:16: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:41:16: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:41:16: 3152 bytes downloaded into FLASH and verified (2.78 Kbytes/sec)
Fri Jun 08, 2018 09:41:16: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:41:16: Software reset was performed
Fri Jun 08, 2018 09:41:16: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:44:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:44:05: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:44:10: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:44:10: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:44:11: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:44:11: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:44:13: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:44:13: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:44:13: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:44:13: Initial reset was performed
Fri Jun 08, 2018 09:44:13: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 09:44:13: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:44:13: Target reset
Fri Jun 08, 2018 09:44:14: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:44:14: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:44:14: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:44:14: 3180 bytes downloaded into FLASH and verified (2.84 Kbytes/sec)
Fri Jun 08, 2018 09:44:14: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:44:14: Software reset was performed
Fri Jun 08, 2018 09:44:14: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:49:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:49:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:49:57: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:49:57: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:49:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:49:57: Initial reset was performed
Fri Jun 08, 2018 09:49:57: 736 bytes downloaded and verified (6.53 Kbytes/sec)
Fri Jun 08, 2018 09:49:57: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:49:57: Target reset
Fri Jun 08, 2018 09:49:58: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:49:58: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:49:58: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:49:58: 3180 bytes downloaded into FLASH and verified (2.89 Kbytes/sec)
Fri Jun 08, 2018 09:49:58: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:49:58: Software reset was performed
Fri Jun 08, 2018 09:49:58: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:52:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:52:17: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:52:19: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:52:19: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:52:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:52:21: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:52:23: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:52:23: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:52:23: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:52:23: Initial reset was performed
Fri Jun 08, 2018 09:52:23: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 09:52:23: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:52:23: Target reset
Fri Jun 08, 2018 09:52:24: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:52:24: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:52:24: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:52:24: 3180 bytes downloaded into FLASH and verified (2.93 Kbytes/sec)
Fri Jun 08, 2018 09:52:24: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:52:24: Software reset was performed
Fri Jun 08, 2018 09:52:24: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:53:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:53:18: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:53:21: Fatal error: ST-Link Connection error   Session aborted!
Fri Jun 08, 2018 09:53:21: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:53:22: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:53:22: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:53:24: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:53:24: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:53:24: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:53:24: Initial reset was performed
Fri Jun 08, 2018 09:53:24: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 09:53:24: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:53:24: Target reset
Fri Jun 08, 2018 09:53:24: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:53:24: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:53:25: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:53:25: 2964 bytes downloaded into FLASH and verified (2.94 Kbytes/sec)
Fri Jun 08, 2018 09:53:25: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:53:25: Software reset was performed
Fri Jun 08, 2018 09:53:25: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 09:59:35: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 09:59:35: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:59:37: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 09:59:37: Selecting SWD as current target interface.

Fri Jun 08, 2018 09:59:37: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:59:37: Initial reset was performed
Fri Jun 08, 2018 09:59:37: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 09:59:37: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 09:59:37: Target reset
Fri Jun 08, 2018 09:59:38: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 09:59:38: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 09:59:38: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 09:59:38: 3776 bytes downloaded into FLASH and verified (3.38 Kbytes/sec)
Fri Jun 08, 2018 09:59:38: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 09:59:38: Software reset was performed
Fri Jun 08, 2018 09:59:38: Target reset
Fri Jun 08, 2018 09:59:43: Breakpoint hit: Code @ stm32f10x_it.c:50.3, type: default (auto) 
Fri Jun 08, 2018 09:59:44: Breakpoint hit: Code @ stm32f10x_it.c:50.3, type: default (auto) 
Fri Jun 08, 2018 09:59:45: Breakpoint hit: Code @ stm32f10x_it.c:50.3, type: default (auto) 
Fri Jun 08, 2018 09:59:46: Breakpoint hit: Code @ stm32f10x_it.c:50.3, type: default (auto) 


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:01:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:01:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:01:35: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:01:35: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:01:35: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:01:35: Initial reset was performed
Fri Jun 08, 2018 10:01:35: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 10:01:35: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:01:35: Target reset
Fri Jun 08, 2018 10:01:36: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:01:36: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:01:36: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:01:36: 3776 bytes downloaded into FLASH and verified (3.53 Kbytes/sec)
Fri Jun 08, 2018 10:01:36: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:01:36: Software reset was performed
Fri Jun 08, 2018 10:01:36: Target reset
Fri Jun 08, 2018 10:01:41: Breakpoint hit: Code @ main.c:106.5, type: default (auto) 


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:02:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:02:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:02:07: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:02:07: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:02:07: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:02:07: Initial reset was performed
Fri Jun 08, 2018 10:02:07: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:02:07: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:02:07: Target reset
Fri Jun 08, 2018 10:02:08: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:02:08: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:02:08: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:02:08: 3776 bytes downloaded into FLASH and verified (3.33 Kbytes/sec)
Fri Jun 08, 2018 10:02:08: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:02:08: Software reset was performed
Fri Jun 08, 2018 10:02:08: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:03:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:03:04: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:03:06: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:03:06: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:03:06: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:03:06: Initial reset was performed
Fri Jun 08, 2018 10:03:06: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 10:03:06: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:03:06: Target reset
Fri Jun 08, 2018 10:03:07: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:03:07: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:03:07: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:03:07: 3772 bytes downloaded into FLASH and verified (3.32 Kbytes/sec)
Fri Jun 08, 2018 10:03:07: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:03:07: Software reset was performed
Fri Jun 08, 2018 10:03:07: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:03:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:03:38: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:03:40: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:03:40: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:03:40: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:03:40: Initial reset was performed
Fri Jun 08, 2018 10:03:40: 736 bytes downloaded and verified (5.75 Kbytes/sec)
Fri Jun 08, 2018 10:03:40: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:03:40: Target reset
Fri Jun 08, 2018 10:03:41: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:03:41: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:03:41: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:03:41: 3772 bytes downloaded into FLASH and verified (3.47 Kbytes/sec)
Fri Jun 08, 2018 10:03:41: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:03:41: Software reset was performed
Fri Jun 08, 2018 10:03:41: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:07:26: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:07:26: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:07:28: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:07:28: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:07:28: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:07:28: Initial reset was performed
Fri Jun 08, 2018 10:07:28: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 10:07:28: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:07:28: Target reset
Fri Jun 08, 2018 10:07:29: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:07:29: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:07:29: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:07:29: 3772 bytes downloaded into FLASH and verified (3.32 Kbytes/sec)
Fri Jun 08, 2018 10:07:29: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:07:29: Software reset was performed
Fri Jun 08, 2018 10:07:29: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:09:28: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:09:28: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:09:30: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:09:30: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:09:30: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:09:30: Initial reset was performed
Fri Jun 08, 2018 10:09:30: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Jun 08, 2018 10:09:30: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:09:30: Target reset
Fri Jun 08, 2018 10:09:31: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:09:31: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:09:31: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:09:31: 3772 bytes downloaded into FLASH and verified (3.33 Kbytes/sec)
Fri Jun 08, 2018 10:09:31: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:09:31: Software reset was performed
Fri Jun 08, 2018 10:09:31: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:29:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:29:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:29:32: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:29:32: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:29:32: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:29:32: Initial reset was performed
Fri Jun 08, 2018 10:29:32: 736 bytes downloaded and verified (6.59 Kbytes/sec)
Fri Jun 08, 2018 10:29:32: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:29:32: Target reset
Fri Jun 08, 2018 10:29:33: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:29:33: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:29:33: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:29:33: 4432 bytes downloaded into FLASH and verified (3.85 Kbytes/sec)
Fri Jun 08, 2018 10:29:33: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:29:33: Software reset was performed
Fri Jun 08, 2018 10:29:33: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:29:58: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:29:59: Fatal error: ST-Link Connection error   Session aborted!


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:30:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:30:02: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:30:04: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:30:04: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:30:04: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:30:04: Initial reset was performed
Fri Jun 08, 2018 10:30:04: 736 bytes downloaded and verified (5.80 Kbytes/sec)
Fri Jun 08, 2018 10:30:04: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:30:04: Target reset
Fri Jun 08, 2018 10:30:05: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:30:05: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:30:05: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:30:05: 4440 bytes downloaded into FLASH and verified (3.81 Kbytes/sec)
Fri Jun 08, 2018 10:30:05: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:30:05: Software reset was performed
Fri Jun 08, 2018 10:30:05: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:30:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:30:31: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:30:33: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:30:33: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:30:33: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:30:33: Initial reset was performed
Fri Jun 08, 2018 10:30:33: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 10:30:33: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:30:33: Target reset
Fri Jun 08, 2018 10:30:34: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:30:34: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:30:34: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:30:34: 4444 bytes downloaded into FLASH and verified (3.81 Kbytes/sec)
Fri Jun 08, 2018 10:30:34: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:30:34: Software reset was performed
Fri Jun 08, 2018 10:30:34: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:31:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:31:30: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:31:32: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:31:32: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:31:32: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:31:32: Initial reset was performed
Fri Jun 08, 2018 10:31:32: 736 bytes downloaded and verified (6.53 Kbytes/sec)
Fri Jun 08, 2018 10:31:32: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:31:32: Target reset
Fri Jun 08, 2018 10:31:33: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:31:33: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:31:33: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:31:33: 4444 bytes downloaded into FLASH and verified (3.76 Kbytes/sec)
Fri Jun 08, 2018 10:31:33: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:31:33: Software reset was performed
Fri Jun 08, 2018 10:31:33: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:32:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:32:33: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:32:35: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:32:35: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:32:35: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:32:35: Initial reset was performed
Fri Jun 08, 2018 10:32:35: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:32:35: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:32:35: Target reset
Fri Jun 08, 2018 10:32:36: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:32:36: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:32:36: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:32:36: 4444 bytes downloaded into FLASH and verified (3.76 Kbytes/sec)
Fri Jun 08, 2018 10:32:36: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:32:36: Software reset was performed
Fri Jun 08, 2018 10:32:36: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:36:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:36:45: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:36:47: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:36:47: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:36:47: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:36:47: Initial reset was performed
Fri Jun 08, 2018 10:36:47: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:36:47: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:36:47: Target reset
Fri Jun 08, 2018 10:36:48: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:36:48: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:36:48: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:36:48: 4444 bytes downloaded into FLASH and verified (3.71 Kbytes/sec)
Fri Jun 08, 2018 10:36:48: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:36:48: Software reset was performed
Fri Jun 08, 2018 10:36:48: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:38:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:38:54: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:38:56: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:38:56: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:38:56: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:38:56: Initial reset was performed
Fri Jun 08, 2018 10:38:56: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 10:38:56: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:38:56: Target reset
Fri Jun 08, 2018 10:38:57: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:38:57: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:38:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:38:57: 4444 bytes downloaded into FLASH and verified (3.86 Kbytes/sec)
Fri Jun 08, 2018 10:38:57: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:38:57: Software reset was performed
Fri Jun 08, 2018 10:38:57: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:43:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:43:52: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:43:54: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:43:54: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:43:54: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:43:54: Initial reset was performed
Fri Jun 08, 2018 10:43:54: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Jun 08, 2018 10:43:54: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:43:54: Target reset
Fri Jun 08, 2018 10:43:55: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:43:55: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:43:55: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:43:55: 4516 bytes downloaded into FLASH and verified (3.77 Kbytes/sec)
Fri Jun 08, 2018 10:43:55: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:43:55: Software reset was performed
Fri Jun 08, 2018 10:43:55: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:45:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:45:50: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:45:52: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:45:52: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:45:52: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:45:52: Initial reset was performed
Fri Jun 08, 2018 10:45:52: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Jun 08, 2018 10:45:52: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:45:52: Target reset
Fri Jun 08, 2018 10:45:53: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:45:53: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:45:53: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:45:53: 4568 bytes downloaded into FLASH and verified (3.86 Kbytes/sec)
Fri Jun 08, 2018 10:45:53: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:45:53: Software reset was performed
Fri Jun 08, 2018 10:45:53: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:48:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:48:46: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:48:48: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:48:48: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:48:48: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:48:48: Initial reset was performed
Fri Jun 08, 2018 10:48:48: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 10:48:48: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:48:48: Target reset
Fri Jun 08, 2018 10:48:49: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:48:49: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:48:49: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:48:49: 4568 bytes downloaded into FLASH and verified (3.92 Kbytes/sec)
Fri Jun 08, 2018 10:48:49: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:48:49: Software reset was performed
Fri Jun 08, 2018 10:48:49: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:49:37: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:49:37: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:49:39: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:49:39: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:49:39: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:49:39: Initial reset was performed
Fri Jun 08, 2018 10:49:39: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 10:49:39: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:49:39: Target reset
Fri Jun 08, 2018 10:49:40: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:49:40: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:49:40: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:49:40: 4572 bytes downloaded into FLASH and verified (3.98 Kbytes/sec)
Fri Jun 08, 2018 10:49:40: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:49:40: Software reset was performed
Fri Jun 08, 2018 10:49:40: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:49:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:49:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:49:57: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:49:57: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:49:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:49:57: Initial reset was performed
Fri Jun 08, 2018 10:49:57: 736 bytes downloaded and verified (7.65 Kbytes/sec)
Fri Jun 08, 2018 10:49:57: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:49:57: Target reset
Fri Jun 08, 2018 10:49:58: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:49:58: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:49:58: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:49:58: 4572 bytes downloaded into FLASH and verified (3.82 Kbytes/sec)
Fri Jun 08, 2018 10:49:58: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:49:58: Software reset was performed
Fri Jun 08, 2018 10:49:58: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:50:29: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:50:29: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:50:31: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:50:31: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:50:31: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:50:31: Initial reset was performed
Fri Jun 08, 2018 10:50:31: 736 bytes downloaded and verified (9.21 Kbytes/sec)
Fri Jun 08, 2018 10:50:31: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:50:31: Target reset
Fri Jun 08, 2018 10:50:32: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:50:32: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:50:32: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:50:32: 4572 bytes downloaded into FLASH and verified (3.76 Kbytes/sec)
Fri Jun 08, 2018 10:50:32: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:50:32: Software reset was performed
Fri Jun 08, 2018 10:50:32: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:53:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:53:51: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:53:53: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:53:53: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:53:53: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:53:53: Initial reset was performed
Fri Jun 08, 2018 10:53:53: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:53:53: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:53:53: Target reset
Fri Jun 08, 2018 10:53:54: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:53:54: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:53:54: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:53:54: 4572 bytes downloaded into FLASH and verified (3.71 Kbytes/sec)
Fri Jun 08, 2018 10:53:54: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:53:54: Software reset was performed
Fri Jun 08, 2018 10:53:54: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:54:19: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:54:19: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:54:21: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:54:21: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:54:21: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:54:21: Initial reset was performed
Fri Jun 08, 2018 10:54:21: 736 bytes downloaded and verified (7.73 Kbytes/sec)
Fri Jun 08, 2018 10:54:21: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:54:21: Target reset
Fri Jun 08, 2018 10:54:22: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:54:22: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:54:22: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:54:22: 4572 bytes downloaded into FLASH and verified (3.76 Kbytes/sec)
Fri Jun 08, 2018 10:54:22: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:54:22: Software reset was performed
Fri Jun 08, 2018 10:54:22: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:54:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:54:55: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:54:57: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:54:57: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:54:57: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:54:57: Initial reset was performed
Fri Jun 08, 2018 10:54:57: 736 bytes downloaded and verified (11.41 Kbytes/sec)
Fri Jun 08, 2018 10:54:57: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:54:57: Target reset
Fri Jun 08, 2018 10:54:58: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:54:58: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:54:58: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:54:58: 4572 bytes downloaded into FLASH and verified (4.03 Kbytes/sec)
Fri Jun 08, 2018 10:54:58: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:54:58: Software reset was performed
Fri Jun 08, 2018 10:54:58: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:55:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:55:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:55:12: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:55:12: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:55:12: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:55:12: Initial reset was performed
Fri Jun 08, 2018 10:55:12: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:55:12: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:55:12: Target reset
Fri Jun 08, 2018 10:55:13: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:55:13: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:55:13: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:55:13: 4572 bytes downloaded into FLASH and verified (3.87 Kbytes/sec)
Fri Jun 08, 2018 10:55:13: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:55:13: Software reset was performed
Fri Jun 08, 2018 10:55:13: Target reset


 << Logging to file resumes >> 

Fri Jun 08, 2018 10:56:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\debugger\ST\STM32F1xx_XL.dmac
Fri Jun 08, 2018 10:56:10: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:56:12: Connected to ST-Link/V2-1  Firmware V2.J27.S15 (Probe no: F171A561)
Fri Jun 08, 2018 10:56:12: Selecting SWD as current target interface.

Fri Jun 08, 2018 10:56:12: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:56:12: Initial reset was performed
Fri Jun 08, 2018 10:56:12: 736 bytes downloaded and verified (11.59 Kbytes/sec)
Fri Jun 08, 2018 10:56:12: Loaded debugee: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxxRAM10K.out
Fri Jun 08, 2018 10:56:12: Target reset
Fri Jun 08, 2018 10:56:13: Unloaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 7.2\arm\config\flashloader\ST\FlashSTM32F10xxx.mac
Fri Jun 08, 2018 10:56:13: Downloaded G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out to flash memory.
Fri Jun 08, 2018 10:56:13: Hardware reset with strategy 0 was performed
Fri Jun 08, 2018 10:56:13: 4572 bytes downloaded into FLASH and verified (3.82 Kbytes/sec)
Fri Jun 08, 2018 10:56:13: Loaded debugee: G:\ColinZhao_Designed_Files\TAOBAO_MODULE_TEST_CODE\STM32_DAC_AD7606\EVARM\Debug\Exe\STM32LED.out
Fri Jun 08, 2018 10:56:13: Software reset was performed
Fri Jun 08, 2018 10:56:13: Target reset
