# Copyright 2019-2021 T-Head Semiconductor Co., Ltd.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
{
  name: "spike",
  target_dir: "../../build/vendor/rv_spike_dir",
  patch_dir: "patches/rv_spike",

  upstream: {
    url: "https://github.com/riscv-software-src/riscv-isa-sim.git",
    rev: "7dbb7c353ff8877a0d194845acf298c7c3f6f961",
  },
    
  patch_repo: {
    url: "https://github.com/T-head-Semi/riscv-isa-sim.git",
    rev_base: "feature_force_vendor_base",
    rev_patched: "feature_force_vendor_develop",
  }
}
