INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Full_Subtractor/Full_Subtractor.srcs/sources_1/new/Full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Full_Subtractor/Full_Subtractor.srcs/sim_1/new/Full_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_full_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/Full_Subtractor/Full_Subtractor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
