Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Test_func_synth xil_defaultlib.Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 14 for port 'clk' [D:/Verilog Projects/Checking_2/Checking_2.srcs/sim_1/new/Test.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.JKFF
Compiling module xil_defaultlib.JKFF_24
Compiling module xil_defaultlib.JKFF_25
Compiling module xil_defaultlib.JKFF_26
Compiling module xil_defaultlib.JKFF_27
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.DFF_20
Compiling module xil_defaultlib.DFF_21
Compiling module xil_defaultlib.DFF_22
Compiling module xil_defaultlib.DFF_23
Compiling module xil_defaultlib.Stat_Reg
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.DFF_15
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.DFF_16
Compiling module xil_defaultlib.DFF_17
Compiling module xil_defaultlib.DFF_18
Compiling module xil_defaultlib.DFF_19
Compiling module xil_defaultlib.MAR
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.DFF_11
Compiling module xil_defaultlib.DFF_12
Compiling module xil_defaultlib.DFF_13
Compiling module xil_defaultlib.DFF_14
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.DFF_7
Compiling module xil_defaultlib.DFF_8
Compiling module xil_defaultlib.DFF_9
Compiling module xil_defaultlib.DFF_10
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.DFF_3
Compiling module xil_defaultlib.DFF_4
Compiling module xil_defaultlib.DFF_5
Compiling module xil_defaultlib.DFF_6
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.DFF_0
Compiling module xil_defaultlib.DFF_1
Compiling module xil_defaultlib.DFF_2
Compiling module xil_defaultlib.B
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_func_synth
