Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03-SP2_Full64; Runtime version M-2017.03-SP2_Full64;  Nov 11 13:35 2021
VCD+ Writer M-2017.03-SP2_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/home/polaris/sxie/tsmc65/verilog/HighSpeedProject/inter.vpd' was opened successfully.
Opening UVM/VMM Reference...
1000000 ps
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1000000 ps
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Mon Nov 15 20:00:53 2021
Updating preference file: /home/polaris/sxie/.synopsys_dve_prefs.tcl
