vendor_name = ModelSim
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/vga_sync.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/vga_ram_dual.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/vga_font_rom.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/vga_controller.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/ps2_keyboard.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/keyboard_controller.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/test_sisa.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/driver7Segmentos.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/multi.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Reductora.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/SRAMController.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/sisa.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/MemoryController.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/unidad_control.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/regfile.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/proc.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/datapath.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/control_l.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/alu.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/multiplicador.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/controladores_IO.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Pulsadors.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Interruptors.vhd
source_file = 1, stp2.stp
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Timer.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Interrupt_controller.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/Exception_controller.vhd
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/ProcesadorBase.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/lpm_divide_3gm.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/sign_div_unsign_dnh.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/alt_u_div_s5f.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/add_sub_lkc.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/add_sub_mkc.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/lpm_divide_rto.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/abs_divider_8dg.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/lpm_abs_2s9.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/mult_l8t.tdf
source_file = 1, //vmware-host/Shared Folders/UPC/PEC/PEC-FIB/Final_Processador/Etapa7.3/db/mult_h1t.tdf
design_name = sisa
instance = comp, \pro0|e0|reg0|registres_sistema[1][0]\, pro0|e0|reg0|registres_sistema[1][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][0]\, pro0|e0|reg0|registres_sistema[3][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]\, pro0|e0|reg0|registres_sistema[0][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][1]\, pro0|e0|reg0|registres_sistema[2][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][1]\, pro0|e0|reg0|registres_sistema[3][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][15]\, pro0|e0|reg0|registres_sistema[1][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][15]\, pro0|e0|reg0|registres_sistema[3][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][2]\, pro0|e0|reg0|registres_sistema[2][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][2]\, pro0|e0|reg0|registres_sistema[3][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][4]\, pro0|e0|reg0|registres_sistema[1][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][4]\, pro0|e0|reg0|registres_sistema[3][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][3]\, pro0|e0|reg0|registres_sistema[1][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][3]\, pro0|e0|reg0|registres_sistema[2][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][8]\, pro0|e0|reg0|registres_sistema[3][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][7]\, pro0|e0|reg0|registres_sistema[1][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][6]\, pro0|e0|reg0|registres_sistema[1][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][6]\, pro0|e0|reg0|registres_sistema[0][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][6]\, pro0|e0|reg0|registres_sistema[7][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][5]\, pro0|e0|reg0|registres_sistema[1][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][5]\, pro0|e0|reg0|registres_sistema[0][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][5]\, pro0|e0|reg0|registres_sistema[7][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][14]\, pro0|e0|reg0|registres_sistema[3][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][12]\, pro0|e0|reg0|registres_sistema[3][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][11]\, pro0|e0|reg0|registres_sistema[3][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][9]\, pro0|e0|reg0|registres_sistema[1][9], sisa, 1
instance = comp, \pro0|e0|alu0|Add0~12\, pro0|e0|alu0|Add0~12, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~16\, pro0|e0|alu0|Add0~16, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~22\, pro0|e0|alu0|Add0~22, sisa, 1
instance = comp, \pro0|e0|alu0|mul|Mult0|auto_generated|mac_out2\, pro0|e0|alu0|mul|Mult0|auto_generated|mac_out2, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~42\, pro0|e0|alu0|Add2~42, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|mul|Mult1|auto_generated|mac_out2\, pro0|e0|alu0|mul|Mult1|auto_generated|mac_out2, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~47\, pro0|e0|alu0|Add2~47, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~50\, pro0|e0|alu0|Add2~50, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~53\, pro0|e0|alu0|Add2~53, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~62\, pro0|e0|alu0|Add2~62, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~65\, pro0|e0|alu0|Add2~65, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~71\, pro0|e0|alu0|Add2~71, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~74\, pro0|e0|alu0|Add2~74, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~77\, pro0|e0|alu0|Add2~77, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~80\, pro0|e0|alu0|Add2~80, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~83\, pro0|e0|alu0|Add2~83, sisa, 1
instance = comp, \pro0|c0|nou_pc[14]\, pro0|c0|nou_pc[14], sisa, 1
instance = comp, \pro0|e0|alu0|Add2~86\, pro0|e0|alu0|Add2~86, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][0]~47\, pro0|e0|reg0|registres_sistema[1][0]~47, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][0]~46\, pro0|e0|reg0|registres_sistema[3][0]~46, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][1]~16\, pro0|e0|reg0|registres_sistema[3][1]~16, sisa, 1
instance = comp, \io0|io_ports[21][15]\, io0|io_ports[21][15], sisa, 1
instance = comp, \pro0|c0|Add1~26\, pro0|c0|Add1~26, sisa, 1
instance = comp, \io0|io_ports[21][13]\, io0|io_ports[21][13], sisa, 1
instance = comp, \io0|io_ports[21][9]\, io0|io_ports[21][9], sisa, 1
instance = comp, \io0|io_ports[8][5]\, io0|io_ports[8][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][3]~89\, pro0|e0|reg0|registres_sistema[1][3]~89, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][4]~91\, pro0|e0|reg0|registres_sistema[1][4]~91, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][5]~93\, pro0|e0|reg0|registres_sistema[1][5]~93, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][6]~95\, pro0|e0|reg0|registres_sistema[1][6]~95, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][7]~97\, pro0|e0|reg0|registres_sistema[1][7]~97, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][9]~101\, pro0|e0|reg0|registres_sistema[1][9]~101, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][14]~111\, pro0|e0|reg0|registres_sistema[1][14]~111, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][15]~113\, pro0|e0|reg0|registres_sistema[1][15]~113, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][15]~18\, pro0|e0|reg0|registres_sistema[3][15]~18, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][2]~44\, pro0|e0|reg0|registres_sistema[3][2]~44, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][4]~40\, pro0|e0|reg0|registres_sistema[3][4]~40, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][8]~32\, pro0|e0|reg0|registres_sistema[3][8]~32, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][14]~20\, pro0|e0|reg0|registres_sistema[3][14]~20, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][12]~24\, pro0|e0|reg0|registres_sistema[3][12]~24, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][11]~26\, pro0|e0|reg0|registres_sistema[3][11]~26, sisa, 1
instance = comp, \pro0|c0|nou_pc[3]~19\, pro0|c0|nou_pc[3]~19, sisa, 1
instance = comp, \pro0|c0|nou_pc[13]~39\, pro0|c0|nou_pc[13]~39, sisa, 1
instance = comp, \pro0|c0|nou_pc[14]~41\, pro0|c0|nou_pc[14]~41, sisa, 1
instance = comp, \pro0|c0|nou_pc[15]~43\, pro0|c0|nou_pc[15]~43, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[7]\, io0|kb0|k0|rx_ascii[7], sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[2]\, io0|kb0|k0|rx_ascii[2], sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[1]\, io0|kb0|k0|rx_ascii[1], sisa, 1
instance = comp, \io0|switch0|nested_canvi\, io0|switch0|nested_canvi, sisa, 1
instance = comp, \io0|contador_milisegundos[15]\, io0|contador_milisegundos[15], sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_clk_l\, io0|kb0|k0|m1_state.m1_tx_clk_l, sisa, 1
instance = comp, \io0|timer0|Add0~24\, io0|timer0|Add0~24, sisa, 1
instance = comp, \io0|timer0|Add0~27\, io0|timer0|Add0~27, sisa, 1
instance = comp, \io0|timer0|Add0~30\, io0|timer0|Add0~30, sisa, 1
instance = comp, \io0|timer0|Add0~33\, io0|timer0|Add0~33, sisa, 1
instance = comp, \io0|timer0|Add0~39\, io0|timer0|Add0~39, sisa, 1
instance = comp, \io0|timer0|Add0~41\, io0|timer0|Add0~41, sisa, 1
instance = comp, \io0|timer0|Add0~84\, io0|timer0|Add0~84, sisa, 1
instance = comp, \io0|timer0|Add0~86\, io0|timer0|Add0~86, sisa, 1
instance = comp, \io0|timer0|Add0~96\, io0|timer0|Add0~96, sisa, 1
instance = comp, \io0|timer0|Add0~100\, io0|timer0|Add0~100, sisa, 1
instance = comp, \red0|Add0~0\, red0|Add0~0, sisa, 1
instance = comp, \red0|Add0~2\, red0|Add0~2, sisa, 1
instance = comp, \red0|Add0~4\, red0|Add0~4, sisa, 1
instance = comp, \red0|Add0~6\, red0|Add0~6, sisa, 1
instance = comp, \red0|Add0~8\, red0|Add0~8, sisa, 1
instance = comp, \red0|Add0~10\, red0|Add0~10, sisa, 1
instance = comp, \red0|Add0~12\, red0|Add0~12, sisa, 1
instance = comp, \red0|Add0~14\, red0|Add0~14, sisa, 1
instance = comp, \red0|Add0~16\, red0|Add0~16, sisa, 1
instance = comp, \red0|Add0~18\, red0|Add0~18, sisa, 1
instance = comp, \red0|Add0~20\, red0|Add0~20, sisa, 1
instance = comp, \red0|Add0~22\, red0|Add0~22, sisa, 1
instance = comp, \red0|Add0~24\, red0|Add0~24, sisa, 1
instance = comp, \red0|Add0~26\, red0|Add0~26, sisa, 1
instance = comp, \red0|Add0~28\, red0|Add0~28, sisa, 1
instance = comp, \red0|Add0~30\, red0|Add0~30, sisa, 1
instance = comp, \red0|Add0~32\, red0|Add0~32, sisa, 1
instance = comp, \red0|Add0~34\, red0|Add0~34, sisa, 1
instance = comp, \red0|Add0~36\, red0|Add0~36, sisa, 1
instance = comp, \red0|Add0~38\, red0|Add0~38, sisa, 1
instance = comp, \red0|Add0~40\, red0|Add0~40, sisa, 1
instance = comp, \red0|Add0~42\, red0|Add0~42, sisa, 1
instance = comp, \red0|Add0~44\, red0|Add0~44, sisa, 1
instance = comp, \red0|Add0~46\, red0|Add0~46, sisa, 1
instance = comp, \red0|Add0~48\, red0|Add0~48, sisa, 1
instance = comp, \red0|Add0~50\, red0|Add0~50, sisa, 1
instance = comp, \red0|Add0~52\, red0|Add0~52, sisa, 1
instance = comp, \red0|Add0~54\, red0|Add0~54, sisa, 1
instance = comp, \red0|Add0~56\, red0|Add0~56, sisa, 1
instance = comp, \red0|Add0~58\, red0|Add0~58, sisa, 1
instance = comp, \red0|Add0~60\, red0|Add0~60, sisa, 1
instance = comp, \red0|Add0~62\, red0|Add0~62, sisa, 1
instance = comp, \red0|Add0~64\, red0|Add0~64, sisa, 1
instance = comp, \red0|Add0~66\, red0|Add0~66, sisa, 1
instance = comp, \red0|Add0~68\, red0|Add0~68, sisa, 1
instance = comp, \red0|Add0~70\, red0|Add0~70, sisa, 1
instance = comp, \red0|Add0~72\, red0|Add0~72, sisa, 1
instance = comp, \red0|Add0~74\, red0|Add0~74, sisa, 1
instance = comp, \red0|Add0~76\, red0|Add0~76, sisa, 1
instance = comp, \red0|Add0~78\, red0|Add0~78, sisa, 1
instance = comp, \red0|Add0~80\, red0|Add0~80, sisa, 1
instance = comp, \red0|Add0~82\, red0|Add0~82, sisa, 1
instance = comp, \red0|Add0~84\, red0|Add0~84, sisa, 1
instance = comp, \red0|Add0~86\, red0|Add0~86, sisa, 1
instance = comp, \red0|Add0~88\, red0|Add0~88, sisa, 1
instance = comp, \red0|Add0~90\, red0|Add0~90, sisa, 1
instance = comp, \red0|Add0~92\, red0|Add0~92, sisa, 1
instance = comp, \red0|Add0~94\, red0|Add0~94, sisa, 1
instance = comp, \red0|Add0~96\, red0|Add0~96, sisa, 1
instance = comp, \red0|Add0~98\, red0|Add0~98, sisa, 1
instance = comp, \red0|Add0~100\, red0|Add0~100, sisa, 1
instance = comp, \red0|Add0~102\, red0|Add0~102, sisa, 1
instance = comp, \red0|Add0~104\, red0|Add0~104, sisa, 1
instance = comp, \red0|Add0~106\, red0|Add0~106, sisa, 1
instance = comp, \red0|Add0~108\, red0|Add0~108, sisa, 1
instance = comp, \red0|Add0~110\, red0|Add0~110, sisa, 1
instance = comp, \red0|Add0~112\, red0|Add0~112, sisa, 1
instance = comp, \red0|Add0~114\, red0|Add0~114, sisa, 1
instance = comp, \red0|Add0~116\, red0|Add0~116, sisa, 1
instance = comp, \red0|Add0~118\, red0|Add0~118, sisa, 1
instance = comp, \red0|Add0~120\, red0|Add0~120, sisa, 1
instance = comp, \red0|Add0~122\, red0|Add0~122, sisa, 1
instance = comp, \red0|Add0~124\, red0|Add0~124, sisa, 1
instance = comp, \red0|Add0~126\, red0|Add0~126, sisa, 1
instance = comp, \io0|Add1~2\, io0|Add1~2, sisa, 1
instance = comp, \io0|contador_milisegundos[14]~46\, io0|contador_milisegundos[14]~46, sisa, 1
instance = comp, \io0|contador_milisegundos[15]~48\, io0|contador_milisegundos[15]~48, sisa, 1
instance = comp, \io0|Add1~12\, io0|Add1~12, sisa, 1
instance = comp, \io0|Add1~26\, io0|Add1~26, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[2]\, io0|kb0|k0|timer_5usec_count[2], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[4]\, io0|kb0|k0|timer_5usec_count[4], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[5]\, io0|kb0|k0|timer_5usec_count[5], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[7]\, io0|kb0|k0|timer_5usec_count[7], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[6]\, io0|kb0|k0|timer_5usec_count[6], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[3]\, io0|kb0|k0|timer_60usec_count[3], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[4]\, io0|kb0|k0|timer_60usec_count[4], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[6]\, io0|kb0|k0|timer_60usec_count[6], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[8]\, io0|kb0|k0|timer_60usec_count[8], sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_wait_keyboard_ack\, io0|kb0|k0|m1_state.m1_tx_wait_keyboard_ack, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[2]~13\, io0|kb0|k0|timer_5usec_count[2]~13, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[3]~15\, io0|kb0|k0|timer_5usec_count[3]~15, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[4]~17\, io0|kb0|k0|timer_5usec_count[4]~17, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[5]~19\, io0|kb0|k0|timer_5usec_count[5]~19, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[6]~21\, io0|kb0|k0|timer_5usec_count[6]~21, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[7]~23\, io0|kb0|k0|timer_5usec_count[7]~23, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[3]~19\, io0|kb0|k0|timer_60usec_count[3]~19, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[4]~21\, io0|kb0|k0|timer_60usec_count[4]~21, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[6]~25\, io0|kb0|k0|timer_60usec_count[6]~25, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[8]~29\, io0|kb0|k0|timer_60usec_count[8]~29, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_error_no_keyboard_ack\, io0|kb0|k0|m1_state.m1_tx_error_no_keyboard_ack, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_done_recovery\, io0|kb0|k0|m1_state.m1_tx_done_recovery, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][0]\, pro0|e0|reg0|registres[5][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][0]\, pro0|e0|reg0|registres[6][0], sisa, 1
instance = comp, \pro0|e0|reg0|Mux15~0\, pro0|e0|reg0|Mux15~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux15~1\, pro0|e0|reg0|Mux15~1, sisa, 1
instance = comp, \pro0|c0|c0|Equal0~0\, pro0|c0|c0|Equal0~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][0]\, pro0|e0|reg0|registres_sistema[5][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][1]\, pro0|e0|reg0|registres_sistema[4][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][1]\, pro0|e0|reg0|registres_sistema[6][1], sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~23\, pro0|e0|reg0|a[1]~23, sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~24\, pro0|e0|reg0|a[1]~24, sisa, 1
instance = comp, \pro0|e0|reg0|Mux14~0\, pro0|e0|reg0|Mux14~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux14~1\, pro0|e0|reg0|Mux14~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][1]\, pro0|e0|reg0|registres[1][1], sisa, 1
instance = comp, \pro0|e0|reg0|Mux14~2\, pro0|e0|reg0|Mux14~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][1]\, pro0|e0|reg0|registres[3][1], sisa, 1
instance = comp, \pro0|e0|reg0|Mux14~3\, pro0|e0|reg0|Mux14~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux14~4\, pro0|e0|reg0|Mux14~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~25\, pro0|e0|reg0|a[1]~25, sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~26\, pro0|e0|reg0|a[1]~26, sisa, 1
instance = comp, \pro0|e0|y[0]~0\, pro0|e0|y[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~4\, pro0|e0|alu0|ShiftLeft0~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][15]\, pro0|e0|reg0|registres[1][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][15]\, pro0|e0|reg0|registres[3][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][14]\, pro0|e0|reg0|registres[4][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][9]\, pro0|e0|reg0|registres[4][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux38~2\, pro0|e0|reg0|Mux38~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][9]\, pro0|e0|reg0|registres[7][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux38~3\, pro0|e0|reg0|Mux38~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][11]\, pro0|e0|reg0|registres[4][11], sisa, 1
instance = comp, \pro0|e0|reg0|Mux36~2\, pro0|e0|reg0|Mux36~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][11]\, pro0|e0|reg0|registres[7][11], sisa, 1
instance = comp, \pro0|e0|reg0|Mux36~3\, pro0|e0|reg0|Mux36~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux41~0\, pro0|e0|reg0|Mux41~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux41~1\, pro0|e0|reg0|Mux41~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][7]\, pro0|e0|reg0|registres[5][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][7]\, pro0|e0|reg0|registres[4][7], sisa, 1
instance = comp, \pro0|e0|reg0|Mux40~2\, pro0|e0|reg0|Mux40~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux40~3\, pro0|e0|reg0|Mux40~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][8]\, pro0|e0|reg0|registres[2][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][8]\, pro0|e0|reg0|registres[6][8], sisa, 1
instance = comp, \pro0|e0|reg0|Mux39~2\, pro0|e0|reg0|Mux39~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][8]\, pro0|e0|reg0|registres[7][8], sisa, 1
instance = comp, \pro0|e0|reg0|Mux39~3\, pro0|e0|reg0|Mux39~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][4]\, pro0|e0|reg0|registres[2][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][4]\, pro0|e0|reg0|registres[5][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][4]\, pro0|e0|reg0|registres[4][4], sisa, 1
instance = comp, \pro0|e0|reg0|Mux43~2\, pro0|e0|reg0|Mux43~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux43~3\, pro0|e0|reg0|Mux43~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][5]\, pro0|e0|reg0|registres[6][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][3]\, pro0|e0|reg0|registres[4][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][2]\, pro0|e0|reg0|registres[3][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][2]\, pro0|e0|reg0|registres[5][2], sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~10\, pro0|e0|alu0|Mux14~10, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][15]\, pro0|e0|reg0|registres_sistema[6][15], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~0\, pro0|e0|alu0|ShiftRight1~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][4]\, pro0|e0|reg0|registres_sistema[2][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][4]\, pro0|e0|reg0|registres_sistema[5][4], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~1\, pro0|e0|alu0|ShiftRight1~1, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~2\, pro0|e0|alu0|ShiftRight1~2, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~2\, pro0|e0|alu0|ShiftRight0~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][6]\, pro0|e0|reg0|registres_sistema[5][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][5]\, pro0|e0|reg0|registres_sistema[2][5], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~3\, pro0|e0|alu0|ShiftRight1~3, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~3\, pro0|e0|alu0|ShiftRight0~3, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~4\, pro0|e0|alu0|ShiftRight1~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][14]\, pro0|e0|reg0|registres_sistema[2][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][14]\, pro0|e0|reg0|registres_sistema[5][14], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~5\, pro0|e0|alu0|ShiftRight1~5, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~6\, pro0|e0|alu0|ShiftRight1~6, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][11]\, pro0|e0|reg0|registres_sistema[5][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][9]\, pro0|e0|reg0|registres_sistema[2][9], sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~11\, pro0|e0|alu0|Mux14~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~12\, pro0|e0|alu0|Mux14~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~13\, pro0|e0|alu0|Mux14~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~14\, pro0|e0|alu0|Mux14~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~15\, pro0|e0|alu0|Mux14~15, sisa, 1
instance = comp, \pro0|c0|c0|Mux11~0\, pro0|c0|c0|Mux11~0, sisa, 1
instance = comp, \pro0|c0|c0|Mux13~0\, pro0|c0|c0|Mux13~0, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~38\, pro0|e0|alu0|Add2~38, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~39\, pro0|e0|alu0|Add2~39, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[13]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[11]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[9]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[115]~32, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[132]~40, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[151]~47, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[150]~48, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[185]~68, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~19\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[3]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[203]~79, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[200]~82, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[192]~90, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[217]~95, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[213]~99, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[235]~108, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[233]~110, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[230]~113, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[224]~119, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[32]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[66]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[81]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[117]~30, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[136]~36, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[153]~45, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[152]~46, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[169]~56, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[168]~57, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[186]~67, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[185]~68, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[176]~77, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[203]~79, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[202]~80, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[201]~81, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[219]~93, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~37\, pro0|e0|alu0|Mux13~37, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~39\, pro0|e0|alu0|Mux13~39, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~40\, pro0|e0|alu0|Mux13~40, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~41\, pro0|e0|alu0|Mux13~41, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~42\, pro0|e0|alu0|Mux13~42, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~11\, pro0|e0|alu0|ShiftRight1~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~43\, pro0|e0|alu0|Mux13~43, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~44\, pro0|e0|alu0|Mux13~44, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~49\, pro0|e0|alu0|Mux13~49, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~46\, pro0|e0|alu0|Add2~46, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~50\, pro0|e0|alu0|Mux13~50, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~56\, pro0|e0|alu0|Mux13~56, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~15\, pro0|e0|alu0|ShiftRight1~15, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~14\, pro0|e0|alu0|ShiftRight0~14, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~15\, pro0|e0|alu0|ShiftRight0~15, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~9\, pro0|e0|alu0|ShiftLeft0~9, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~10\, pro0|e0|alu0|ShiftLeft0~10, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~11\, pro0|e0|alu0|ShiftLeft0~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~4\, pro0|e0|alu0|Mux12~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~4\, pro0|e0|alu0|Mux4~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~5\, pro0|e0|alu0|Mux12~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~6\, pro0|e0|alu0|Mux12~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~7\, pro0|e0|alu0|Mux12~7, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~16\, pro0|e0|alu0|ShiftRight1~16, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~17\, pro0|e0|alu0|ShiftRight1~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~8\, pro0|e0|alu0|Mux12~8, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~49\, pro0|e0|alu0|Add2~49, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~16\, pro0|e0|alu0|ShiftRight0~16, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~16\, pro0|e0|alu0|ShiftLeft0~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~13\, pro0|e0|alu0|Mux11~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~14\, pro0|e0|alu0|Mux11~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~15\, pro0|e0|alu0|Mux11~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~20\, pro0|e0|alu0|Mux11~20, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~52\, pro0|e0|alu0|Add2~52, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~21\, pro0|e0|alu0|Mux11~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~60\, pro0|e0|alu0|Mux13~60, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~4\, pro0|e0|alu0|Mux10~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~4\, pro0|e0|alu0|Mux9~4, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~17\, pro0|e0|alu0|ShiftLeft0~17, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~18\, pro0|e0|alu0|ShiftLeft0~18, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~19\, pro0|e0|alu0|ShiftLeft0~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~5\, pro0|e0|alu0|Mux10~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~6\, pro0|e0|alu0|Mux10~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~7\, pro0|e0|alu0|Mux10~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~5\, pro0|e0|alu0|Mux9~5, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~22\, pro0|e0|alu0|ShiftRight0~22, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~20\, pro0|e0|alu0|ShiftLeft0~20, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~21\, pro0|e0|alu0|ShiftLeft0~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~6\, pro0|e0|alu0|Mux9~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~7\, pro0|e0|alu0|Mux9~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~8\, pro0|e0|alu0|Mux9~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~9\, pro0|e0|alu0|Mux9~9, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~18\, pro0|e0|alu0|ShiftRight1~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~10\, pro0|e0|alu0|Mux8~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~11\, pro0|e0|alu0|Mux8~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~12\, pro0|e0|alu0|Mux8~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~13\, pro0|e0|alu0|Mux8~13, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~24\, pro0|e0|alu0|ShiftLeft0~24, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~25\, pro0|e0|alu0|ShiftLeft0~25, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~14\, pro0|e0|alu0|Mux8~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~15\, pro0|e0|alu0|Mux8~15, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~61\, pro0|e0|alu0|Add2~61, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~16\, pro0|e0|alu0|Mux8~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~17\, pro0|e0|alu0|Mux8~17, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~26\, pro0|e0|alu0|ShiftLeft0~26, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~23\, pro0|e0|alu0|ShiftRight0~23, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~7\, pro0|e0|alu0|Mux7~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~8\, pro0|e0|alu0|Mux7~8, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~28\, pro0|e0|alu0|ShiftLeft0~28, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~29\, pro0|e0|alu0|ShiftLeft0~29, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~16\, pro0|e0|alu0|Mux6~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~18\, pro0|e0|alu0|Mux6~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~19\, pro0|e0|alu0|Mux6~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~20\, pro0|e0|alu0|Mux6~20, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~25\, pro0|e0|alu0|Mux6~25, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~26\, pro0|e0|alu0|Mux6~26, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~67\, pro0|e0|alu0|Add2~67, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~11\, pro0|e0|alu0|Mux5~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~12\, pro0|e0|alu0|Mux5~12, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~70\, pro0|e0|alu0|Add2~70, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~33\, pro0|e0|alu0|ShiftLeft0~33, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~34\, pro0|e0|alu0|ShiftLeft0~34, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~35\, pro0|e0|alu0|ShiftLeft0~35, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~7\, pro0|e0|alu0|Mux4~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~8\, pro0|e0|alu0|Mux4~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~9\, pro0|e0|alu0|Mux4~9, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~73\, pro0|e0|alu0|Add2~73, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~2\, pro0|e0|alu0|Mux2~2, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~4\, pro0|e0|alu0|Mux3~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~5\, pro0|e0|alu0|Mux3~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~6\, pro0|e0|alu0|Mux3~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~3\, pro0|e0|alu0|Mux2~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~4\, pro0|e0|alu0|Mux2~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~7\, pro0|e0|alu0|Mux3~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~9\, pro0|e0|alu0|Mux3~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~10\, pro0|e0|alu0|Mux3~10, sisa, 1
instance = comp, \pro0|e0|alu0|w~1\, pro0|e0|alu0|w~1, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~11\, pro0|e0|alu0|Mux3~11, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~76\, pro0|e0|alu0|Add2~76, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~12\, pro0|e0|alu0|Mux3~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~37\, pro0|e0|alu0|ShiftLeft0~37, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~8\, pro0|e0|alu0|Mux2~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~9\, pro0|e0|alu0|Mux2~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~10\, pro0|e0|alu0|Mux2~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~11\, pro0|e0|alu0|Mux2~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~12\, pro0|e0|alu0|Mux2~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~13\, pro0|e0|alu0|Mux2~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~14\, pro0|e0|alu0|Mux2~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~15\, pro0|e0|alu0|Mux2~15, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~79\, pro0|e0|alu0|Add2~79, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~16\, pro0|e0|alu0|Mux2~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~17\, pro0|e0|alu0|Mux2~17, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~82\, pro0|e0|alu0|Add2~82, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~5\, pro0|e0|alu0|Mux1~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~6\, pro0|e0|alu0|Mux1~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~8\, pro0|e0|alu0|Mux1~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[0]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[0], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[0]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[0], sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~41\, pro0|e0|alu0|ShiftLeft0~41, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~42\, pro0|e0|alu0|ShiftLeft0~42, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~43\, pro0|e0|alu0|ShiftLeft0~43, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~7\, pro0|e0|alu0|Mux0~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~8\, pro0|e0|alu0|Mux0~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~9\, pro0|e0|alu0|Mux0~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~10\, pro0|e0|alu0|Mux0~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~11\, pro0|e0|alu0|Mux0~11, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~85\, pro0|e0|alu0|Add2~85, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~12\, pro0|e0|alu0|Mux0~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~13\, pro0|e0|alu0|Mux0~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~14\, pro0|e0|alu0|Mux0~14, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~1\, pro0|e0|alu0|Equal0~1, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~5\, pro0|e0|alu0|Equal0~5, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~6\, pro0|e0|alu0|Equal0~6, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~19\, pro0|e0|alu0|ShiftRight1~19, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~20\, pro0|e0|alu0|ShiftRight1~20, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~21\, pro0|e0|alu0|ShiftRight1~21, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~22\, pro0|e0|alu0|ShiftRight1~22, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~16\, pro0|e0|alu0|Mux15~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~17\, pro0|e0|alu0|Mux15~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[236]~107, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[234]~109, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[227]~116, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[225]~118, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[224]~119, sisa, 1
instance = comp, \pro0|c0|nou_pc[0]\, pro0|c0|nou_pc[0], sisa, 1
instance = comp, \pro0|c0|c0|int~0\, pro0|c0|c0|int~0, sisa, 1
instance = comp, \pro0|exc0|excpr~0\, pro0|exc0|excpr~0, sisa, 1
instance = comp, \io0|io_ports[10][7]\, io0|io_ports[10][7], sisa, 1
instance = comp, \red0|rellotge_intern\, red0|rellotge_intern, sisa, 1
instance = comp, \io0|io_ports[30][0]\, io0|io_ports[30][0], sisa, 1
instance = comp, \io0|io_ports[15][0]\, io0|io_ports[15][0], sisa, 1
instance = comp, \pro0|e0|reg0|Decoder0~0\, pro0|e0|reg0|Decoder0~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~50\, pro0|e0|reg0|registres_sistema~50, sisa, 1
instance = comp, \pro0|exc0|except_tractant[0]\, pro0|exc0|except_tractant[0], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][2]~52\, pro0|e0|reg0|registres_sistema[2][2]~52, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[0]\, pro0|e0|reg0|desakoplo_d_efectiva[0], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][1]~70\, pro0|e0|reg0|registres_sistema[3][1]~70, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~73\, pro0|e0|reg0|registres_sistema~73, sisa, 1
instance = comp, \io0|io_ports[20][1]\, io0|io_ports[20][1], sisa, 1
instance = comp, \io0|io_ports[3][1]\, io0|io_ports[3][1], sisa, 1
instance = comp, \io0|io_ports[2][1]\, io0|io_ports[2][1], sisa, 1
instance = comp, \pro0|e0|d[1]~37\, pro0|e0|d[1]~37, sisa, 1
instance = comp, \io0|io_ports[11][1]\, io0|io_ports[11][1], sisa, 1
instance = comp, \pro0|e0|d[1]~38\, pro0|e0|d[1]~38, sisa, 1
instance = comp, \io0|io_ports[12][1]\, io0|io_ports[12][1], sisa, 1
instance = comp, \io0|io_ports[4][1]\, io0|io_ports[4][1], sisa, 1
instance = comp, \pro0|e0|d[1]~39\, pro0|e0|d[1]~39, sisa, 1
instance = comp, \io0|io_ports[13][1]\, io0|io_ports[13][1], sisa, 1
instance = comp, \pro0|e0|d[1]~40\, pro0|e0|d[1]~40, sisa, 1
instance = comp, \io0|io_ports[8][1]\, io0|io_ports[8][1], sisa, 1
instance = comp, \io0|io_ports[1][1]\, io0|io_ports[1][1], sisa, 1
instance = comp, \io0|io_ports[0][1]\, io0|io_ports[0][1], sisa, 1
instance = comp, \pro0|e0|d[1]~41\, pro0|e0|d[1]~41, sisa, 1
instance = comp, \pro0|e0|d[1]~42\, pro0|e0|d[1]~42, sisa, 1
instance = comp, \pro0|e0|d[1]~43\, pro0|e0|d[1]~43, sisa, 1
instance = comp, \io0|io_ports[7][1]\, io0|io_ports[7][1], sisa, 1
instance = comp, \io0|io_ports[14][1]\, io0|io_ports[14][1], sisa, 1
instance = comp, \pro0|e0|d[1]~44\, pro0|e0|d[1]~44, sisa, 1
instance = comp, \io0|io_ports[15][1]\, io0|io_ports[15][1], sisa, 1
instance = comp, \pro0|e0|d[1]~45\, pro0|e0|d[1]~45, sisa, 1
instance = comp, \pro0|e0|d[1]~46\, pro0|e0|d[1]~46, sisa, 1
instance = comp, \io0|intctrl0|interrupt_tractant[1]\, io0|intctrl0|interrupt_tractant[1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~79\, pro0|e0|reg0|registres_sistema~79, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~85\, pro0|e0|reg0|registres_sistema~85, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[1]\, pro0|e0|reg0|desakoplo_d_efectiva[1], sisa, 1
instance = comp, \io0|io_ports[12][15]\, io0|io_ports[12][15], sisa, 1
instance = comp, \io0|io_ports[8][15]\, io0|io_ports[8][15], sisa, 1
instance = comp, \pro0|e0|d[15]~50\, pro0|e0|d[15]~50, sisa, 1
instance = comp, \io0|io_ports[14][15]\, io0|io_ports[14][15], sisa, 1
instance = comp, \pro0|e0|d[15]~51\, pro0|e0|d[15]~51, sisa, 1
instance = comp, \io0|io_ports[5][15]\, io0|io_ports[5][15], sisa, 1
instance = comp, \io0|io_ports[3][15]\, io0|io_ports[3][15], sisa, 1
instance = comp, \io0|io_ports[1][15]\, io0|io_ports[1][15], sisa, 1
instance = comp, \pro0|e0|d[15]~52\, pro0|e0|d[15]~52, sisa, 1
instance = comp, \io0|io_ports[7][15]\, io0|io_ports[7][15], sisa, 1
instance = comp, \pro0|e0|d[15]~53\, pro0|e0|d[15]~53, sisa, 1
instance = comp, \io0|io_ports[4][15]\, io0|io_ports[4][15], sisa, 1
instance = comp, \io0|io_ports[2][15]\, io0|io_ports[2][15], sisa, 1
instance = comp, \io0|io_ports[0][15]\, io0|io_ports[0][15], sisa, 1
instance = comp, \pro0|e0|d[15]~54\, pro0|e0|d[15]~54, sisa, 1
instance = comp, \io0|io_ports[6][15]\, io0|io_ports[6][15], sisa, 1
instance = comp, \pro0|e0|d[15]~55\, pro0|e0|d[15]~55, sisa, 1
instance = comp, \pro0|e0|d[15]~56\, pro0|e0|d[15]~56, sisa, 1
instance = comp, \io0|io_ports[13][15]\, io0|io_ports[13][15], sisa, 1
instance = comp, \io0|io_ports[11][15]\, io0|io_ports[11][15], sisa, 1
instance = comp, \io0|io_ports[9][15]\, io0|io_ports[9][15], sisa, 1
instance = comp, \pro0|e0|d[15]~57\, pro0|e0|d[15]~57, sisa, 1
instance = comp, \io0|io_ports[15][15]\, io0|io_ports[15][15], sisa, 1
instance = comp, \pro0|e0|d[15]~58\, pro0|e0|d[15]~58, sisa, 1
instance = comp, \pro0|e0|d[15]~59\, pro0|e0|d[15]~59, sisa, 1
instance = comp, \io0|io_ports[19][15]\, io0|io_ports[19][15], sisa, 1
instance = comp, \io0|io_ports[26][15]\, io0|io_ports[26][15], sisa, 1
instance = comp, \io0|io_ports[18][15]\, io0|io_ports[18][15], sisa, 1
instance = comp, \pro0|e0|d[15]~63\, pro0|e0|d[15]~63, sisa, 1
instance = comp, \io0|io_ports[27][15]\, io0|io_ports[27][15], sisa, 1
instance = comp, \pro0|e0|d[15]~64\, pro0|e0|d[15]~64, sisa, 1
instance = comp, \io0|io_ports[20][15]\, io0|io_ports[20][15], sisa, 1
instance = comp, \pro0|e0|d[15]~65\, pro0|e0|d[15]~65, sisa, 1
instance = comp, \io0|io_ports[25][15]\, io0|io_ports[25][15], sisa, 1
instance = comp, \io0|io_ports[30][15]\, io0|io_ports[30][15], sisa, 1
instance = comp, \io0|io_ports[3][12]\, io0|io_ports[3][12], sisa, 1
instance = comp, \io0|io_ports[5][12]\, io0|io_ports[5][12], sisa, 1
instance = comp, \io0|io_ports[1][12]\, io0|io_ports[1][12], sisa, 1
instance = comp, \pro0|e0|d[12]~76\, pro0|e0|d[12]~76, sisa, 1
instance = comp, \io0|io_ports[7][12]\, io0|io_ports[7][12], sisa, 1
instance = comp, \pro0|e0|d[12]~77\, pro0|e0|d[12]~77, sisa, 1
instance = comp, \io0|io_ports[12][12]\, io0|io_ports[12][12], sisa, 1
instance = comp, \io0|io_ports[8][12]\, io0|io_ports[8][12], sisa, 1
instance = comp, \pro0|e0|d[12]~78\, pro0|e0|d[12]~78, sisa, 1
instance = comp, \io0|io_ports[14][12]\, io0|io_ports[14][12], sisa, 1
instance = comp, \pro0|e0|d[12]~79\, pro0|e0|d[12]~79, sisa, 1
instance = comp, \io0|io_ports[4][12]\, io0|io_ports[4][12], sisa, 1
instance = comp, \io0|io_ports[2][12]\, io0|io_ports[2][12], sisa, 1
instance = comp, \io0|io_ports[0][12]\, io0|io_ports[0][12], sisa, 1
instance = comp, \pro0|e0|d[12]~80\, pro0|e0|d[12]~80, sisa, 1
instance = comp, \io0|io_ports[6][12]\, io0|io_ports[6][12], sisa, 1
instance = comp, \pro0|e0|d[12]~81\, pro0|e0|d[12]~81, sisa, 1
instance = comp, \pro0|e0|d[12]~82\, pro0|e0|d[12]~82, sisa, 1
instance = comp, \io0|io_ports[11][12]\, io0|io_ports[11][12], sisa, 1
instance = comp, \io0|io_ports[13][12]\, io0|io_ports[13][12], sisa, 1
instance = comp, \io0|io_ports[9][12]\, io0|io_ports[9][12], sisa, 1
instance = comp, \pro0|e0|d[12]~83\, pro0|e0|d[12]~83, sisa, 1
instance = comp, \io0|io_ports[15][12]\, io0|io_ports[15][12], sisa, 1
instance = comp, \pro0|e0|d[12]~84\, pro0|e0|d[12]~84, sisa, 1
instance = comp, \pro0|e0|d[12]~85\, pro0|e0|d[12]~85, sisa, 1
instance = comp, \io0|io_ports[27][12]\, io0|io_ports[27][12], sisa, 1
instance = comp, \io0|io_ports[25][12]\, io0|io_ports[25][12], sisa, 1
instance = comp, \io0|io_ports[30][12]\, io0|io_ports[30][12], sisa, 1
instance = comp, \io0|io_ports[22][12]\, io0|io_ports[22][12], sisa, 1
instance = comp, \pro0|e0|d[12]~94\, pro0|e0|d[12]~94, sisa, 1
instance = comp, \io0|io_ports[19][13]\, io0|io_ports[19][13], sisa, 1
instance = comp, \io0|io_ports[26][13]\, io0|io_ports[26][13], sisa, 1
instance = comp, \io0|io_ports[18][13]\, io0|io_ports[18][13], sisa, 1
instance = comp, \pro0|e0|d[13]~110\, pro0|e0|d[13]~110, sisa, 1
instance = comp, \io0|io_ports[27][13]\, io0|io_ports[27][13], sisa, 1
instance = comp, \pro0|e0|d[13]~111\, pro0|e0|d[13]~111, sisa, 1
instance = comp, \io0|io_ports[28][13]\, io0|io_ports[28][13], sisa, 1
instance = comp, \io0|io_ports[20][13]\, io0|io_ports[20][13], sisa, 1
instance = comp, \pro0|e0|d[13]~112\, pro0|e0|d[13]~112, sisa, 1
instance = comp, \io0|io_ports[29][13]\, io0|io_ports[29][13], sisa, 1
instance = comp, \pro0|e0|d[13]~113\, pro0|e0|d[13]~113, sisa, 1
instance = comp, \io0|io_ports[17][13]\, io0|io_ports[17][13], sisa, 1
instance = comp, \io0|io_ports[24][13]\, io0|io_ports[24][13], sisa, 1
instance = comp, \io0|io_ports[16][13]\, io0|io_ports[16][13], sisa, 1
instance = comp, \pro0|e0|d[13]~114\, pro0|e0|d[13]~114, sisa, 1
instance = comp, \io0|io_ports[25][13]\, io0|io_ports[25][13], sisa, 1
instance = comp, \pro0|e0|d[13]~115\, pro0|e0|d[13]~115, sisa, 1
instance = comp, \pro0|e0|d[13]~116\, pro0|e0|d[13]~116, sisa, 1
instance = comp, \io0|io_ports[30][13]\, io0|io_ports[30][13], sisa, 1
instance = comp, \io0|io_ports[23][13]\, io0|io_ports[23][13], sisa, 1
instance = comp, \io0|io_ports[22][13]\, io0|io_ports[22][13], sisa, 1
instance = comp, \pro0|e0|d[13]~117\, pro0|e0|d[13]~117, sisa, 1
instance = comp, \io0|io_ports[31][13]\, io0|io_ports[31][13], sisa, 1
instance = comp, \pro0|e0|d[13]~118\, pro0|e0|d[13]~118, sisa, 1
instance = comp, \pro0|e0|d[13]~119\, pro0|e0|d[13]~119, sisa, 1
instance = comp, \io0|io_ports[6][14]\, io0|io_ports[6][14], sisa, 1
instance = comp, \io0|io_ports[27][14]\, io0|io_ports[27][14], sisa, 1
instance = comp, \io0|io_ports[24][14]\, io0|io_ports[24][14], sisa, 1
instance = comp, \io0|io_ports[7][9]\, io0|io_ports[7][9], sisa, 1
instance = comp, \io0|io_ports[2][9]\, io0|io_ports[2][9], sisa, 1
instance = comp, \io0|io_ports[0][9]\, io0|io_ports[0][9], sisa, 1
instance = comp, \pro0|e0|d[9]~149\, pro0|e0|d[9]~149, sisa, 1
instance = comp, \io0|io_ports[13][9]\, io0|io_ports[13][9], sisa, 1
instance = comp, \io0|io_ports[19][9]\, io0|io_ports[19][9], sisa, 1
instance = comp, \io0|io_ports[26][9]\, io0|io_ports[26][9], sisa, 1
instance = comp, \io0|io_ports[18][9]\, io0|io_ports[18][9], sisa, 1
instance = comp, \pro0|e0|d[9]~156\, pro0|e0|d[9]~156, sisa, 1
instance = comp, \io0|io_ports[27][9]\, io0|io_ports[27][9], sisa, 1
instance = comp, \pro0|e0|d[9]~157\, pro0|e0|d[9]~157, sisa, 1
instance = comp, \io0|io_ports[28][9]\, io0|io_ports[28][9], sisa, 1
instance = comp, \io0|io_ports[20][9]\, io0|io_ports[20][9], sisa, 1
instance = comp, \pro0|e0|d[9]~158\, pro0|e0|d[9]~158, sisa, 1
instance = comp, \io0|io_ports[29][9]\, io0|io_ports[29][9], sisa, 1
instance = comp, \pro0|e0|d[9]~159\, pro0|e0|d[9]~159, sisa, 1
instance = comp, \io0|io_ports[17][9]\, io0|io_ports[17][9], sisa, 1
instance = comp, \io0|io_ports[24][9]\, io0|io_ports[24][9], sisa, 1
instance = comp, \io0|io_ports[16][9]\, io0|io_ports[16][9], sisa, 1
instance = comp, \pro0|e0|d[9]~160\, pro0|e0|d[9]~160, sisa, 1
instance = comp, \io0|io_ports[25][9]\, io0|io_ports[25][9], sisa, 1
instance = comp, \pro0|e0|d[9]~161\, pro0|e0|d[9]~161, sisa, 1
instance = comp, \pro0|e0|d[9]~162\, pro0|e0|d[9]~162, sisa, 1
instance = comp, \io0|io_ports[30][9]\, io0|io_ports[30][9], sisa, 1
instance = comp, \io0|io_ports[23][9]\, io0|io_ports[23][9], sisa, 1
instance = comp, \io0|io_ports[22][9]\, io0|io_ports[22][9], sisa, 1
instance = comp, \pro0|e0|d[9]~163\, pro0|e0|d[9]~163, sisa, 1
instance = comp, \io0|io_ports[31][9]\, io0|io_ports[31][9], sisa, 1
instance = comp, \pro0|e0|d[9]~164\, pro0|e0|d[9]~164, sisa, 1
instance = comp, \pro0|e0|d[9]~165\, pro0|e0|d[9]~165, sisa, 1
instance = comp, \io0|io_ports[4][10]\, io0|io_ports[4][10], sisa, 1
instance = comp, \io0|io_ports[27][10]\, io0|io_ports[27][10], sisa, 1
instance = comp, \io0|io_ports[23][10]\, io0|io_ports[23][10], sisa, 1
instance = comp, \io0|io_ports[12][11]\, io0|io_ports[12][11], sisa, 1
instance = comp, \io0|io_ports[8][11]\, io0|io_ports[8][11], sisa, 1
instance = comp, \pro0|e0|d[11]~191\, pro0|e0|d[11]~191, sisa, 1
instance = comp, \io0|io_ports[14][11]\, io0|io_ports[14][11], sisa, 1
instance = comp, \pro0|e0|d[11]~192\, pro0|e0|d[11]~192, sisa, 1
instance = comp, \io0|io_ports[5][11]\, io0|io_ports[5][11], sisa, 1
instance = comp, \io0|io_ports[3][11]\, io0|io_ports[3][11], sisa, 1
instance = comp, \io0|io_ports[1][11]\, io0|io_ports[1][11], sisa, 1
instance = comp, \pro0|e0|d[11]~193\, pro0|e0|d[11]~193, sisa, 1
instance = comp, \io0|io_ports[7][11]\, io0|io_ports[7][11], sisa, 1
instance = comp, \pro0|e0|d[11]~194\, pro0|e0|d[11]~194, sisa, 1
instance = comp, \io0|io_ports[4][11]\, io0|io_ports[4][11], sisa, 1
instance = comp, \io0|io_ports[11][11]\, io0|io_ports[11][11], sisa, 1
instance = comp, \io0|io_ports[9][11]\, io0|io_ports[9][11], sisa, 1
instance = comp, \pro0|e0|d[11]~198\, pro0|e0|d[11]~198, sisa, 1
instance = comp, \io0|io_ports[28][11]\, io0|io_ports[28][11], sisa, 1
instance = comp, \io0|io_ports[23][11]\, io0|io_ports[23][11], sisa, 1
instance = comp, \io0|io_ports[22][11]\, io0|io_ports[22][11], sisa, 1
instance = comp, \pro0|e0|d[11]~209\, pro0|e0|d[11]~209, sisa, 1
instance = comp, \io0|io_ports[3][6]\, io0|io_ports[3][6], sisa, 1
instance = comp, \io0|io_ports[1][6]\, io0|io_ports[1][6], sisa, 1
instance = comp, \pro0|e0|d[6]~214\, pro0|e0|d[6]~214, sisa, 1
instance = comp, \io0|io_ports[7][6]\, io0|io_ports[7][6], sisa, 1
instance = comp, \pro0|e0|d[6]~215\, pro0|e0|d[6]~215, sisa, 1
instance = comp, \io0|io_ports[2][6]\, io0|io_ports[2][6], sisa, 1
instance = comp, \io0|io_ports[0][6]\, io0|io_ports[0][6], sisa, 1
instance = comp, \pro0|e0|d[6]~218\, pro0|e0|d[6]~218, sisa, 1
instance = comp, \io0|io_ports[28][6]\, io0|io_ports[28][6], sisa, 1
instance = comp, \io0|io_ports[20][6]\, io0|io_ports[20][6], sisa, 1
instance = comp, \pro0|e0|d[6]~227\, pro0|e0|d[6]~227, sisa, 1
instance = comp, \io0|io_ports[23][6]\, io0|io_ports[23][6], sisa, 1
instance = comp, \io0|io_ports[30][6]\, io0|io_ports[30][6], sisa, 1
instance = comp, \io0|io_ports[22][6]\, io0|io_ports[22][6], sisa, 1
instance = comp, \pro0|e0|d[6]~232\, pro0|e0|d[6]~232, sisa, 1
instance = comp, \io0|io_ports[31][6]\, io0|io_ports[31][6], sisa, 1
instance = comp, \pro0|e0|d[6]~233\, pro0|e0|d[6]~233, sisa, 1
instance = comp, \io0|io_ports[13][7]\, io0|io_ports[13][7], sisa, 1
instance = comp, \io0|io_ports[11][7]\, io0|io_ports[11][7], sisa, 1
instance = comp, \io0|io_ports[9][7]\, io0|io_ports[9][7], sisa, 1
instance = comp, \pro0|e0|d[7]~244\, pro0|e0|d[7]~244, sisa, 1
instance = comp, \io0|io_ports[15][7]\, io0|io_ports[15][7], sisa, 1
instance = comp, \pro0|e0|d[7]~245\, pro0|e0|d[7]~245, sisa, 1
instance = comp, \mem0|rd_data[7]~11\, mem0|rd_data[7]~11, sisa, 1
instance = comp, \pro0|e0|d[7]~247\, pro0|e0|d[7]~247, sisa, 1
instance = comp, \io0|io_ports[31][8]\, io0|io_ports[31][8], sisa, 1
instance = comp, \io0|io_ports[12][4]\, io0|io_ports[12][4], sisa, 1
instance = comp, \io0|io_ports[4][4]\, io0|io_ports[4][4], sisa, 1
instance = comp, \io0|io_ports[2][4]\, io0|io_ports[2][4], sisa, 1
instance = comp, \io0|io_ports[0][4]\, io0|io_ports[0][4], sisa, 1
instance = comp, \pro0|e0|d[4]~287\, pro0|e0|d[4]~287, sisa, 1
instance = comp, \pro0|e0|d[4]~288\, pro0|e0|d[4]~288, sisa, 1
instance = comp, \io0|io_ports[11][4]\, io0|io_ports[11][4], sisa, 1
instance = comp, \io0|io_ports[13][4]\, io0|io_ports[13][4], sisa, 1
instance = comp, \io0|io_ports[9][4]\, io0|io_ports[9][4], sisa, 1
instance = comp, \pro0|e0|d[4]~290\, pro0|e0|d[4]~290, sisa, 1
instance = comp, \io0|io_ports[15][4]\, io0|io_ports[15][4], sisa, 1
instance = comp, \pro0|e0|d[4]~291\, pro0|e0|d[4]~291, sisa, 1
instance = comp, \io0|io_ports[21][4]\, io0|io_ports[21][4], sisa, 1
instance = comp, \io0|io_ports[25][4]\, io0|io_ports[25][4], sisa, 1
instance = comp, \io0|io_ports[23][4]\, io0|io_ports[23][4], sisa, 1
instance = comp, \io0|io_ports[12][5]\, io0|io_ports[12][5], sisa, 1
instance = comp, \pro0|e0|d[5]~306\, pro0|e0|d[5]~306, sisa, 1
instance = comp, \io0|io_ports[14][5]\, io0|io_ports[14][5], sisa, 1
instance = comp, \pro0|e0|d[5]~307\, pro0|e0|d[5]~307, sisa, 1
instance = comp, \io0|io_ports[3][5]\, io0|io_ports[3][5], sisa, 1
instance = comp, \io0|io_ports[1][5]\, io0|io_ports[1][5], sisa, 1
instance = comp, \pro0|e0|d[5]~308\, pro0|e0|d[5]~308, sisa, 1
instance = comp, \io0|io_ports[7][5]\, io0|io_ports[7][5], sisa, 1
instance = comp, \pro0|e0|d[5]~309\, pro0|e0|d[5]~309, sisa, 1
instance = comp, \io0|io_ports[4][5]\, io0|io_ports[4][5], sisa, 1
instance = comp, \io0|io_ports[2][5]\, io0|io_ports[2][5], sisa, 1
instance = comp, \io0|io_ports[0][5]\, io0|io_ports[0][5], sisa, 1
instance = comp, \pro0|e0|d[5]~310\, pro0|e0|d[5]~310, sisa, 1
instance = comp, \pro0|e0|d[5]~311\, pro0|e0|d[5]~311, sisa, 1
instance = comp, \pro0|e0|d[5]~312\, pro0|e0|d[5]~312, sisa, 1
instance = comp, \io0|io_ports[13][5]\, io0|io_ports[13][5], sisa, 1
instance = comp, \io0|io_ports[11][5]\, io0|io_ports[11][5], sisa, 1
instance = comp, \io0|io_ports[9][5]\, io0|io_ports[9][5], sisa, 1
instance = comp, \pro0|e0|d[5]~313\, pro0|e0|d[5]~313, sisa, 1
instance = comp, \io0|io_ports[15][5]\, io0|io_ports[15][5], sisa, 1
instance = comp, \pro0|e0|d[5]~314\, pro0|e0|d[5]~314, sisa, 1
instance = comp, \pro0|e0|d[5]~315\, pro0|e0|d[5]~315, sisa, 1
instance = comp, \io0|io_ports[19][5]\, io0|io_ports[19][5], sisa, 1
instance = comp, \io0|io_ports[26][5]\, io0|io_ports[26][5], sisa, 1
instance = comp, \io0|io_ports[18][5]\, io0|io_ports[18][5], sisa, 1
instance = comp, \pro0|e0|d[5]~317\, pro0|e0|d[5]~317, sisa, 1
instance = comp, \io0|io_ports[27][5]\, io0|io_ports[27][5], sisa, 1
instance = comp, \pro0|e0|d[5]~318\, pro0|e0|d[5]~318, sisa, 1
instance = comp, \io0|io_ports[29][5]\, io0|io_ports[29][5], sisa, 1
instance = comp, \io0|io_ports[17][5]\, io0|io_ports[17][5], sisa, 1
instance = comp, \io0|io_ports[3][3]\, io0|io_ports[3][3], sisa, 1
instance = comp, \io0|io_ports[1][3]\, io0|io_ports[1][3], sisa, 1
instance = comp, \pro0|e0|d[3]~331\, pro0|e0|d[3]~331, sisa, 1
instance = comp, \io0|io_ports[7][3]\, io0|io_ports[7][3], sisa, 1
instance = comp, \pro0|e0|d[3]~332\, pro0|e0|d[3]~332, sisa, 1
instance = comp, \io0|io_ports[4][3]\, io0|io_ports[4][3], sisa, 1
instance = comp, \io0|io_ports[2][3]\, io0|io_ports[2][3], sisa, 1
instance = comp, \io0|io_ports[0][3]\, io0|io_ports[0][3], sisa, 1
instance = comp, \pro0|e0|d[3]~333\, pro0|e0|d[3]~333, sisa, 1
instance = comp, \pro0|e0|d[3]~334\, pro0|e0|d[3]~334, sisa, 1
instance = comp, \pro0|e0|d[3]~335\, pro0|e0|d[3]~335, sisa, 1
instance = comp, \mem0|rd_data[3]~15\, mem0|rd_data[3]~15, sisa, 1
instance = comp, \pro0|e0|d[3]~339\, pro0|e0|d[3]~339, sisa, 1
instance = comp, \io0|io_ports[12][2]\, io0|io_ports[12][2], sisa, 1
instance = comp, \io0|io_ports[26][2]\, io0|io_ports[26][2], sisa, 1
instance = comp, \io0|io_ports[19][2]\, io0|io_ports[19][2], sisa, 1
instance = comp, \io0|io_ports[18][2]\, io0|io_ports[18][2], sisa, 1
instance = comp, \pro0|e0|d[2]~363\, pro0|e0|d[2]~363, sisa, 1
instance = comp, \io0|io_ports[27][2]\, io0|io_ports[27][2], sisa, 1
instance = comp, \pro0|e0|d[2]~364\, pro0|e0|d[2]~364, sisa, 1
instance = comp, \io0|io_ports[21][2]\, io0|io_ports[21][2], sisa, 1
instance = comp, \io0|io_ports[31][2]\, io0|io_ports[31][2], sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[15]\, pro0|e0|reg0|desakoplo_d_efectiva[15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~122\, pro0|e0|reg0|registres_sistema~122, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[2]\, pro0|e0|reg0|desakoplo_d_efectiva[2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~125\, pro0|e0|reg0|registres_sistema~125, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[4]\, pro0|e0|reg0|desakoplo_d_efectiva[4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~126\, pro0|e0|reg0|registres_sistema~126, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~127\, pro0|e0|reg0|registres_sistema~127, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[8]\, pro0|e0|reg0|desakoplo_d_efectiva[8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~136\, pro0|e0|reg0|registres_sistema~136, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~138\, pro0|e0|reg0|registres_sistema~138, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~139\, pro0|e0|reg0|registres_sistema~139, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~140\, pro0|e0|reg0|registres_sistema~140, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~143\, pro0|e0|reg0|registres_sistema~143, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[14]\, pro0|e0|reg0|desakoplo_d_efectiva[14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~144\, pro0|e0|reg0|registres_sistema~144, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[12]\, pro0|e0|reg0|desakoplo_d_efectiva[12], sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[11]\, pro0|e0|reg0|desakoplo_d_efectiva[11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~156\, pro0|e0|reg0|registres_sistema~156, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~157\, pro0|e0|reg0|registres_sistema~157, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[9]\, pro0|e0|reg0|desakoplo_d_efectiva[9], sisa, 1
instance = comp, \pro0|c0|tknbr.PC2~0\, pro0|c0|tknbr.PC2~0, sisa, 1
instance = comp, \pro0|c0|Selector1~0\, pro0|c0|Selector1~0, sisa, 1
instance = comp, \pro0|c0|Selector15~0\, pro0|c0|Selector15~0, sisa, 1
instance = comp, \pro0|c0|Selector15~1\, pro0|c0|Selector15~1, sisa, 1
instance = comp, \io0|switch0|Equal0~1\, io0|switch0|Equal0~1, sisa, 1
instance = comp, \io0|switch0|key_out[5]\, io0|switch0|key_out[5], sisa, 1
instance = comp, \io0|timer0|contador[0]\, io0|timer0|contador[0], sisa, 1
instance = comp, \io0|timer0|contador[3]\, io0|timer0|contador[3], sisa, 1
instance = comp, \io0|timer0|Equal0~0\, io0|timer0|Equal0~0, sisa, 1
instance = comp, \io0|timer0|contador[5]\, io0|timer0|contador[5], sisa, 1
instance = comp, \io0|timer0|contador[20]\, io0|timer0|contador[20], sisa, 1
instance = comp, \io0|timer0|contador[21]\, io0|timer0|contador[21], sisa, 1
instance = comp, \io0|timer0|Equal0~6\, io0|timer0|Equal0~6, sisa, 1
instance = comp, \io0|timer0|contador[26]\, io0|timer0|contador[26], sisa, 1
instance = comp, \io0|timer0|contador[28]\, io0|timer0|contador[28], sisa, 1
instance = comp, \io0|keys0|key_out[1]\, io0|keys0|key_out[1], sisa, 1
instance = comp, \io0|keys0|Equal0~0\, io0|keys0|Equal0~0, sisa, 1
instance = comp, \red0|contador[1]\, red0|contador[1], sisa, 1
instance = comp, \red0|contador[0]\, red0|contador[0], sisa, 1
instance = comp, \red0|contador[2]\, red0|contador[2], sisa, 1
instance = comp, \red0|contador[3]\, red0|contador[3], sisa, 1
instance = comp, \red0|Equal0~0\, red0|Equal0~0, sisa, 1
instance = comp, \red0|contador[4]\, red0|contador[4], sisa, 1
instance = comp, \red0|contador[5]\, red0|contador[5], sisa, 1
instance = comp, \red0|contador[6]\, red0|contador[6], sisa, 1
instance = comp, \red0|contador[7]\, red0|contador[7], sisa, 1
instance = comp, \red0|Equal0~1\, red0|Equal0~1, sisa, 1
instance = comp, \red0|contador[8]\, red0|contador[8], sisa, 1
instance = comp, \red0|contador[9]\, red0|contador[9], sisa, 1
instance = comp, \red0|contador[10]\, red0|contador[10], sisa, 1
instance = comp, \red0|contador[11]\, red0|contador[11], sisa, 1
instance = comp, \red0|Equal0~2\, red0|Equal0~2, sisa, 1
instance = comp, \red0|contador[12]\, red0|contador[12], sisa, 1
instance = comp, \red0|contador[13]\, red0|contador[13], sisa, 1
instance = comp, \red0|contador[14]\, red0|contador[14], sisa, 1
instance = comp, \red0|contador[15]\, red0|contador[15], sisa, 1
instance = comp, \red0|Equal0~3\, red0|Equal0~3, sisa, 1
instance = comp, \red0|Equal0~4\, red0|Equal0~4, sisa, 1
instance = comp, \red0|contador[16]\, red0|contador[16], sisa, 1
instance = comp, \red0|contador[17]\, red0|contador[17], sisa, 1
instance = comp, \red0|contador[18]\, red0|contador[18], sisa, 1
instance = comp, \red0|contador[19]\, red0|contador[19], sisa, 1
instance = comp, \red0|Equal0~5\, red0|Equal0~5, sisa, 1
instance = comp, \red0|contador[20]\, red0|contador[20], sisa, 1
instance = comp, \red0|contador[21]\, red0|contador[21], sisa, 1
instance = comp, \red0|contador[22]\, red0|contador[22], sisa, 1
instance = comp, \red0|contador[23]\, red0|contador[23], sisa, 1
instance = comp, \red0|Equal0~6\, red0|Equal0~6, sisa, 1
instance = comp, \red0|contador[24]\, red0|contador[24], sisa, 1
instance = comp, \red0|contador[25]\, red0|contador[25], sisa, 1
instance = comp, \red0|contador[26]\, red0|contador[26], sisa, 1
instance = comp, \red0|contador[27]\, red0|contador[27], sisa, 1
instance = comp, \red0|Equal0~7\, red0|Equal0~7, sisa, 1
instance = comp, \red0|contador[28]\, red0|contador[28], sisa, 1
instance = comp, \red0|contador[29]\, red0|contador[29], sisa, 1
instance = comp, \red0|contador[30]\, red0|contador[30], sisa, 1
instance = comp, \red0|contador[31]\, red0|contador[31], sisa, 1
instance = comp, \red0|Equal0~8\, red0|Equal0~8, sisa, 1
instance = comp, \red0|Equal0~9\, red0|Equal0~9, sisa, 1
instance = comp, \red0|contador[32]\, red0|contador[32], sisa, 1
instance = comp, \red0|contador[33]\, red0|contador[33], sisa, 1
instance = comp, \red0|contador[34]\, red0|contador[34], sisa, 1
instance = comp, \red0|contador[35]\, red0|contador[35], sisa, 1
instance = comp, \red0|Equal0~10\, red0|Equal0~10, sisa, 1
instance = comp, \red0|contador[36]\, red0|contador[36], sisa, 1
instance = comp, \red0|contador[37]\, red0|contador[37], sisa, 1
instance = comp, \red0|contador[38]\, red0|contador[38], sisa, 1
instance = comp, \red0|contador[39]\, red0|contador[39], sisa, 1
instance = comp, \red0|Equal0~11\, red0|Equal0~11, sisa, 1
instance = comp, \red0|contador[40]\, red0|contador[40], sisa, 1
instance = comp, \red0|contador[41]\, red0|contador[41], sisa, 1
instance = comp, \red0|contador[42]\, red0|contador[42], sisa, 1
instance = comp, \red0|contador[43]\, red0|contador[43], sisa, 1
instance = comp, \red0|Equal0~12\, red0|Equal0~12, sisa, 1
instance = comp, \red0|contador[44]\, red0|contador[44], sisa, 1
instance = comp, \red0|contador[45]\, red0|contador[45], sisa, 1
instance = comp, \red0|contador[46]\, red0|contador[46], sisa, 1
instance = comp, \red0|contador[47]\, red0|contador[47], sisa, 1
instance = comp, \red0|Equal0~13\, red0|Equal0~13, sisa, 1
instance = comp, \red0|Equal0~14\, red0|Equal0~14, sisa, 1
instance = comp, \red0|contador[48]\, red0|contador[48], sisa, 1
instance = comp, \red0|contador[49]\, red0|contador[49], sisa, 1
instance = comp, \red0|contador[50]\, red0|contador[50], sisa, 1
instance = comp, \red0|contador[51]\, red0|contador[51], sisa, 1
instance = comp, \red0|Equal0~15\, red0|Equal0~15, sisa, 1
instance = comp, \red0|contador[52]\, red0|contador[52], sisa, 1
instance = comp, \red0|contador[53]\, red0|contador[53], sisa, 1
instance = comp, \red0|contador[54]\, red0|contador[54], sisa, 1
instance = comp, \red0|contador[55]\, red0|contador[55], sisa, 1
instance = comp, \red0|Equal0~16\, red0|Equal0~16, sisa, 1
instance = comp, \red0|contador[56]\, red0|contador[56], sisa, 1
instance = comp, \red0|contador[57]\, red0|contador[57], sisa, 1
instance = comp, \red0|contador[58]\, red0|contador[58], sisa, 1
instance = comp, \red0|contador[59]\, red0|contador[59], sisa, 1
instance = comp, \red0|Equal0~17\, red0|Equal0~17, sisa, 1
instance = comp, \red0|contador[60]\, red0|contador[60], sisa, 1
instance = comp, \red0|contador[61]\, red0|contador[61], sisa, 1
instance = comp, \red0|contador[62]\, red0|contador[62], sisa, 1
instance = comp, \red0|contador[63]\, red0|contador[63], sisa, 1
instance = comp, \red0|Equal0~18\, red0|Equal0~18, sisa, 1
instance = comp, \red0|Equal0~19\, red0|Equal0~19, sisa, 1
instance = comp, \red0|Equal0~20\, red0|Equal0~20, sisa, 1
instance = comp, \red0|rellotge_intern~0\, red0|rellotge_intern~0, sisa, 1
instance = comp, \io0|kb0|read_char[0]\, io0|kb0|read_char[0], sisa, 1
instance = comp, \io0|io_ports~55\, io0|io_ports~55, sisa, 1
instance = comp, \pro0|exc0|except_tractant~0\, pro0|exc0|except_tractant~0, sisa, 1
instance = comp, \io0|io_ports~57\, io0|io_ports~57, sisa, 1
instance = comp, \io0|io_ports~60\, io0|io_ports~60, sisa, 1
instance = comp, \io0|io_ports~61\, io0|io_ports~61, sisa, 1
instance = comp, \io0|kb0|read_char[1]\, io0|kb0|read_char[1], sisa, 1
instance = comp, \io0|io_ports~62\, io0|io_ports~62, sisa, 1
instance = comp, \io0|io_ports~64\, io0|io_ports~64, sisa, 1
instance = comp, \io0|io_ports~65\, io0|io_ports~65, sisa, 1
instance = comp, \io0|io_ports~67\, io0|io_ports~67, sisa, 1
instance = comp, \io0|contador_ciclos[13]\, io0|contador_ciclos[13], sisa, 1
instance = comp, \io0|io_ports~71\, io0|io_ports~71, sisa, 1
instance = comp, \io0|io_ports~77\, io0|io_ports~77, sisa, 1
instance = comp, \io0|io_ports~82\, io0|io_ports~82, sisa, 1
instance = comp, \io0|contador_ciclos[6]\, io0|contador_ciclos[6], sisa, 1
instance = comp, \io0|io_ports~88\, io0|io_ports~88, sisa, 1
instance = comp, \io0|io_ports~90\, io0|io_ports~90, sisa, 1
instance = comp, \io0|kb0|read_char[7]\, io0|kb0|read_char[7], sisa, 1
instance = comp, \io0|io_ports~91\, io0|io_ports~91, sisa, 1
instance = comp, \io0|io_ports~98\, io0|io_ports~98, sisa, 1
instance = comp, \io0|kb0|read_char[4]\, io0|kb0|read_char[4], sisa, 1
instance = comp, \io0|io_ports~99\, io0|io_ports~99, sisa, 1
instance = comp, \io0|io_ports~100\, io0|io_ports~100, sisa, 1
instance = comp, \io0|io_ports~103\, io0|io_ports~103, sisa, 1
instance = comp, \io0|kb0|read_char[5]\, io0|kb0|read_char[5], sisa, 1
instance = comp, \io0|io_ports~104\, io0|io_ports~104, sisa, 1
instance = comp, \io0|io_ports~107\, io0|io_ports~107, sisa, 1
instance = comp, \io0|kb0|read_char[2]\, io0|kb0|read_char[2], sisa, 1
instance = comp, \io0|io_ports~114\, io0|io_ports~114, sisa, 1
instance = comp, \io0|kb0|state~0\, io0|kb0|state~0, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~0\, io0|kb0|k0|WideOr13~0, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~1\, io0|kb0|k0|WideOr13~1, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~2\, io0|kb0|k0|WideOr13~2, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~3\, io0|kb0|k0|WideOr13~3, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~4\, io0|kb0|k0|WideOr13~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~5\, io0|kb0|k0|WideOr13~5, sisa, 1
instance = comp, \io0|kb0|k0|WideOr13~6\, io0|kb0|k0|WideOr13~6, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[1]\, io0|kb0|k0|bit_count[1], sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~2\, io0|kb0|k0|WideOr14~2, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~3\, io0|kb0|k0|WideOr14~3, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~4\, io0|kb0|k0|WideOr14~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~5\, io0|kb0|k0|WideOr14~5, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~23\, io0|kb0|k0|Equal116~23, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~6\, io0|kb0|k0|WideOr14~6, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~7\, io0|kb0|k0|WideOr14~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~8\, io0|kb0|k0|WideOr14~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~9\, io0|kb0|k0|WideOr14~9, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~16\, io0|kb0|k0|WideOr14~16, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~17\, io0|kb0|k0|WideOr14~17, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~37\, io0|kb0|k0|Equal116~37, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~19\, io0|kb0|k0|WideOr14~19, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~39\, io0|kb0|k0|Equal116~39, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~26\, io0|kb0|k0|WideOr14~26, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~30\, io0|kb0|k0|WideOr14~30, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~5\, io0|kb0|k0|WideOr15~5, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~6\, io0|kb0|k0|WideOr15~6, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~7\, io0|kb0|k0|WideOr15~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~9\, io0|kb0|k0|WideOr20~9, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~47\, io0|kb0|k0|Equal116~47, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~10\, io0|kb0|k0|WideOr20~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~6\, io0|kb0|k0|WideOr17~6, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~10\, io0|kb0|k0|WideOr17~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~11\, io0|kb0|k0|WideOr17~11, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~4\, io0|kb0|k0|WideOr18~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~5\, io0|kb0|k0|WideOr18~5, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~6\, io0|kb0|k0|WideOr18~6, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~7\, io0|kb0|k0|WideOr18~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~8\, io0|kb0|k0|WideOr18~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~9\, io0|kb0|k0|WideOr18~9, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~10\, io0|kb0|k0|WideOr18~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~11\, io0|kb0|k0|WideOr18~11, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~12\, io0|kb0|k0|WideOr18~12, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~13\, io0|kb0|k0|WideOr18~13, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~14\, io0|kb0|k0|WideOr18~14, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~15\, io0|kb0|k0|WideOr18~15, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~16\, io0|kb0|k0|WideOr18~16, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~8\, io0|kb0|k0|WideOr19~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~9\, io0|kb0|k0|WideOr19~9, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~10\, io0|kb0|k0|WideOr19~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~11\, io0|kb0|k0|WideOr19~11, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~12\, io0|kb0|k0|WideOr19~12, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~13\, io0|kb0|k0|WideOr19~13, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~14\, io0|kb0|k0|WideOr19~14, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~15\, io0|kb0|k0|WideOr19~15, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~16\, io0|kb0|k0|WideOr19~16, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~17\, io0|kb0|k0|WideOr19~17, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~18\, io0|kb0|k0|WideOr19~18, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~19\, io0|kb0|k0|WideOr19~19, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~20\, io0|kb0|k0|WideOr19~20, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~21\, io0|kb0|k0|WideOr19~21, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~22\, io0|kb0|k0|WideOr19~22, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~23\, io0|kb0|k0|WideOr19~23, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~24\, io0|kb0|k0|WideOr19~24, sisa, 1
instance = comp, \io0|switch0|nested_canvi~0\, io0|switch0|nested_canvi~0, sisa, 1
instance = comp, \io0|timer0|Add0~26\, io0|timer0|Add0~26, sisa, 1
instance = comp, \io0|timer0|Add0~35\, io0|timer0|Add0~35, sisa, 1
instance = comp, \io0|timer0|Add0~44\, io0|timer0|Add0~44, sisa, 1
instance = comp, \red0|contador~0\, red0|contador~0, sisa, 1
instance = comp, \red0|contador~1\, red0|contador~1, sisa, 1
instance = comp, \red0|contador~2\, red0|contador~2, sisa, 1
instance = comp, \red0|contador~3\, red0|contador~3, sisa, 1
instance = comp, \red0|contador~4\, red0|contador~4, sisa, 1
instance = comp, \red0|contador~5\, red0|contador~5, sisa, 1
instance = comp, \red0|contador~6\, red0|contador~6, sisa, 1
instance = comp, \red0|contador~7\, red0|contador~7, sisa, 1
instance = comp, \red0|contador~8\, red0|contador~8, sisa, 1
instance = comp, \red0|contador~9\, red0|contador~9, sisa, 1
instance = comp, \red0|contador~10\, red0|contador~10, sisa, 1
instance = comp, \red0|contador~11\, red0|contador~11, sisa, 1
instance = comp, \red0|contador~12\, red0|contador~12, sisa, 1
instance = comp, \red0|contador~13\, red0|contador~13, sisa, 1
instance = comp, \red0|contador~14\, red0|contador~14, sisa, 1
instance = comp, \red0|contador~15\, red0|contador~15, sisa, 1
instance = comp, \red0|contador~16\, red0|contador~16, sisa, 1
instance = comp, \red0|contador~17\, red0|contador~17, sisa, 1
instance = comp, \red0|contador~18\, red0|contador~18, sisa, 1
instance = comp, \red0|contador~19\, red0|contador~19, sisa, 1
instance = comp, \red0|contador~20\, red0|contador~20, sisa, 1
instance = comp, \red0|contador~21\, red0|contador~21, sisa, 1
instance = comp, \red0|contador~22\, red0|contador~22, sisa, 1
instance = comp, \red0|contador~23\, red0|contador~23, sisa, 1
instance = comp, \red0|contador~24\, red0|contador~24, sisa, 1
instance = comp, \red0|contador~25\, red0|contador~25, sisa, 1
instance = comp, \red0|contador~26\, red0|contador~26, sisa, 1
instance = comp, \red0|contador~27\, red0|contador~27, sisa, 1
instance = comp, \red0|contador~28\, red0|contador~28, sisa, 1
instance = comp, \red0|contador~29\, red0|contador~29, sisa, 1
instance = comp, \red0|contador~30\, red0|contador~30, sisa, 1
instance = comp, \red0|contador~31\, red0|contador~31, sisa, 1
instance = comp, \red0|contador~32\, red0|contador~32, sisa, 1
instance = comp, \red0|contador~33\, red0|contador~33, sisa, 1
instance = comp, \red0|contador~34\, red0|contador~34, sisa, 1
instance = comp, \red0|contador~35\, red0|contador~35, sisa, 1
instance = comp, \red0|contador~36\, red0|contador~36, sisa, 1
instance = comp, \red0|contador~37\, red0|contador~37, sisa, 1
instance = comp, \red0|contador~38\, red0|contador~38, sisa, 1
instance = comp, \red0|contador~39\, red0|contador~39, sisa, 1
instance = comp, \red0|contador~40\, red0|contador~40, sisa, 1
instance = comp, \red0|contador~41\, red0|contador~41, sisa, 1
instance = comp, \red0|contador~42\, red0|contador~42, sisa, 1
instance = comp, \red0|contador~43\, red0|contador~43, sisa, 1
instance = comp, \red0|contador~44\, red0|contador~44, sisa, 1
instance = comp, \red0|contador~45\, red0|contador~45, sisa, 1
instance = comp, \red0|contador~46\, red0|contador~46, sisa, 1
instance = comp, \red0|contador~47\, red0|contador~47, sisa, 1
instance = comp, \red0|contador~48\, red0|contador~48, sisa, 1
instance = comp, \red0|contador~49\, red0|contador~49, sisa, 1
instance = comp, \red0|contador~50\, red0|contador~50, sisa, 1
instance = comp, \red0|contador~51\, red0|contador~51, sisa, 1
instance = comp, \red0|contador~52\, red0|contador~52, sisa, 1
instance = comp, \red0|contador~53\, red0|contador~53, sisa, 1
instance = comp, \red0|contador~54\, red0|contador~54, sisa, 1
instance = comp, \red0|contador~55\, red0|contador~55, sisa, 1
instance = comp, \red0|contador~56\, red0|contador~56, sisa, 1
instance = comp, \red0|contador~57\, red0|contador~57, sisa, 1
instance = comp, \red0|contador~58\, red0|contador~58, sisa, 1
instance = comp, \red0|contador~59\, red0|contador~59, sisa, 1
instance = comp, \red0|contador~60\, red0|contador~60, sisa, 1
instance = comp, \red0|contador~61\, red0|contador~61, sisa, 1
instance = comp, \io0|LessThan0~3\, io0|LessThan0~3, sisa, 1
instance = comp, \io0|Equal0~0\, io0|Equal0~0, sisa, 1
instance = comp, \io0|contador_ciclos~3\, io0|contador_ciclos~3, sisa, 1
instance = comp, \io0|kb0|k0|Equal3~1\, io0|kb0|k0|Equal3~1, sisa, 1
instance = comp, \io0|kb0|k0|Selector6~0\, io0|kb0|k0|Selector6~0, sisa, 1
instance = comp, \io0|kb0|k0|Equal2~1\, io0|kb0|k0|Equal2~1, sisa, 1
instance = comp, \io0|kb0|k0|Add0~0\, io0|kb0|k0|Add0~0, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[1]~4\, io0|kb0|k0|bit_count[1]~4, sisa, 1
instance = comp, \io0|kb0|k0|Add0~1\, io0|kb0|k0|Add0~1, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~19\, io0|kb0|k0|m1_state~19, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~21\, io0|kb0|k0|m1_state~21, sisa, 1
instance = comp, \io0|kb0|k0|Selector9~0\, io0|kb0|k0|Selector9~0, sisa, 1
instance = comp, \io0|kb0|k0|Selector8~0\, io0|kb0|k0|Selector8~0, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~115\, pro0|e0|reg0|a[0]~115, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~91\, pro0|e0|alu0|Add2~91, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~61\, pro0|e0|alu0|Mux13~61, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~62\, pro0|e0|alu0|Mux13~62, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~63\, pro0|e0|alu0|Mux13~63, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~18\, pro0|e0|alu0|Mux12~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~19\, pro0|e0|alu0|Mux12~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~26\, pro0|e0|alu0|Mux11~26, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~24\, pro0|e0|alu0|ShiftRight0~24, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~17\, pro0|e0|alu0|Mux10~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~19\, pro0|e0|alu0|Mux9~19, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~92\, pro0|e0|alu0|Add2~92, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~93\, pro0|e0|alu0|Add2~93, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~94\, pro0|e0|alu0|Add2~94, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~95\, pro0|e0|alu0|Add2~95, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~45\, pro0|e0|alu0|ShiftLeft0~45, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~33\, pro0|e0|alu0|Mux6~33, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~18\, pro0|e0|alu0|Mux4~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[51]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[51], sisa, 1
instance = comp, \pro0|e0|alu0|Add2~96\, pro0|e0|alu0|Add2~96, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~20\, pro0|e0|alu0|Mux2~20, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~97\, pro0|e0|alu0|Add2~97, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~98\, pro0|e0|alu0|Add2~98, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~99\, pro0|e0|alu0|Add2~99, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~16\, pro0|e0|alu0|Mux1~16, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~100\, pro0|e0|alu0|Add2~100, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~101\, pro0|e0|alu0|Add2~101, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~102\, pro0|e0|alu0|Add2~102, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~104\, pro0|e0|alu0|Add2~104, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~105\, pro0|e0|alu0|Add2~105, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~55\, io0|kb0|k0|Equal116~55, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~56\, io0|kb0|k0|Equal116~56, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~17\, io0|kb0|k0|WideOr18~17, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~18\, io0|kb0|k0|WideOr18~18, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~25\, io0|kb0|k0|WideOr19~25, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~26\, io0|kb0|k0|WideOr19~26, sisa, 1
instance = comp, \io0|kb0|k0|WideOr19~27\, io0|kb0|k0|WideOr19~27, sisa, 1
instance = comp, \io0|timer0|Add0~108\, io0|timer0|Add0~108, sisa, 1
instance = comp, \io0|timer0|Add0~111\, io0|timer0|Add0~111, sisa, 1
instance = comp, \io0|timer0|Add0~114\, io0|timer0|Add0~114, sisa, 1
instance = comp, \io0|timer0|Add0~116\, io0|timer0|Add0~116, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~25\, pro0|e0|alu0|Mux8~25, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~25\, pro0|e0|alu0|Mux15~25, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~19\, io0|kb0|k0|WideOr18~19, sisa, 1
instance = comp, \io0|kb0|k0|WideOr18~20\, io0|kb0|k0|WideOr18~20, sisa, 1
instance = comp, \red0|contador[1]~62\, red0|contador[1]~62, sisa, 1
instance = comp, \red0|contador[0]~63\, red0|contador[0]~63, sisa, 1
instance = comp, \KEY[1]~I\, KEY[1], sisa, 1
instance = comp, \red0|rellotge_intern~clkctrl\, red0|rellotge_intern~clkctrl, sisa, 1
instance = comp, \io0|io_ports[12][1]~feeder\, io0|io_ports[12][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[3][1]~feeder\, io0|io_ports[3][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[3][15]~feeder\, io0|io_ports[3][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][15]~feeder\, io0|io_ports[30][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][15]~feeder\, io0|io_ports[2][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[11][12]~feeder\, io0|io_ports[11][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][12]~feeder\, io0|io_ports[6][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[25][12]~feeder\, io0|io_ports[25][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][12]~feeder\, io0|io_ports[2][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][12]~feeder\, io0|io_ports[30][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[26][13]~feeder\, io0|io_ports[26][13]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][13]~feeder\, io0|io_ports[30][13]~feeder, sisa, 1
instance = comp, \io0|io_ports[29][13]~feeder\, io0|io_ports[29][13]~feeder, sisa, 1
instance = comp, \io0|io_ports[27][14]~feeder\, io0|io_ports[27][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[24][14]~feeder\, io0|io_ports[24][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][14]~feeder\, io0|io_ports[6][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[13][9]~feeder\, io0|io_ports[13][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[28][9]~feeder\, io0|io_ports[28][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][9]~feeder\, io0|io_ports[30][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][9]~feeder\, io0|io_ports[19][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[26][9]~feeder\, io0|io_ports[26][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][9]~feeder\, io0|io_ports[23][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][10]~feeder\, io0|io_ports[23][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][6]~feeder\, io0|io_ports[2][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[31][8]~feeder\, io0|io_ports[31][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][4]~feeder\, io0|io_ports[23][4]~feeder, sisa, 1
instance = comp, \io0|io_ports[12][4]~feeder\, io0|io_ports[12][4]~feeder, sisa, 1
instance = comp, \io0|io_ports[17][5]~feeder\, io0|io_ports[17][5]~feeder, sisa, 1
instance = comp, \io0|io_ports[12][2]~feeder\, io0|io_ports[12][2]~feeder, sisa, 1
instance = comp, \io0|io_ports[31][2]~feeder\, io0|io_ports[31][2]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][0]~feeder\, pro0|e0|reg0|registres[5][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]~feeder\, pro0|e0|reg0|registres_sistema[0][1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][1]~feeder\, pro0|e0|reg0|registres[1][1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][1]~feeder\, pro0|e0|reg0|registres[3][1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][15]~feeder\, pro0|e0|reg0|registres_sistema[6][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][15]~feeder\, pro0|e0|reg0|registres[1][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][15]~feeder\, pro0|e0|reg0|registres[3][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][6]~feeder\, pro0|e0|reg0|registres_sistema[0][6]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][7]~feeder\, pro0|e0|reg0|registres[4][7]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][8]~feeder\, pro0|e0|reg0|registres[2][8]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][4]~feeder\, pro0|e0|reg0|registres[4][4]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][5]~feeder\, pro0|e0|reg0|registres[6][5]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][5]~feeder\, pro0|e0|reg0|registres_sistema[0][5]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][2]~feeder\, pro0|e0|reg0|registres[5][2]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][2]~feeder\, pro0|e0|reg0|registres[3][2]~feeder, sisa, 1
instance = comp, \pro0|c0|nou_pc[14]~feeder\, pro0|c0|nou_pc[14]~feeder, sisa, 1
instance = comp, \io0|kb0|read_char[7]~feeder\, io0|kb0|read_char[7]~feeder, sisa, 1
instance = comp, \io0|kb0|read_char[5]~feeder\, io0|kb0|read_char[5]~feeder, sisa, 1
instance = comp, \io0|kb0|read_char[1]~feeder\, io0|kb0|read_char[1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[15]~feeder\, pro0|e0|reg0|desakoplo_d_efectiva[15]~feeder, sisa, 1
instance = comp, \io0|io_ports[7][15]~feeder\, io0|io_ports[7][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[15][15]~feeder\, io0|io_ports[15][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[15][12]~feeder\, io0|io_ports[15][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[7][9]~feeder\, io0|io_ports[7][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[7][11]~feeder\, io0|io_ports[7][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[7][5]~feeder\, io0|io_ports[7][5]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[5]~feeder\, io0|switch0|key_out[5]~feeder, sisa, 1
instance = comp, \io0|keys0|key_out[1]~feeder\, io0|keys0|key_out[1]~feeder, sisa, 1
instance = comp, \SRAM_DQ[0]~I\, SRAM_DQ[0], sisa, 1
instance = comp, \SRAM_DQ[1]~I\, SRAM_DQ[1], sisa, 1
instance = comp, \SRAM_DQ[2]~I\, SRAM_DQ[2], sisa, 1
instance = comp, \SRAM_DQ[3]~I\, SRAM_DQ[3], sisa, 1
instance = comp, \SRAM_DQ[4]~I\, SRAM_DQ[4], sisa, 1
instance = comp, \SRAM_DQ[5]~I\, SRAM_DQ[5], sisa, 1
instance = comp, \SRAM_DQ[6]~I\, SRAM_DQ[6], sisa, 1
instance = comp, \SRAM_DQ[7]~I\, SRAM_DQ[7], sisa, 1
instance = comp, \SRAM_DQ[8]~I\, SRAM_DQ[8], sisa, 1
instance = comp, \SRAM_DQ[9]~I\, SRAM_DQ[9], sisa, 1
instance = comp, \SRAM_DQ[10]~I\, SRAM_DQ[10], sisa, 1
instance = comp, \SRAM_DQ[11]~I\, SRAM_DQ[11], sisa, 1
instance = comp, \SRAM_DQ[12]~I\, SRAM_DQ[12], sisa, 1
instance = comp, \SRAM_DQ[13]~I\, SRAM_DQ[13], sisa, 1
instance = comp, \SRAM_DQ[14]~I\, SRAM_DQ[14], sisa, 1
instance = comp, \SRAM_DQ[15]~I\, SRAM_DQ[15], sisa, 1
instance = comp, \PS2_CLK~I\, PS2_CLK, sisa, 1
instance = comp, \PS2_DAT~I\, PS2_DAT, sisa, 1
instance = comp, \SW[9]~I\, SW[9], sisa, 1
instance = comp, \pro0|c0|c0|Equal6~2\, pro0|c0|c0|Equal6~2, sisa, 1
instance = comp, \pro0|c0|ir_actual[3]~4\, pro0|c0|ir_actual[3]~4, sisa, 1
instance = comp, \pro0|c0|ir_actual[5]~2\, pro0|c0|ir_actual[5]~2, sisa, 1
instance = comp, \pro0|c0|ir_actual[3]\, pro0|c0|ir_actual[3], sisa, 1
instance = comp, \pro0|c0|ir_actual[5]~1\, pro0|c0|ir_actual[5]~1, sisa, 1
instance = comp, \pro0|c0|ir_actual[5]\, pro0|c0|ir_actual[5], sisa, 1
instance = comp, \pro0|c0|c0|Mux14~0\, pro0|c0|c0|Mux14~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[8]~15\, pro0|c0|ir_actual[8]~15, sisa, 1
instance = comp, \pro0|c0|ir_actual[8]\, pro0|c0|ir_actual[8], sisa, 1
instance = comp, \pro0|c0|ir_actual[14]~7\, pro0|c0|ir_actual[14]~7, sisa, 1
instance = comp, \pro0|c0|ir_actual[14]\, pro0|c0|ir_actual[14], sisa, 1
instance = comp, \pro0|c0|ir_actual[4]~3\, pro0|c0|ir_actual[4]~3, sisa, 1
instance = comp, \pro0|c0|ir_actual[4]\, pro0|c0|ir_actual[4], sisa, 1
instance = comp, \pro0|c0|c0|Mux14~1\, pro0|c0|c0|Mux14~1, sisa, 1
instance = comp, \pro0|c0|c0|Mux14~2\, pro0|c0|c0|Mux14~2, sisa, 1
instance = comp, \pro0|c0|c0|Mux14~3\, pro0|c0|c0|Mux14~3, sisa, 1
instance = comp, \pro0|c0|ir_actual[15]~6\, pro0|c0|ir_actual[15]~6, sisa, 1
instance = comp, \pro0|c0|ir_actual[15]\, pro0|c0|ir_actual[15], sisa, 1
instance = comp, \pro0|c0|c0|Mux13~1\, pro0|c0|c0|Mux13~1, sisa, 1
instance = comp, \pro0|c0|c0|Mux13~2\, pro0|c0|c0|Mux13~2, sisa, 1
instance = comp, \pro0|c0|c0|Mux13~3\, pro0|c0|c0|Mux13~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~31\, pro0|e0|alu0|Mux6~31, sisa, 1
instance = comp, \pro0|c0|ir_actual[11]~14\, pro0|c0|ir_actual[11]~14, sisa, 1
instance = comp, \pro0|c0|ir_actual[11]\, pro0|c0|ir_actual[11], sisa, 1
instance = comp, \pro0|c0|c0|Equal6~1\, pro0|c0|c0|Equal6~1, sisa, 1
instance = comp, \pro0|c0|c0|addr_a[2]~1\, pro0|c0|c0|addr_a[2]~1, sisa, 1
instance = comp, \pro0|c0|ir_actual[10]~12\, pro0|c0|ir_actual[10]~12, sisa, 1
instance = comp, \pro0|c0|ir_actual[10]\, pro0|c0|ir_actual[10], sisa, 1
instance = comp, \pro0|c0|c0|addr_a[1]~0\, pro0|c0|c0|addr_a[1]~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[9]~16\, pro0|c0|ir_actual[9]~16, sisa, 1
instance = comp, \pro0|c0|ir_actual[9]\, pro0|c0|ir_actual[9], sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~116\, pro0|e0|reg0|a[0]~116, sisa, 1
instance = comp, \pro0|c0|ir_actual[0]~11\, pro0|c0|ir_actual[0]~11, sisa, 1
instance = comp, \pro0|c0|ir_actual[0]\, pro0|c0|ir_actual[0], sisa, 1
instance = comp, \pro0|c0|c0|Equal3~0\, pro0|c0|c0|Equal3~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[2]~9\, pro0|c0|ir_actual[2]~9, sisa, 1
instance = comp, \pro0|c0|ir_actual[2]\, pro0|c0|ir_actual[2], sisa, 1
instance = comp, \pro0|c0|c0|Equal11~0\, pro0|c0|c0|Equal11~0, sisa, 1
instance = comp, \pro0|c0|ac|reti~2\, pro0|c0|ac|reti~2, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~19\, pro0|e0|reg0|a[0]~19, sisa, 1
instance = comp, \pro0|c0|ir_actual[6]~17\, pro0|c0|ir_actual[6]~17, sisa, 1
instance = comp, \pro0|c0|ir_actual[6]\, pro0|c0|ir_actual[6], sisa, 1
instance = comp, \pro0|c0|c0|Equal0~2\, pro0|c0|c0|Equal0~2, sisa, 1
instance = comp, \pro0|c0|ir_actual[7]~13\, pro0|c0|ir_actual[7]~13, sisa, 1
instance = comp, \pro0|c0|ir_actual[7]\, pro0|c0|ir_actual[7], sisa, 1
instance = comp, \pro0|c0|c0|Equal0~1\, pro0|c0|c0|Equal0~1, sisa, 1
instance = comp, \pro0|c0|c0|Equal0~3\, pro0|c0|c0|Equal0~3, sisa, 1
instance = comp, \pro0|c0|ac|reg_intr~0\, pro0|c0|ac|reg_intr~0, sisa, 1
instance = comp, \pro0|c0|c0|Equal10~0\, pro0|c0|c0|Equal10~0, sisa, 1
instance = comp, \pro0|c0|c0|Equal2~0\, pro0|c0|c0|Equal2~0, sisa, 1
instance = comp, \pro0|c0|ac|wrd~0\, pro0|c0|ac|wrd~0, sisa, 1
instance = comp, \pro0|c0|ac|wrd~1\, pro0|c0|ac|wrd~1, sisa, 1
instance = comp, \pro0|c0|ac|wrd~2\, pro0|c0|ac|wrd~2, sisa, 1
instance = comp, \pro0|c0|ac|wrd~3\, pro0|c0|ac|wrd~3, sisa, 1
instance = comp, \pro0|c0|ac|wrd~4\, pro0|c0|ac|wrd~4, sisa, 1
instance = comp, \pro0|e0|reg0|wrd_sistema~0\, pro0|e0|reg0|wrd_sistema~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~51\, pro0|e0|reg0|registres_sistema~51, sisa, 1
instance = comp, \pro0|e0|reg0|wrd_dades~1\, pro0|e0|reg0|wrd_dades~1, sisa, 1
instance = comp, \pro0|c0|c0|Equal9~0\, pro0|c0|c0|Equal9~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][2]~53\, pro0|e0|reg0|registres_sistema[7][2]~53, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][2]~54\, pro0|e0|reg0|registres_sistema[2][2]~54, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][2]~55\, pro0|e0|reg0|registres_sistema[2][2]~55, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][0]\, pro0|e0|reg0|registres_sistema[2][0], sisa, 1
instance = comp, \pro0|c0|c0|reti~0\, pro0|c0|c0|reti~0, sisa, 1
instance = comp, \pro0|c0|c0|Equal3~1\, pro0|c0|c0|Equal3~1, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~12\, pro0|e0|reg0|a[0]~12, sisa, 1
instance = comp, \pro0|c0|c0|addr_a[0]~2\, pro0|c0|c0|addr_a[0]~2, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~16\, pro0|e0|reg0|a[0]~16, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][0]~feeder\, pro0|e0|reg0|registres_sistema[6][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][1]~64\, pro0|e0|reg0|registres_sistema[6][1]~64, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][1]~65\, pro0|e0|reg0|registres_sistema[6][1]~65, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][0]\, pro0|e0|reg0|registres_sistema[6][0], sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~114\, pro0|e0|reg0|a[0]~114, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][1]~66\, pro0|e0|reg0|registres_sistema[4][1]~66, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][0]\, pro0|e0|reg0|registres_sistema[4][0], sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~13\, pro0|e0|reg0|a[0]~13, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~14\, pro0|e0|reg0|a[0]~14, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~15\, pro0|e0|reg0|a[0]~15, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][1]~8\, pro0|e0|reg0|registres[7][1]~8, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][1]~17\, pro0|e0|reg0|registres[1][1]~17, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][0]\, pro0|e0|reg0|registres[1][0], sisa, 1
instance = comp, \pro0|e0|reg0|Mux15~2\, pro0|e0|reg0|Mux15~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux15~3\, pro0|e0|reg0|Mux15~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux15~4\, pro0|e0|reg0|Mux15~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~17\, pro0|e0|reg0|a[0]~17, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~18\, pro0|e0|reg0|a[0]~18, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~20\, pro0|e0|reg0|a[0]~20, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~21\, pro0|e0|reg0|a[0]~21, sisa, 1
instance = comp, \pro0|e0|reg0|a[0]~22\, pro0|e0|reg0|a[0]~22, sisa, 1
instance = comp, \pro0|c0|nou_pc[1]~15\, pro0|c0|nou_pc[1]~15, sisa, 1
instance = comp, \pro0|c0|tknbr~1\, pro0|c0|tknbr~1, sisa, 1
instance = comp, \pro0|c0|c0|Equal6~3\, pro0|c0|c0|Equal6~3, sisa, 1
instance = comp, \pro0|c0|c0|Rb_N~0\, pro0|c0|c0|Rb_N~0, sisa, 1
instance = comp, \pro0|c0|c0|immed_x2~0\, pro0|c0|c0|immed_x2~0, sisa, 1
instance = comp, \pro0|e0|y[1]~2\, pro0|e0|y[1]~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][1]~12\, pro0|e0|reg0|registres[2][1]~12, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][1]\, pro0|e0|reg0|registres[2][1], sisa, 1
instance = comp, \pro0|c0|c0|addr_b~0\, pro0|c0|c0|addr_b~0, sisa, 1
instance = comp, \pro0|c0|c0|addr_b[0]~2\, pro0|c0|c0|addr_b[0]~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][1]~13\, pro0|e0|reg0|registres[0][1]~13, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][1]\, pro0|e0|reg0|registres[0][1], sisa, 1
instance = comp, \pro0|c0|c0|addr_b[1]~1\, pro0|c0|c0|addr_b[1]~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux46~0\, pro0|e0|reg0|Mux46~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux46~1\, pro0|e0|reg0|Mux46~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][1]~feeder\, pro0|e0|reg0|registres[7][1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][1]~16\, pro0|e0|reg0|registres[7][1]~16, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][1]\, pro0|e0|reg0|registres[7][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][1]~15\, pro0|e0|reg0|registres[5][1]~15, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][1]\, pro0|e0|reg0|registres[5][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][1]~feeder\, pro0|e0|reg0|registres[6][1]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][1]~10\, pro0|e0|reg0|registres[6][1]~10, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][1]\, pro0|e0|reg0|registres[6][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][1]~11\, pro0|e0|reg0|registres[4][1]~11, sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][1]\, pro0|e0|reg0|registres[4][1], sisa, 1
instance = comp, \pro0|e0|reg0|Mux46~2\, pro0|e0|reg0|Mux46~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux46~3\, pro0|e0|reg0|Mux46~3, sisa, 1
instance = comp, \io0|io_ports[21][1]~0\, io0|io_ports[21][1]~0, sisa, 1
instance = comp, \pro0|e0|y[1]~3\, pro0|e0|y[1]~3, sisa, 1
instance = comp, \io0|Equal1~0\, io0|Equal1~0, sisa, 1
instance = comp, \io0|Equal1~1\, io0|Equal1~1, sisa, 1
instance = comp, \io0|Equal1~2\, io0|Equal1~2, sisa, 1
instance = comp, \io0|Decoder0~0\, io0|Decoder0~0, sisa, 1
instance = comp, \io0|io_ports[25][1]~40\, io0|io_ports[25][1]~40, sisa, 1
instance = comp, \io0|io_ports[25][5]\, io0|io_ports[25][5], sisa, 1
instance = comp, \pro0|c0|c0|Equal6~4\, pro0|c0|c0|Equal6~4, sisa, 1
instance = comp, \pro0|c0|c0|wr_out~0\, pro0|c0|c0|wr_out~0, sisa, 1
instance = comp, \io0|io_ports[24][1]~26\, io0|io_ports[24][1]~26, sisa, 1
instance = comp, \io0|io_ports[24][5]\, io0|io_ports[24][5], sisa, 1
instance = comp, \io0|io_ports~102\, io0|io_ports~102, sisa, 1
instance = comp, \io0|io_ports[16][5]~59\, io0|io_ports[16][5]~59, sisa, 1
instance = comp, \io0|io_ports[16][5]\, io0|io_ports[16][5], sisa, 1
instance = comp, \pro0|e0|d[5]~321\, pro0|e0|d[5]~321, sisa, 1
instance = comp, \pro0|e0|d[5]~322\, pro0|e0|d[5]~322, sisa, 1
instance = comp, \io0|Decoder0~4\, io0|Decoder0~4, sisa, 1
instance = comp, \io0|io_ports[28][1]~25\, io0|io_ports[28][1]~25, sisa, 1
instance = comp, \io0|io_ports[28][5]\, io0|io_ports[28][5], sisa, 1
instance = comp, \io0|contador_ciclos~1\, io0|contador_ciclos~1, sisa, 1
instance = comp, \io0|contador_ciclos[1]\, io0|contador_ciclos[1], sisa, 1
instance = comp, \io0|Add1~0\, io0|Add1~0, sisa, 1
instance = comp, \io0|contador_ciclos~0\, io0|contador_ciclos~0, sisa, 1
instance = comp, \io0|contador_ciclos[0]\, io0|contador_ciclos[0], sisa, 1
instance = comp, \io0|Add1~4\, io0|Add1~4, sisa, 1
instance = comp, \io0|contador_ciclos~9\, io0|contador_ciclos~9, sisa, 1
instance = comp, \io0|contador_ciclos[2]\, io0|contador_ciclos[2], sisa, 1
instance = comp, \io0|Add1~6\, io0|Add1~6, sisa, 1
instance = comp, \io0|contador_ciclos~8\, io0|contador_ciclos~8, sisa, 1
instance = comp, \io0|contador_ciclos[3]\, io0|contador_ciclos[3], sisa, 1
instance = comp, \io0|Add1~8\, io0|Add1~8, sisa, 1
instance = comp, \io0|contador_ciclos[4]\, io0|contador_ciclos[4], sisa, 1
instance = comp, \io0|Add1~10\, io0|Add1~10, sisa, 1
instance = comp, \io0|Add1~14\, io0|Add1~14, sisa, 1
instance = comp, \io0|Add1~16\, io0|Add1~16, sisa, 1
instance = comp, \io0|Add1~18\, io0|Add1~18, sisa, 1
instance = comp, \io0|contador_ciclos[9]\, io0|contador_ciclos[9], sisa, 1
instance = comp, \io0|Add1~20\, io0|Add1~20, sisa, 1
instance = comp, \io0|Add1~22\, io0|Add1~22, sisa, 1
instance = comp, \io0|contador_ciclos~5\, io0|contador_ciclos~5, sisa, 1
instance = comp, \io0|contador_ciclos[11]\, io0|contador_ciclos[11], sisa, 1
instance = comp, \io0|Add1~24\, io0|Add1~24, sisa, 1
instance = comp, \io0|contador_ciclos~2\, io0|contador_ciclos~2, sisa, 1
instance = comp, \io0|contador_ciclos[12]\, io0|contador_ciclos[12], sisa, 1
instance = comp, \io0|Add1~28\, io0|Add1~28, sisa, 1
instance = comp, \io0|contador_ciclos[14]\, io0|contador_ciclos[14], sisa, 1
instance = comp, \io0|Add1~30\, io0|Add1~30, sisa, 1
instance = comp, \io0|contador_ciclos[15]\, io0|contador_ciclos[15], sisa, 1
instance = comp, \io0|Equal0~3\, io0|Equal0~3, sisa, 1
instance = comp, \io0|contador_ciclos[8]\, io0|contador_ciclos[8], sisa, 1
instance = comp, \io0|Equal0~2\, io0|Equal0~2, sisa, 1
instance = comp, \io0|contador_ciclos~6\, io0|contador_ciclos~6, sisa, 1
instance = comp, \io0|contador_ciclos[7]\, io0|contador_ciclos[7], sisa, 1
instance = comp, \io0|Equal0~1\, io0|Equal0~1, sisa, 1
instance = comp, \io0|Equal0~4\, io0|Equal0~4, sisa, 1
instance = comp, \io0|contador_ciclos~7\, io0|contador_ciclos~7, sisa, 1
instance = comp, \io0|contador_ciclos[5]\, io0|contador_ciclos[5], sisa, 1
instance = comp, \io0|io_ports~106\, io0|io_ports~106, sisa, 1
instance = comp, \io0|Decoder0~10\, io0|Decoder0~10, sisa, 1
instance = comp, \io0|io_ports[20][12]~33\, io0|io_ports[20][12]~33, sisa, 1
instance = comp, \io0|io_ports[20][5]\, io0|io_ports[20][5], sisa, 1
instance = comp, \io0|contador_milisegundos[0]~16\, io0|contador_milisegundos[0]~16, sisa, 1
instance = comp, \io0|contador_milisegundos[15]~18\, io0|contador_milisegundos[15]~18, sisa, 1
instance = comp, \io0|contador_milisegundos[5]~28\, io0|contador_milisegundos[5]~28, sisa, 1
instance = comp, \io0|contador_milisegundos[6]~30\, io0|contador_milisegundos[6]~30, sisa, 1
instance = comp, \io0|contador_milisegundos[7]~32\, io0|contador_milisegundos[7]~32, sisa, 1
instance = comp, \pro0|c0|c0|addr_b[2]~3\, pro0|c0|c0|addr_b[2]~3, sisa, 1
instance = comp, \pro0|c0|c0|in_d~0\, pro0|c0|c0|in_d~0, sisa, 1
instance = comp, \pro0|c0|c0|inta~0\, pro0|c0|c0|inta~0, sisa, 1
instance = comp, \pro0|c0|ac|in_d[0]~1\, pro0|c0|ac|in_d[0]~1, sisa, 1
instance = comp, \pro0|c0|ac|in_d[1]~3\, pro0|c0|ac|in_d[1]~3, sisa, 1
instance = comp, \pro0|e0|d[1]~74\, pro0|e0|d[1]~74, sisa, 1
instance = comp, \pro0|e0|d[13]~60\, pro0|e0|d[13]~60, sisa, 1
instance = comp, \io0|io_ports~89\, io0|io_ports~89, sisa, 1
instance = comp, \io0|Decoder0~9\, io0|Decoder0~9, sisa, 1
instance = comp, \io0|io_ports[7][3]~54\, io0|io_ports[7][3]~54, sisa, 1
instance = comp, \io0|io_ports[7][7]\, io0|io_ports[7][7], sisa, 1
instance = comp, \io0|Decoder0~8\, io0|Decoder0~8, sisa, 1
instance = comp, \io0|io_ports[1][1]~48\, io0|io_ports[1][1]~48, sisa, 1
instance = comp, \io0|io_ports[1][7]\, io0|io_ports[1][7], sisa, 1
instance = comp, \io0|Decoder0~7\, io0|Decoder0~7, sisa, 1
instance = comp, \io0|io_ports[3][1]~42\, io0|io_ports[3][1]~42, sisa, 1
instance = comp, \io0|io_ports[3][7]\, io0|io_ports[3][7], sisa, 1
instance = comp, \pro0|e0|d[7]~239\, pro0|e0|d[7]~239, sisa, 1
instance = comp, \pro0|e0|d[7]~240\, pro0|e0|d[7]~240, sisa, 1
instance = comp, \io0|Decoder0~3\, io0|Decoder0~3, sisa, 1
instance = comp, \io0|io_ports[6][0]~23\, io0|io_ports[6][0]~23, sisa, 1
instance = comp, \io0|io_ports[6][7]\, io0|io_ports[6][7], sisa, 1
instance = comp, \io0|io_ports[4][1]~46\, io0|io_ports[4][1]~46, sisa, 1
instance = comp, \io0|io_ports[4][7]\, io0|io_ports[4][7], sisa, 1
instance = comp, \io0|io_ports[0][1]~51\, io0|io_ports[0][1]~51, sisa, 1
instance = comp, \io0|io_ports[0][7]\, io0|io_ports[0][7], sisa, 1
instance = comp, \io0|Decoder0~11\, io0|Decoder0~11, sisa, 1
instance = comp, \io0|io_ports[2][1]~43\, io0|io_ports[2][1]~43, sisa, 1
instance = comp, \io0|io_ports[2][7]\, io0|io_ports[2][7], sisa, 1
instance = comp, \pro0|e0|d[7]~241\, pro0|e0|d[7]~241, sisa, 1
instance = comp, \pro0|e0|d[7]~242\, pro0|e0|d[7]~242, sisa, 1
instance = comp, \pro0|e0|d[7]~243\, pro0|e0|d[7]~243, sisa, 1
instance = comp, \io0|Decoder0~6\, io0|Decoder0~6, sisa, 1
instance = comp, \io0|io_ports[14][1]~52\, io0|io_ports[14][1]~52, sisa, 1
instance = comp, \io0|io_ports[14][7]\, io0|io_ports[14][7], sisa, 1
instance = comp, \io0|io_ports[12][1]~45\, io0|io_ports[12][1]~45, sisa, 1
instance = comp, \io0|io_ports[12][7]\, io0|io_ports[12][7], sisa, 1
instance = comp, \SW[7]~I\, SW[7], sisa, 1
instance = comp, \io0|switch0|key_out[7]~feeder\, io0|switch0|key_out[7]~feeder, sisa, 1
instance = comp, \SW[5]~I\, SW[5], sisa, 1
instance = comp, \SW[4]~I\, SW[4], sisa, 1
instance = comp, \io0|switch0|key_out[4]~feeder\, io0|switch0|key_out[4]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[4]\, io0|switch0|key_out[4], sisa, 1
instance = comp, \io0|switch0|Equal0~2\, io0|switch0|Equal0~2, sisa, 1
instance = comp, \SW[6]~I\, SW[6], sisa, 1
instance = comp, \io0|switch0|key_out[6]~feeder\, io0|switch0|key_out[6]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[6]\, io0|switch0|key_out[6], sisa, 1
instance = comp, \io0|switch0|Equal0~3\, io0|switch0|Equal0~3, sisa, 1
instance = comp, \SW[1]~I\, SW[1], sisa, 1
instance = comp, \io0|switch0|key_out[1]~feeder\, io0|switch0|key_out[1]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[1]\, io0|switch0|key_out[1], sisa, 1
instance = comp, \SW[0]~I\, SW[0], sisa, 1
instance = comp, \io0|switch0|key_out[0]~feeder\, io0|switch0|key_out[0]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[0]\, io0|switch0|key_out[0], sisa, 1
instance = comp, \io0|switch0|Equal0~0\, io0|switch0|Equal0~0, sisa, 1
instance = comp, \io0|switch0|Equal0~4\, io0|switch0|Equal0~4, sisa, 1
instance = comp, \io0|intctrl0|timer_inta\, io0|intctrl0|timer_inta, sisa, 1
instance = comp, \io0|timer0|Add0~53\, io0|timer0|Add0~53, sisa, 1
instance = comp, \io0|timer0|Add0~55\, io0|timer0|Add0~55, sisa, 1
instance = comp, \io0|timer0|Add0~57\, io0|timer0|Add0~57, sisa, 1
instance = comp, \io0|timer0|contador[11]\, io0|timer0|contador[11], sisa, 1
instance = comp, \io0|timer0|Add0~60\, io0|timer0|Add0~60, sisa, 1
instance = comp, \io0|timer0|Add0~62\, io0|timer0|Add0~62, sisa, 1
instance = comp, \io0|timer0|contador[12]\, io0|timer0|contador[12], sisa, 1
instance = comp, \io0|timer0|Add0~63\, io0|timer0|Add0~63, sisa, 1
instance = comp, \io0|timer0|Add0~71\, io0|timer0|Add0~71, sisa, 1
instance = comp, \io0|timer0|contador[13]\, io0|timer0|contador[13], sisa, 1
instance = comp, \io0|timer0|Add0~65\, io0|timer0|Add0~65, sisa, 1
instance = comp, \io0|timer0|Add0~67\, io0|timer0|Add0~67, sisa, 1
instance = comp, \io0|timer0|contador[14]\, io0|timer0|contador[14], sisa, 1
instance = comp, \io0|timer0|Add0~68\, io0|timer0|Add0~68, sisa, 1
instance = comp, \io0|timer0|Add0~70\, io0|timer0|Add0~70, sisa, 1
instance = comp, \io0|timer0|contador[15]\, io0|timer0|contador[15], sisa, 1
instance = comp, \io0|timer0|Add0~72\, io0|timer0|Add0~72, sisa, 1
instance = comp, \io0|timer0|Add0~74\, io0|timer0|Add0~74, sisa, 1
instance = comp, \io0|timer0|contador[16]\, io0|timer0|contador[16], sisa, 1
instance = comp, \io0|timer0|Add0~75\, io0|timer0|Add0~75, sisa, 1
instance = comp, \io0|timer0|Add0~82\, io0|timer0|Add0~82, sisa, 1
instance = comp, \io0|timer0|contador[17]\, io0|timer0|contador[17], sisa, 1
instance = comp, \io0|timer0|Add0~77\, io0|timer0|Add0~77, sisa, 1
instance = comp, \io0|timer0|Add0~83\, io0|timer0|Add0~83, sisa, 1
instance = comp, \io0|timer0|contador[18]\, io0|timer0|contador[18], sisa, 1
instance = comp, \io0|timer0|Add0~79\, io0|timer0|Add0~79, sisa, 1
instance = comp, \io0|timer0|Add0~81\, io0|timer0|Add0~81, sisa, 1
instance = comp, \io0|timer0|contador[19]\, io0|timer0|contador[19], sisa, 1
instance = comp, \io0|timer0|Add0~88\, io0|timer0|Add0~88, sisa, 1
instance = comp, \io0|timer0|Add0~109\, io0|timer0|Add0~109, sisa, 1
instance = comp, \io0|timer0|contador[22]\, io0|timer0|contador[22], sisa, 1
instance = comp, \io0|timer0|Add0~90\, io0|timer0|Add0~90, sisa, 1
instance = comp, \io0|timer0|Add0~110\, io0|timer0|Add0~110, sisa, 1
instance = comp, \io0|timer0|contador[23]\, io0|timer0|contador[23], sisa, 1
instance = comp, \io0|timer0|Add0~92\, io0|timer0|Add0~92, sisa, 1
instance = comp, \io0|timer0|Add0~112\, io0|timer0|Add0~112, sisa, 1
instance = comp, \io0|timer0|contador[24]\, io0|timer0|contador[24], sisa, 1
instance = comp, \io0|timer0|Add0~94\, io0|timer0|Add0~94, sisa, 1
instance = comp, \io0|timer0|Add0~113\, io0|timer0|Add0~113, sisa, 1
instance = comp, \io0|timer0|contador[25]\, io0|timer0|contador[25], sisa, 1
instance = comp, \io0|timer0|Add0~98\, io0|timer0|Add0~98, sisa, 1
instance = comp, \io0|timer0|Add0~115\, io0|timer0|Add0~115, sisa, 1
instance = comp, \io0|timer0|contador[27]\, io0|timer0|contador[27], sisa, 1
instance = comp, \io0|timer0|Equal0~7\, io0|timer0|Equal0~7, sisa, 1
instance = comp, \io0|timer0|Equal0~5\, io0|timer0|Equal0~5, sisa, 1
instance = comp, \io0|timer0|Add0~102\, io0|timer0|Add0~102, sisa, 1
instance = comp, \io0|timer0|Add0~117\, io0|timer0|Add0~117, sisa, 1
instance = comp, \io0|timer0|contador[29]\, io0|timer0|contador[29], sisa, 1
instance = comp, \io0|timer0|Add0~104\, io0|timer0|Add0~104, sisa, 1
instance = comp, \io0|timer0|Add0~118\, io0|timer0|Add0~118, sisa, 1
instance = comp, \io0|timer0|contador[30]\, io0|timer0|contador[30], sisa, 1
instance = comp, \io0|timer0|Add0~106\, io0|timer0|Add0~106, sisa, 1
instance = comp, \io0|timer0|Add0~119\, io0|timer0|Add0~119, sisa, 1
instance = comp, \io0|timer0|contador[31]\, io0|timer0|contador[31], sisa, 1
instance = comp, \io0|timer0|Equal0~8\, io0|timer0|Equal0~8, sisa, 1
instance = comp, \io0|timer0|Equal0~9\, io0|timer0|Equal0~9, sisa, 1
instance = comp, \io0|timer0|Add0~32\, io0|timer0|Add0~32, sisa, 1
instance = comp, \io0|timer0|contador[2]\, io0|timer0|contador[2], sisa, 1
instance = comp, \io0|timer0|Add0~29\, io0|timer0|Add0~29, sisa, 1
instance = comp, \io0|timer0|contador[1]\, io0|timer0|contador[1], sisa, 1
instance = comp, \io0|timer0|Add0~36\, io0|timer0|Add0~36, sisa, 1
instance = comp, \io0|timer0|Add0~38\, io0|timer0|Add0~38, sisa, 1
instance = comp, \io0|timer0|contador[4]\, io0|timer0|contador[4], sisa, 1
instance = comp, \io0|timer0|Add0~45\, io0|timer0|Add0~45, sisa, 1
instance = comp, \io0|timer0|Add0~47\, io0|timer0|Add0~47, sisa, 1
instance = comp, \io0|timer0|contador[7]\, io0|timer0|contador[7], sisa, 1
instance = comp, \io0|timer0|Add0~48\, io0|timer0|Add0~48, sisa, 1
instance = comp, \io0|timer0|Add0~58\, io0|timer0|Add0~58, sisa, 1
instance = comp, \io0|timer0|contador[8]\, io0|timer0|contador[8], sisa, 1
instance = comp, \io0|timer0|Add0~50\, io0|timer0|Add0~50, sisa, 1
instance = comp, \io0|timer0|Add0~52\, io0|timer0|Add0~52, sisa, 1
instance = comp, \io0|timer0|contador[9]\, io0|timer0|contador[9], sisa, 1
instance = comp, \io0|timer0|Add0~59\, io0|timer0|Add0~59, sisa, 1
instance = comp, \io0|timer0|contador[10]\, io0|timer0|contador[10], sisa, 1
instance = comp, \io0|timer0|Equal0~2\, io0|timer0|Equal0~2, sisa, 1
instance = comp, \io0|timer0|Equal0~3\, io0|timer0|Equal0~3, sisa, 1
instance = comp, \io0|timer0|Add0~43\, io0|timer0|Add0~43, sisa, 1
instance = comp, \io0|timer0|contador[6]\, io0|timer0|contador[6], sisa, 1
instance = comp, \io0|timer0|Equal0~1\, io0|timer0|Equal0~1, sisa, 1
instance = comp, \io0|timer0|Equal0~4\, io0|timer0|Equal0~4, sisa, 1
instance = comp, \io0|timer0|intr_b~0\, io0|timer0|intr_b~0, sisa, 1
instance = comp, \io0|timer0|intr_b~1\, io0|timer0|intr_b~1, sisa, 1
instance = comp, \io0|timer0|intr_b\, io0|timer0|intr_b, sisa, 1
instance = comp, \io0|intctrl0|interrupt_tractant~0\, io0|intctrl0|interrupt_tractant~0, sisa, 1
instance = comp, \io0|tecla_pillada~0\, io0|tecla_pillada~0, sisa, 1
instance = comp, \io0|tecla_pillada\, io0|tecla_pillada, sisa, 1
instance = comp, \io0|kb0|k0|ps2_clk_s~feeder\, io0|kb0|k0|ps2_clk_s~feeder, sisa, 1
instance = comp, \io0|kb0|k0|ps2_clk_s\, io0|kb0|k0|ps2_clk_s, sisa, 1
instance = comp, \io0|kb0|k0|Selector1~0\, io0|kb0|k0|Selector1~0, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_rx_clk_l\, io0|kb0|k0|m1_state.m1_rx_clk_l, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~22\, io0|kb0|k0|m1_state~22, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_rx_rising_edge_marker\, io0|kb0|k0|m1_state.m1_rx_rising_edge_marker, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~20\, io0|kb0|k0|m1_state~20, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_rx_clk_h\, io0|kb0|k0|m1_state.m1_rx_clk_h, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~18\, io0|kb0|k0|m1_state~18, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_rx_falling_edge_marker\, io0|kb0|k0|m1_state.m1_rx_falling_edge_marker, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[0]~9\, io0|kb0|k0|timer_5usec_count[0]~9, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[1]~11\, io0|kb0|k0|timer_5usec_count[1]~11, sisa, 1
instance = comp, \io0|kb0|k0|Selector4~0\, io0|kb0|k0|Selector4~0, sisa, 1
instance = comp, \io0|kb0|k0|Selector4~1\, io0|kb0|k0|Selector4~1, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_wait_clk_h\, io0|kb0|k0|m1_state.m1_tx_wait_clk_h, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[1]\, io0|kb0|k0|timer_5usec_count[1], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[3]\, io0|kb0|k0|timer_5usec_count[3], sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[0]\, io0|kb0|k0|timer_5usec_count[0], sisa, 1
instance = comp, \io0|kb0|k0|Equal3~0\, io0|kb0|k0|Equal3~0, sisa, 1
instance = comp, \io0|kb0|k0|timer_5usec_count[6]~8\, io0|kb0|k0|timer_5usec_count[6]~8, sisa, 1
instance = comp, \io0|kb0|k0|m1_state~17\, io0|kb0|k0|m1_state~17, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_rising_edge_marker\, io0|kb0|k0|m1_state.m1_tx_rising_edge_marker, sisa, 1
instance = comp, \io0|kb0|k0|process_5~0\, io0|kb0|k0|process_5~0, sisa, 1
instance = comp, \io0|kb0|k0|process_5~1\, io0|kb0|k0|process_5~1, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[0]~12\, io0|kb0|k0|timer_60usec_count[0]~12, sisa, 1
instance = comp, \io0|kb0|k0|WideOr0\, io0|kb0|k0|WideOr0, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[2]~17\, io0|kb0|k0|timer_60usec_count[2]~17, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[5]~23\, io0|kb0|k0|timer_60usec_count[5]~23, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[5]\, io0|kb0|k0|timer_60usec_count[5], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[7]~27\, io0|kb0|k0|timer_60usec_count[7]~27, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[7]\, io0|kb0|k0|timer_60usec_count[7], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[9]~31\, io0|kb0|k0|timer_60usec_count[9]~31, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[9]\, io0|kb0|k0|timer_60usec_count[9], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[10]~33\, io0|kb0|k0|timer_60usec_count[10]~33, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[11]~35\, io0|kb0|k0|timer_60usec_count[11]~35, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[11]\, io0|kb0|k0|timer_60usec_count[11], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[10]\, io0|kb0|k0|timer_60usec_count[10], sisa, 1
instance = comp, \io0|kb0|k0|Equal2~2\, io0|kb0|k0|Equal2~2, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[0]~14\, io0|kb0|k0|timer_60usec_count[0]~14, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[0]\, io0|kb0|k0|timer_60usec_count[0], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[1]~15\, io0|kb0|k0|timer_60usec_count[1]~15, sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[2]\, io0|kb0|k0|timer_60usec_count[2], sisa, 1
instance = comp, \io0|kb0|k0|timer_60usec_count[1]\, io0|kb0|k0|timer_60usec_count[1], sisa, 1
instance = comp, \io0|kb0|k0|Equal2~0\, io0|kb0|k0|Equal2~0, sisa, 1
instance = comp, \io0|kb0|k0|process_5~2\, io0|kb0|k0|process_5~2, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[3]~2\, io0|kb0|k0|bit_count[3]~2, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[3]~3\, io0|kb0|k0|bit_count[3]~3, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[3]\, io0|kb0|k0|bit_count[3], sisa, 1
instance = comp, \io0|kb0|k0|bit_count[2]~5\, io0|kb0|k0|bit_count[2]~5, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[2]\, io0|kb0|k0|bit_count[2], sisa, 1
instance = comp, \io0|kb0|k0|bit_count[0]~6\, io0|kb0|k0|bit_count[0]~6, sisa, 1
instance = comp, \io0|kb0|k0|bit_count[0]\, io0|kb0|k0|bit_count[0], sisa, 1
instance = comp, \io0|kb0|k0|Equal0~0\, io0|kb0|k0|Equal0~0, sisa, 1
instance = comp, \io0|kb0|k0|ps2_data_s~feeder\, io0|kb0|k0|ps2_data_s~feeder, sisa, 1
instance = comp, \io0|kb0|k0|ps2_data_s\, io0|kb0|k0|ps2_data_s, sisa, 1
instance = comp, \io0|kb0|k0|q~11\, io0|kb0|k0|q~11, sisa, 1
instance = comp, \io0|kb0|k0|q[10]~1\, io0|kb0|k0|q[10]~1, sisa, 1
instance = comp, \io0|kb0|k0|q[10]\, io0|kb0|k0|q[10], sisa, 1
instance = comp, \io0|kb0|k0|q~10\, io0|kb0|k0|q~10, sisa, 1
instance = comp, \io0|kb0|k0|q[9]\, io0|kb0|k0|q[9], sisa, 1
instance = comp, \io0|kb0|k0|q~8\, io0|kb0|k0|q~8, sisa, 1
instance = comp, \io0|kb0|k0|q[8]\, io0|kb0|k0|q[8], sisa, 1
instance = comp, \io0|kb0|k0|q~4\, io0|kb0|k0|q~4, sisa, 1
instance = comp, \io0|kb0|k0|q[7]\, io0|kb0|k0|q[7], sisa, 1
instance = comp, \io0|kb0|k0|q~3\, io0|kb0|k0|q~3, sisa, 1
instance = comp, \io0|kb0|k0|q[6]\, io0|kb0|k0|q[6], sisa, 1
instance = comp, \io0|kb0|k0|q~2\, io0|kb0|k0|q~2, sisa, 1
instance = comp, \io0|kb0|k0|q[5]\, io0|kb0|k0|q[5], sisa, 1
instance = comp, \io0|kb0|k0|q~9\, io0|kb0|k0|q~9, sisa, 1
instance = comp, \io0|kb0|k0|q[4]\, io0|kb0|k0|q[4], sisa, 1
instance = comp, \io0|kb0|k0|q~7\, io0|kb0|k0|q~7, sisa, 1
instance = comp, \io0|kb0|k0|q[3]\, io0|kb0|k0|q[3], sisa, 1
instance = comp, \io0|kb0|k0|q~6\, io0|kb0|k0|q~6, sisa, 1
instance = comp, \io0|kb0|k0|q[2]\, io0|kb0|k0|q[2], sisa, 1
instance = comp, \io0|kb0|k0|extended~0\, io0|kb0|k0|extended~0, sisa, 1
instance = comp, \io0|kb0|k0|extended~1\, io0|kb0|k0|extended~1, sisa, 1
instance = comp, \io0|kb0|k0|rx_output_strobe\, io0|kb0|k0|rx_output_strobe, sisa, 1
instance = comp, \io0|kb0|k0|m2_next_state~0\, io0|kb0|k0|m2_next_state~0, sisa, 1
instance = comp, \io0|kb0|k0|m2_state\, io0|kb0|k0|m2_state, sisa, 1
instance = comp, \io0|kb0|state~1\, io0|kb0|state~1, sisa, 1
instance = comp, \io0|kb0|state\, io0|kb0|state, sisa, 1
instance = comp, \io0|kb0|data_available\, io0|kb0|data_available, sisa, 1
instance = comp, \io0|kb0|k0|q~5\, io0|kb0|k0|q~5, sisa, 1
instance = comp, \io0|kb0|k0|q[1]\, io0|kb0|k0|q[1], sisa, 1
instance = comp, \io0|kb0|k0|process_10~4\, io0|kb0|k0|process_10~4, sisa, 1
instance = comp, \io0|kb0|k0|hold_released~0\, io0|kb0|k0|hold_released~0, sisa, 1
instance = comp, \io0|kb0|k0|hold_released~1\, io0|kb0|k0|hold_released~1, sisa, 1
instance = comp, \io0|kb0|k0|hold_released\, io0|kb0|k0|hold_released, sisa, 1
instance = comp, \io0|kb0|k0|rx_released~0\, io0|kb0|k0|rx_released~0, sisa, 1
instance = comp, \io0|kb0|k0|rx_released\, io0|kb0|k0|rx_released, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~51\, io0|kb0|k0|Equal116~51, sisa, 1
instance = comp, \io0|kb0|k0|process_10~2\, io0|kb0|k0|process_10~2, sisa, 1
instance = comp, \io0|kb0|k0|process_10~5\, io0|kb0|k0|process_10~5, sisa, 1
instance = comp, \io0|kb0|k0|process_10~6\, io0|kb0|k0|process_10~6, sisa, 1
instance = comp, \io0|kb0|k0|left_shift_key~0\, io0|kb0|k0|left_shift_key~0, sisa, 1
instance = comp, \io0|kb0|k0|left_shift_key\, io0|kb0|k0|left_shift_key, sisa, 1
instance = comp, \io0|kb0|k0|process_11~1\, io0|kb0|k0|process_11~1, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~0\, io0|kb0|k0|WideOr16~0, sisa, 1
instance = comp, \io0|kb0|k0|process_11~0\, io0|kb0|k0|process_11~0, sisa, 1
instance = comp, \io0|kb0|k0|process_11~2\, io0|kb0|k0|process_11~2, sisa, 1
instance = comp, \io0|kb0|k0|right_shift_key~0\, io0|kb0|k0|right_shift_key~0, sisa, 1
instance = comp, \io0|kb0|k0|right_shift_key\, io0|kb0|k0|right_shift_key, sisa, 1
instance = comp, \io0|kb0|k0|rx_shift_key_on\, io0|kb0|k0|rx_shift_key_on, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~15\, io0|kb0|k0|WideOr20~15, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~19\, io0|kb0|k0|Equal116~19, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~23\, io0|kb0|k0|WideOr20~23, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~16\, io0|kb0|k0|WideOr20~16, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~24\, io0|kb0|k0|Equal116~24, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~18\, io0|kb0|k0|WideOr20~18, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~17\, io0|kb0|k0|WideOr20~17, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~24\, io0|kb0|k0|WideOr20~24, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~19\, io0|kb0|k0|WideOr20~19, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~20\, io0|kb0|k0|WideOr20~20, sisa, 1
instance = comp, \io0|kb0|k0|process_10~3\, io0|kb0|k0|process_10~3, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~35\, io0|kb0|k0|Equal116~35, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~46\, io0|kb0|k0|Equal116~46, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~53\, io0|kb0|k0|Equal116~53, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~48\, io0|kb0|k0|Equal116~48, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~11\, io0|kb0|k0|WideOr20~11, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~49\, io0|kb0|k0|Equal116~49, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~50\, io0|kb0|k0|Equal116~50, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~12\, io0|kb0|k0|WideOr20~12, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~34\, io0|kb0|k0|Equal116~34, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~22\, io0|kb0|k0|WideOr20~22, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~6\, io0|kb0|k0|WideOr20~6, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~36\, io0|kb0|k0|Equal116~36, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~45\, io0|kb0|k0|Equal116~45, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~7\, io0|kb0|k0|WideOr20~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~8\, io0|kb0|k0|WideOr20~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~13\, io0|kb0|k0|WideOr20~13, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~14\, io0|kb0|k0|WideOr20~14, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~54\, io0|kb0|k0|Equal116~54, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~31\, io0|kb0|k0|WideOr14~31, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~2\, io0|kb0|k0|WideNor0~2, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~33\, io0|kb0|k0|Equal116~33, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~18\, io0|kb0|k0|WideOr14~18, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~38\, io0|kb0|k0|Equal116~38, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~20\, io0|kb0|k0|WideOr14~20, sisa, 1
instance = comp, \io0|kb0|k0|extended~2\, io0|kb0|k0|extended~2, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~40\, io0|kb0|k0|Equal116~40, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~20\, io0|kb0|k0|Equal116~20, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~41\, io0|kb0|k0|Equal116~41, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~42\, io0|kb0|k0|Equal116~42, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~43\, io0|kb0|k0|Equal116~43, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~21\, io0|kb0|k0|WideOr14~21, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~22\, io0|kb0|k0|WideOr14~22, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~25\, io0|kb0|k0|Equal116~25, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~26\, io0|kb0|k0|Equal116~26, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~27\, io0|kb0|k0|Equal116~27, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~28\, io0|kb0|k0|Equal116~28, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~10\, io0|kb0|k0|WideOr14~10, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~29\, io0|kb0|k0|Equal116~29, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~11\, io0|kb0|k0|WideOr14~11, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~17\, io0|kb0|k0|WideNor0~17, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~18\, io0|kb0|k0|WideNor0~18, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~19\, io0|kb0|k0|WideNor0~19, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~1\, io0|kb0|k0|WideNor0~1, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~3\, io0|kb0|k0|WideNor0~3, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~0\, io0|kb0|k0|WideNor0~0, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~4\, io0|kb0|k0|WideNor0~4, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~14\, io0|kb0|k0|WideNor0~14, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~11\, io0|kb0|k0|WideNor0~11, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~12\, io0|kb0|k0|WideNor0~12, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~13\, io0|kb0|k0|WideNor0~13, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~15\, io0|kb0|k0|WideNor0~15, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~5\, io0|kb0|k0|WideNor0~5, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~9\, io0|kb0|k0|WideNor0~9, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~7\, io0|kb0|k0|WideNor0~7, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~6\, io0|kb0|k0|WideNor0~6, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~8\, io0|kb0|k0|WideNor0~8, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~10\, io0|kb0|k0|WideNor0~10, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~16\, io0|kb0|k0|WideNor0~16, sisa, 1
instance = comp, \io0|kb0|k0|WideNor0~20\, io0|kb0|k0|WideNor0~20, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~18\, io0|kb0|k0|Equal116~18, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~30\, io0|kb0|k0|Equal116~30, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~12\, io0|kb0|k0|WideOr14~12, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~31\, io0|kb0|k0|Equal116~31, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~52\, io0|kb0|k0|Equal116~52, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~32\, io0|kb0|k0|Equal116~32, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~13\, io0|kb0|k0|WideOr14~13, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~14\, io0|kb0|k0|WideOr14~14, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~15\, io0|kb0|k0|WideOr14~15, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~23\, io0|kb0|k0|WideOr14~23, sisa, 1
instance = comp, \io0|kb0|k0|WideOr20~21\, io0|kb0|k0|WideOr20~21, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[7]~2\, io0|kb0|k0|rx_ascii[7]~2, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[0]\, io0|kb0|k0|rx_ascii[0], sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~24\, io0|kb0|k0|WideOr14~24, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~25\, io0|kb0|k0|WideOr14~25, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~21\, io0|kb0|k0|Equal116~21, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~44\, io0|kb0|k0|Equal116~44, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~57\, io0|kb0|k0|Equal116~57, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~27\, io0|kb0|k0|WideOr14~27, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~28\, io0|kb0|k0|WideOr14~28, sisa, 1
instance = comp, \io0|kb0|k0|WideOr14~29\, io0|kb0|k0|WideOr14~29, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[6]\, io0|kb0|k0|rx_ascii[6], sisa, 1
instance = comp, \io0|kb0|process_1~0\, io0|kb0|process_1~0, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~0\, io0|kb0|k0|WideOr17~0, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~14\, io0|kb0|k0|WideOr17~14, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~1\, io0|kb0|k0|WideOr17~1, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~15\, io0|kb0|k0|WideOr17~15, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~2\, io0|kb0|k0|WideOr17~2, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~3\, io0|kb0|k0|WideOr17~3, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~4\, io0|kb0|k0|WideOr17~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~5\, io0|kb0|k0|WideOr17~5, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~7\, io0|kb0|k0|WideOr17~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~8\, io0|kb0|k0|WideOr17~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~9\, io0|kb0|k0|WideOr17~9, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~12\, io0|kb0|k0|WideOr17~12, sisa, 1
instance = comp, \io0|kb0|k0|WideOr17~13\, io0|kb0|k0|WideOr17~13, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[3]\, io0|kb0|k0|rx_ascii[3], sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~12\, io0|kb0|k0|WideOr16~12, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~15\, io0|kb0|k0|WideOr16~15, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~13\, io0|kb0|k0|WideOr16~13, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~14\, io0|kb0|k0|WideOr16~14, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~16\, io0|kb0|k0|WideOr16~16, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~9\, io0|kb0|k0|WideOr16~9, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~6\, io0|kb0|k0|WideOr16~6, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~7\, io0|kb0|k0|WideOr16~7, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~8\, io0|kb0|k0|WideOr16~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~10\, io0|kb0|k0|WideOr16~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~5\, io0|kb0|k0|WideOr16~5, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~4\, io0|kb0|k0|WideOr16~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~19\, io0|kb0|k0|WideOr16~19, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~20\, io0|kb0|k0|WideOr16~20, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~11\, io0|kb0|k0|WideOr16~11, sisa, 1
instance = comp, \io0|kb0|k0|Equal116~22\, io0|kb0|k0|Equal116~22, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~2\, io0|kb0|k0|WideOr16~2, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~1\, io0|kb0|k0|WideOr16~1, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~3\, io0|kb0|k0|WideOr16~3, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~17\, io0|kb0|k0|WideOr16~17, sisa, 1
instance = comp, \io0|kb0|k0|WideOr16~18\, io0|kb0|k0|WideOr16~18, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[4]\, io0|kb0|k0|rx_ascii[4], sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~2\, io0|kb0|k0|WideOr15~2, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~3\, io0|kb0|k0|WideOr15~3, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~4\, io0|kb0|k0|WideOr15~4, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~10\, io0|kb0|k0|WideOr15~10, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~8\, io0|kb0|k0|WideOr15~8, sisa, 1
instance = comp, \io0|kb0|k0|WideOr15~9\, io0|kb0|k0|WideOr15~9, sisa, 1
instance = comp, \io0|kb0|k0|rx_ascii[5]\, io0|kb0|k0|rx_ascii[5], sisa, 1
instance = comp, \io0|kb0|process_1~1\, io0|kb0|process_1~1, sisa, 1
instance = comp, \io0|kb0|process_1~2\, io0|kb0|process_1~2, sisa, 1
instance = comp, \io0|kb0|data_ready_we~0\, io0|kb0|data_ready_we~0, sisa, 1
instance = comp, \io0|kb0|data_ready~0\, io0|kb0|data_ready~0, sisa, 1
instance = comp, \io0|kb0|data_ready~feeder\, io0|kb0|data_ready~feeder, sisa, 1
instance = comp, \io0|kb0|data_ready\, io0|kb0|data_ready, sisa, 1
instance = comp, \io0|intctrl0|intr~0\, io0|intctrl0|intr~0, sisa, 1
instance = comp, \pro0|c0|ac|process_0~0\, pro0|c0|ac|process_0~0, sisa, 1
instance = comp, \io0|intctrl0|interrupt_tractant[0]\, io0|intctrl0|interrupt_tractant[0], sisa, 1
instance = comp, \io0|intctrl0|Equal3~0\, io0|intctrl0|Equal3~0, sisa, 1
instance = comp, \io0|switch0|intr_b~0\, io0|switch0|intr_b~0, sisa, 1
instance = comp, \io0|switch0|intr_b\, io0|switch0|intr_b, sisa, 1
instance = comp, \io0|switch0|key_out[7]~0\, io0|switch0|key_out[7]~0, sisa, 1
instance = comp, \io0|switch0|key_out[7]\, io0|switch0|key_out[7], sisa, 1
instance = comp, \io0|Decoder0~5\, io0|Decoder0~5, sisa, 1
instance = comp, \io0|io_ports[8][3]~50\, io0|io_ports[8][3]~50, sisa, 1
instance = comp, \io0|io_ports[8][7]\, io0|io_ports[8][7], sisa, 1
instance = comp, \pro0|e0|d[7]~237\, pro0|e0|d[7]~237, sisa, 1
instance = comp, \pro0|e0|d[7]~238\, pro0|e0|d[7]~238, sisa, 1
instance = comp, \pro0|e0|d[7]~246\, pro0|e0|d[7]~246, sisa, 1
instance = comp, \io0|io_ports[19][1]~29\, io0|io_ports[19][1]~29, sisa, 1
instance = comp, \io0|io_ports[19][7]\, io0|io_ports[19][7], sisa, 1
instance = comp, \io0|Decoder0~14\, io0|Decoder0~14, sisa, 1
instance = comp, \io0|io_ports[27][1]~39\, io0|io_ports[27][1]~39, sisa, 1
instance = comp, \io0|io_ports[27][7]\, io0|io_ports[27][7], sisa, 1
instance = comp, \io0|io_ports[18][1]~34\, io0|io_ports[18][1]~34, sisa, 1
instance = comp, \io0|io_ports[18][7]\, io0|io_ports[18][7], sisa, 1
instance = comp, \io0|Decoder0~1\, io0|Decoder0~1, sisa, 1
instance = comp, \io0|io_ports[26][1]~24\, io0|io_ports[26][1]~24, sisa, 1
instance = comp, \io0|io_ports[26][7]\, io0|io_ports[26][7], sisa, 1
instance = comp, \pro0|e0|d[7]~248\, pro0|e0|d[7]~248, sisa, 1
instance = comp, \pro0|e0|d[7]~249\, pro0|e0|d[7]~249, sisa, 1
instance = comp, \io0|io_ports[31][7]~feeder\, io0|io_ports[31][7]~feeder, sisa, 1
instance = comp, \io0|Decoder0~15\, io0|Decoder0~15, sisa, 1
instance = comp, \io0|io_ports[31][1]~41\, io0|io_ports[31][1]~41, sisa, 1
instance = comp, \io0|io_ports[31][7]\, io0|io_ports[31][7], sisa, 1
instance = comp, \io0|io_ports[30][1]~27\, io0|io_ports[30][1]~27, sisa, 1
instance = comp, \io0|io_ports[30][7]\, io0|io_ports[30][7], sisa, 1
instance = comp, \io0|io_ports[22][1]~37\, io0|io_ports[22][1]~37, sisa, 1
instance = comp, \io0|io_ports[22][7]\, io0|io_ports[22][7], sisa, 1
instance = comp, \io0|io_ports[23][7]~feeder\, io0|io_ports[23][7]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][1]~31\, io0|io_ports[23][1]~31, sisa, 1
instance = comp, \io0|io_ports[23][7]\, io0|io_ports[23][7], sisa, 1
instance = comp, \pro0|e0|d[7]~255\, pro0|e0|d[7]~255, sisa, 1
instance = comp, \pro0|e0|d[7]~256\, pro0|e0|d[7]~256, sisa, 1
instance = comp, \io0|io_ports[29][1]~38\, io0|io_ports[29][1]~38, sisa, 1
instance = comp, \io0|io_ports[29][7]\, io0|io_ports[29][7], sisa, 1
instance = comp, \io0|io_ports[28][7]\, io0|io_ports[28][7], sisa, 1
instance = comp, \io0|io_ports~93\, io0|io_ports~93, sisa, 1
instance = comp, \io0|io_ports[20][7]\, io0|io_ports[20][7], sisa, 1
instance = comp, \io0|io_ports~92\, io0|io_ports~92, sisa, 1
instance = comp, \io0|Decoder0~2\, io0|Decoder0~2, sisa, 1
instance = comp, \io0|Equal2~0\, io0|Equal2~0, sisa, 1
instance = comp, \io0|io_ports[21][15]~28\, io0|io_ports[21][15]~28, sisa, 1
instance = comp, \io0|io_ports[21][7]\, io0|io_ports[21][7], sisa, 1
instance = comp, \pro0|e0|d[7]~250\, pro0|e0|d[7]~250, sisa, 1
instance = comp, \pro0|e0|d[7]~251\, pro0|e0|d[7]~251, sisa, 1
instance = comp, \io0|io_ports[17][1]~30\, io0|io_ports[17][1]~30, sisa, 1
instance = comp, \io0|io_ports[17][7]\, io0|io_ports[17][7], sisa, 1
instance = comp, \io0|io_ports[25][7]\, io0|io_ports[25][7], sisa, 1
instance = comp, \io0|io_ports[24][7]\, io0|io_ports[24][7], sisa, 1
instance = comp, \io0|io_ports[16][7]~feeder\, io0|io_ports[16][7]~feeder, sisa, 1
instance = comp, \io0|io_ports[16][7]\, io0|io_ports[16][7], sisa, 1
instance = comp, \pro0|e0|d[7]~252\, pro0|e0|d[7]~252, sisa, 1
instance = comp, \pro0|e0|d[7]~253\, pro0|e0|d[7]~253, sisa, 1
instance = comp, \pro0|e0|d[7]~254\, pro0|e0|d[7]~254, sisa, 1
instance = comp, \pro0|e0|d[7]~257\, pro0|e0|d[7]~257, sisa, 1
instance = comp, \pro0|e0|d[7]~258\, pro0|e0|d[7]~258, sisa, 1
instance = comp, \pro0|e0|d[7]~259\, pro0|e0|d[7]~259, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][7]~33\, pro0|e0|reg0|registres_sistema[0][7]~33, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][1]~18\, pro0|e0|reg0|registres[3][1]~18, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][7]\, pro0|e0|reg0|registres[3][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][7]\, pro0|e0|reg0|registres[0][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][7]\, pro0|e0|reg0|registres[1][7], sisa, 1
instance = comp, \pro0|e0|reg0|Mux40~0\, pro0|e0|reg0|Mux40~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux40~1\, pro0|e0|reg0|Mux40~1, sisa, 1
instance = comp, \io0|io_ports[8][7]~10\, io0|io_ports[8][7]~10, sisa, 1
instance = comp, \io0|contador_milisegundos[7]\, io0|contador_milisegundos[7], sisa, 1
instance = comp, \io0|contador_milisegundos[8]~34\, io0|contador_milisegundos[8]~34, sisa, 1
instance = comp, \io0|contador_milisegundos[9]~36\, io0|contador_milisegundos[9]~36, sisa, 1
instance = comp, \io0|io_ports~75\, io0|io_ports~75, sisa, 1
instance = comp, \io0|io_ports[8][9]\, io0|io_ports[8][9], sisa, 1
instance = comp, \io0|io_ports[12][9]\, io0|io_ports[12][9], sisa, 1
instance = comp, \pro0|e0|d[9]~145\, pro0|e0|d[9]~145, sisa, 1
instance = comp, \io0|io_ports[14][9]\, io0|io_ports[14][9], sisa, 1
instance = comp, \io0|io_ports[10][9]~feeder\, io0|io_ports[10][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[10][0]~18\, io0|io_ports[10][0]~18, sisa, 1
instance = comp, \io0|io_ports[10][9]\, io0|io_ports[10][9], sisa, 1
instance = comp, \pro0|e0|d[9]~146\, pro0|e0|d[9]~146, sisa, 1
instance = comp, \io0|io_ports[4][9]\, io0|io_ports[4][9], sisa, 1
instance = comp, \io0|io_ports[6][9]~feeder\, io0|io_ports[6][9]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][9]\, io0|io_ports[6][9], sisa, 1
instance = comp, \pro0|e0|d[9]~150\, pro0|e0|d[9]~150, sisa, 1
instance = comp, \io0|io_ports[5][0]~22\, io0|io_ports[5][0]~22, sisa, 1
instance = comp, \io0|io_ports[5][9]\, io0|io_ports[5][9], sisa, 1
instance = comp, \io0|io_ports[1][9]\, io0|io_ports[1][9], sisa, 1
instance = comp, \io0|io_ports[3][9]\, io0|io_ports[3][9], sisa, 1
instance = comp, \pro0|e0|d[9]~147\, pro0|e0|d[9]~147, sisa, 1
instance = comp, \pro0|e0|d[9]~148\, pro0|e0|d[9]~148, sisa, 1
instance = comp, \pro0|e0|d[9]~151\, pro0|e0|d[9]~151, sisa, 1
instance = comp, \io0|io_ports[15][0]~56\, io0|io_ports[15][0]~56, sisa, 1
instance = comp, \io0|io_ports[15][9]\, io0|io_ports[15][9], sisa, 1
instance = comp, \io0|io_ports[11][1]~44\, io0|io_ports[11][1]~44, sisa, 1
instance = comp, \io0|io_ports[11][9]\, io0|io_ports[11][9], sisa, 1
instance = comp, \io0|io_ports~76\, io0|io_ports~76, sisa, 1
instance = comp, \io0|io_ports[9][11]~17\, io0|io_ports[9][11]~17, sisa, 1
instance = comp, \io0|io_ports[9][9]\, io0|io_ports[9][9], sisa, 1
instance = comp, \pro0|e0|d[9]~152\, pro0|e0|d[9]~152, sisa, 1
instance = comp, \pro0|e0|d[9]~153\, pro0|e0|d[9]~153, sisa, 1
instance = comp, \pro0|e0|d[9]~154\, pro0|e0|d[9]~154, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~34\, pro0|e0|alu0|Mux13~34, sisa, 1
instance = comp, \pro0|c0|ac|op[1]~1\, pro0|c0|ac|op[1]~1, sisa, 1
instance = comp, \pro0|e0|y[15]~4\, pro0|e0|y[15]~4, sisa, 1
instance = comp, \io0|io_ports[31][15]\, io0|io_ports[31][15], sisa, 1
instance = comp, \io0|io_ports[22][15]\, io0|io_ports[22][15], sisa, 1
instance = comp, \io0|io_ports[23][15]~feeder\, io0|io_ports[23][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][15]\, io0|io_ports[23][15], sisa, 1
instance = comp, \pro0|e0|d[15]~70\, pro0|e0|d[15]~70, sisa, 1
instance = comp, \pro0|e0|d[15]~71\, pro0|e0|d[15]~71, sisa, 1
instance = comp, \io0|io_ports[29][15]\, io0|io_ports[29][15], sisa, 1
instance = comp, \io0|io_ports[28][15]\, io0|io_ports[28][15], sisa, 1
instance = comp, \pro0|e0|d[15]~66\, pro0|e0|d[15]~66, sisa, 1
instance = comp, \io0|io_ports[17][15]\, io0|io_ports[17][15], sisa, 1
instance = comp, \io0|io_ports~63\, io0|io_ports~63, sisa, 1
instance = comp, \io0|io_ports[16][15]\, io0|io_ports[16][15], sisa, 1
instance = comp, \io0|io_ports[24][15]~feeder\, io0|io_ports[24][15]~feeder, sisa, 1
instance = comp, \io0|io_ports[24][15]\, io0|io_ports[24][15], sisa, 1
instance = comp, \pro0|e0|d[15]~67\, pro0|e0|d[15]~67, sisa, 1
instance = comp, \pro0|e0|d[15]~68\, pro0|e0|d[15]~68, sisa, 1
instance = comp, \pro0|e0|d[15]~69\, pro0|e0|d[15]~69, sisa, 1
instance = comp, \pro0|e0|d[15]~72\, pro0|e0|d[15]~72, sisa, 1
instance = comp, \mem0|rd_data[15]~3\, mem0|rd_data[15]~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~116\, pro0|e0|reg0|registres_sistema~116, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][15]\, pro0|e0|reg0|registres_sistema[2][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~117\, pro0|e0|reg0|registres_sistema~117, sisa, 1
instance = comp, \pro0|e0|reg0|Decoder0~1\, pro0|e0|reg0|Decoder0~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][2]~118\, pro0|e0|reg0|registres_sistema[7][2]~118, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][2]~119\, pro0|e0|reg0|registres_sistema[7][2]~119, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][2]~160\, pro0|e0|reg0|registres_sistema[7][2]~160, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][15]\, pro0|e0|reg0|registres_sistema[7][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][15]~feeder\, pro0|e0|reg0|registres_sistema[0][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]~67\, pro0|e0|reg0|registres_sistema[0][1]~67, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]~68\, pro0|e0|reg0|registres_sistema[0][1]~68, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]~69\, pro0|e0|reg0|registres_sistema[0][1]~69, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][15]\, pro0|e0|reg0|registres_sistema[0][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][15]\, pro0|e0|reg0|registres_sistema[4][15], sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~29\, pro0|e0|reg0|a[15]~29, sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~30\, pro0|e0|reg0|a[15]~30, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][15]\, pro0|e0|reg0|registres[0][15], sisa, 1
instance = comp, \pro0|e0|reg0|Mux0~2\, pro0|e0|reg0|Mux0~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux0~3\, pro0|e0|reg0|Mux0~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][15]~feeder\, pro0|e0|reg0|registres[6][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][15]\, pro0|e0|reg0|registres[6][15], sisa, 1
instance = comp, \pro0|e0|reg0|Mux0~0\, pro0|e0|reg0|Mux0~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][15]\, pro0|e0|reg0|registres[7][15], sisa, 1
instance = comp, \pro0|e0|reg0|Mux0~1\, pro0|e0|reg0|Mux0~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux0~4\, pro0|e0|reg0|Mux0~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~31\, pro0|e0|reg0|a[15]~31, sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~32\, pro0|e0|reg0|a[15]~32, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~120\, pro0|e0|reg0|registres_sistema~120, sisa, 1
instance = comp, \pro0|c0|c0|d_sys\, pro0|c0|c0|d_sys, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][1]~9\, pro0|e0|reg0|registres[5][1]~9, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][2]~74\, pro0|e0|reg0|registres_sistema[5][2]~74, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][2]~75\, pro0|e0|reg0|registres_sistema[5][2]~75, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][15]\, pro0|e0|reg0|registres_sistema[5][15], sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~88\, pro0|e0|reg0|a[15]~88, sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~89\, pro0|e0|reg0|a[15]~89, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~16\, pro0|e0|alu0|Mux0~16, sisa, 1
instance = comp, \pro0|c0|Add1~0\, pro0|c0|Add1~0, sisa, 1
instance = comp, \pro0|c0|Add1~2\, pro0|c0|Add1~2, sisa, 1
instance = comp, \mem0|rd_data[2]~16\, mem0|rd_data[2]~16, sisa, 1
instance = comp, \pro0|e0|d[13]~61\, pro0|e0|d[13]~61, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][2]\, pro0|e0|reg0|registres[2][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][2]\, pro0|e0|reg0|registres[1][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][2]~feeder\, pro0|e0|reg0|registres[0][2]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][2]\, pro0|e0|reg0|registres[0][2], sisa, 1
instance = comp, \pro0|e0|reg0|Mux45~0\, pro0|e0|reg0|Mux45~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux45~1\, pro0|e0|reg0|Mux45~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][2]~feeder\, pro0|e0|reg0|registres[7][2]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][2]\, pro0|e0|reg0|registres[7][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][2]\, pro0|e0|reg0|registres[4][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][2]\, pro0|e0|reg0|registres[6][2], sisa, 1
instance = comp, \pro0|e0|reg0|Mux45~2\, pro0|e0|reg0|Mux45~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux45~3\, pro0|e0|reg0|Mux45~3, sisa, 1
instance = comp, \io0|io_ports[7][2]~15\, io0|io_ports[7][2]~15, sisa, 1
instance = comp, \io0|io_ports[4][2]\, io0|io_ports[4][2], sisa, 1
instance = comp, \io0|io_ports[0][2]\, io0|io_ports[0][2], sisa, 1
instance = comp, \io0|io_ports[2][2]\, io0|io_ports[2][2], sisa, 1
instance = comp, \pro0|e0|d[2]~356\, pro0|e0|d[2]~356, sisa, 1
instance = comp, \pro0|e0|d[2]~357\, pro0|e0|d[2]~357, sisa, 1
instance = comp, \io0|io_ports[14][2]\, io0|io_ports[14][2], sisa, 1
instance = comp, \SW[2]~I\, SW[2], sisa, 1
instance = comp, \io0|switch0|key_out[2]\, io0|switch0|key_out[2], sisa, 1
instance = comp, \io0|io_ports~112\, io0|io_ports~112, sisa, 1
instance = comp, \io0|io_ports[8][2]\, io0|io_ports[8][2], sisa, 1
instance = comp, \io0|io_ports[10][2]\, io0|io_ports[10][2], sisa, 1
instance = comp, \pro0|e0|d[2]~354\, pro0|e0|d[2]~354, sisa, 1
instance = comp, \pro0|e0|d[2]~355\, pro0|e0|d[2]~355, sisa, 1
instance = comp, \pro0|e0|d[2]~358\, pro0|e0|d[2]~358, sisa, 1
instance = comp, \io0|io_ports~113\, io0|io_ports~113, sisa, 1
instance = comp, \io0|io_ports[15][2]\, io0|io_ports[15][2], sisa, 1
instance = comp, \io0|io_ports[11][2]\, io0|io_ports[11][2], sisa, 1
instance = comp, \io0|Decoder0~13\, io0|Decoder0~13, sisa, 1
instance = comp, \io0|io_ports[13][1]~47\, io0|io_ports[13][1]~47, sisa, 1
instance = comp, \io0|io_ports[13][2]\, io0|io_ports[13][2], sisa, 1
instance = comp, \io0|io_ports~20\, io0|io_ports~20, sisa, 1
instance = comp, \io0|io_ports[9][2]\, io0|io_ports[9][2], sisa, 1
instance = comp, \pro0|e0|d[2]~359\, pro0|e0|d[2]~359, sisa, 1
instance = comp, \pro0|e0|d[2]~360\, pro0|e0|d[2]~360, sisa, 1
instance = comp, \KEY[2]~I\, KEY[2], sisa, 1
instance = comp, \io0|keys0|key_out[2]~feeder\, io0|keys0|key_out[2]~feeder, sisa, 1
instance = comp, \KEY[3]~I\, KEY[3], sisa, 1
instance = comp, \io0|keys0|key_out[3]~feeder\, io0|keys0|key_out[3]~feeder, sisa, 1
instance = comp, \io0|keys0|key_out[3]\, io0|keys0|key_out[3], sisa, 1
instance = comp, \io0|keys0|Equal0~1\, io0|keys0|Equal0~1, sisa, 1
instance = comp, \io0|keys0|nested_canvi~0\, io0|keys0|nested_canvi~0, sisa, 1
instance = comp, \io0|keys0|nested_canvi\, io0|keys0|nested_canvi, sisa, 1
instance = comp, \io0|keys0|intr_b~0\, io0|keys0|intr_b~0, sisa, 1
instance = comp, \io0|intctrl0|Equal3~1\, io0|intctrl0|Equal3~1, sisa, 1
instance = comp, \io0|keys0|intr_b~1\, io0|keys0|intr_b~1, sisa, 1
instance = comp, \io0|keys0|intr_b\, io0|keys0|intr_b, sisa, 1
instance = comp, \io0|keys0|key_out[3]~0\, io0|keys0|key_out[3]~0, sisa, 1
instance = comp, \io0|keys0|key_out[2]\, io0|keys0|key_out[2], sisa, 1
instance = comp, \io0|io_ports[7][2]\, io0|io_ports[7][2], sisa, 1
instance = comp, \io0|io_ports[3][2]\, io0|io_ports[3][2], sisa, 1
instance = comp, \io0|io_ports[1][2]\, io0|io_ports[1][2], sisa, 1
instance = comp, \io0|io_ports[5][2]~feeder\, io0|io_ports[5][2]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][2]\, io0|io_ports[5][2], sisa, 1
instance = comp, \pro0|e0|d[2]~352\, pro0|e0|d[2]~352, sisa, 1
instance = comp, \pro0|e0|d[2]~353\, pro0|e0|d[2]~353, sisa, 1
instance = comp, \pro0|e0|d[2]~361\, pro0|e0|d[2]~361, sisa, 1
instance = comp, \io0|kb0|read_char[3]~feeder\, io0|kb0|read_char[3]~feeder, sisa, 1
instance = comp, \io0|kb0|read_char[3]\, io0|kb0|read_char[3], sisa, 1
instance = comp, \io0|io_ports~108\, io0|io_ports~108, sisa, 1
instance = comp, \io0|io_ports[15][3]\, io0|io_ports[15][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][3]\, pro0|e0|reg0|registres[3][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][3]\, pro0|e0|reg0|registres[1][3], sisa, 1
instance = comp, \pro0|e0|reg0|Mux44~0\, pro0|e0|reg0|Mux44~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux44~1\, pro0|e0|reg0|Mux44~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][3]\, pro0|e0|reg0|registres[7][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][3]\, pro0|e0|reg0|registres[6][3], sisa, 1
instance = comp, \pro0|e0|reg0|Mux44~2\, pro0|e0|reg0|Mux44~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux44~3\, pro0|e0|reg0|Mux44~3, sisa, 1
instance = comp, \io0|io_ports[8][3]~14\, io0|io_ports[8][3]~14, sisa, 1
instance = comp, \io0|io_ports[13][3]\, io0|io_ports[13][3], sisa, 1
instance = comp, \io0|io_ports[11][3]\, io0|io_ports[11][3], sisa, 1
instance = comp, \io0|io_ports~21\, io0|io_ports~21, sisa, 1
instance = comp, \io0|io_ports[9][3]\, io0|io_ports[9][3], sisa, 1
instance = comp, \pro0|e0|d[3]~336\, pro0|e0|d[3]~336, sisa, 1
instance = comp, \pro0|e0|d[3]~337\, pro0|e0|d[3]~337, sisa, 1
instance = comp, \io0|io_ports[14][3]\, io0|io_ports[14][3], sisa, 1
instance = comp, \io0|io_ports[12][3]\, io0|io_ports[12][3], sisa, 1
instance = comp, \SW[3]~I\, SW[3], sisa, 1
instance = comp, \io0|switch0|key_out[3]~feeder\, io0|switch0|key_out[3]~feeder, sisa, 1
instance = comp, \io0|switch0|key_out[3]\, io0|switch0|key_out[3], sisa, 1
instance = comp, \io0|io_ports[8][3]\, io0|io_ports[8][3], sisa, 1
instance = comp, \pro0|e0|d[3]~329\, pro0|e0|d[3]~329, sisa, 1
instance = comp, \pro0|e0|d[3]~330\, pro0|e0|d[3]~330, sisa, 1
instance = comp, \pro0|e0|d[3]~338\, pro0|e0|d[3]~338, sisa, 1
instance = comp, \io0|io_ports[19][3]~feeder\, io0|io_ports[19][3]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][3]\, io0|io_ports[19][3], sisa, 1
instance = comp, \io0|io_ports[27][3]\, io0|io_ports[27][3], sisa, 1
instance = comp, \io0|io_ports[18][3]\, io0|io_ports[18][3], sisa, 1
instance = comp, \io0|io_ports[26][3]\, io0|io_ports[26][3], sisa, 1
instance = comp, \pro0|e0|d[3]~340\, pro0|e0|d[3]~340, sisa, 1
instance = comp, \pro0|e0|d[3]~341\, pro0|e0|d[3]~341, sisa, 1
instance = comp, \io0|io_ports[31][3]~feeder\, io0|io_ports[31][3]~feeder, sisa, 1
instance = comp, \io0|io_ports[31][3]\, io0|io_ports[31][3], sisa, 1
instance = comp, \io0|io_ports[30][3]\, io0|io_ports[30][3], sisa, 1
instance = comp, \io0|io_ports[22][3]\, io0|io_ports[22][3], sisa, 1
instance = comp, \io0|io_ports[23][3]\, io0|io_ports[23][3], sisa, 1
instance = comp, \pro0|e0|d[3]~347\, pro0|e0|d[3]~347, sisa, 1
instance = comp, \pro0|e0|d[3]~348\, pro0|e0|d[3]~348, sisa, 1
instance = comp, \io0|io_ports[29][3]~feeder\, io0|io_ports[29][3]~feeder, sisa, 1
instance = comp, \io0|io_ports[29][3]\, io0|io_ports[29][3], sisa, 1
instance = comp, \io0|io_ports[28][3]\, io0|io_ports[28][3], sisa, 1
instance = comp, \io0|contador_milisegundos[3]~24\, io0|contador_milisegundos[3]~24, sisa, 1
instance = comp, \io0|contador_milisegundos[3]\, io0|contador_milisegundos[3], sisa, 1
instance = comp, \io0|io_ports~109\, io0|io_ports~109, sisa, 1
instance = comp, \io0|io_ports[21][3]\, io0|io_ports[21][3], sisa, 1
instance = comp, \io0|io_ports~110\, io0|io_ports~110, sisa, 1
instance = comp, \io0|io_ports[20][3]\, io0|io_ports[20][3], sisa, 1
instance = comp, \pro0|e0|d[3]~342\, pro0|e0|d[3]~342, sisa, 1
instance = comp, \pro0|e0|d[3]~343\, pro0|e0|d[3]~343, sisa, 1
instance = comp, \io0|io_ports[17][3]\, io0|io_ports[17][3], sisa, 1
instance = comp, \io0|io_ports[25][3]\, io0|io_ports[25][3], sisa, 1
instance = comp, \io0|io_ports[24][3]\, io0|io_ports[24][3], sisa, 1
instance = comp, \io0|io_ports~111\, io0|io_ports~111, sisa, 1
instance = comp, \io0|io_ports[16][3]\, io0|io_ports[16][3], sisa, 1
instance = comp, \pro0|e0|d[3]~344\, pro0|e0|d[3]~344, sisa, 1
instance = comp, \pro0|e0|d[3]~345\, pro0|e0|d[3]~345, sisa, 1
instance = comp, \pro0|e0|d[3]~346\, pro0|e0|d[3]~346, sisa, 1
instance = comp, \pro0|e0|d[3]~349\, pro0|e0|d[3]~349, sisa, 1
instance = comp, \pro0|e0|d[3]~350\, pro0|e0|d[3]~350, sisa, 1
instance = comp, \pro0|c0|Add1~4\, pro0|c0|Add1~4, sisa, 1
instance = comp, \pro0|e0|d[3]~351\, pro0|e0|d[3]~351, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][3]~41\, pro0|e0|reg0|registres_sistema[0][3]~41, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~129\, pro0|e0|reg0|registres_sistema~129, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][3]\, pro0|e0|reg0|registres_sistema[5][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][3]~feeder\, pro0|e0|reg0|registres[5][3]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][3]\, pro0|e0|reg0|registres[5][3], sisa, 1
instance = comp, \pro0|e0|reg0|Mux12~0\, pro0|e0|reg0|Mux12~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux12~1\, pro0|e0|reg0|Mux12~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][3]~feeder\, pro0|e0|reg0|registres[2][3]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][3]\, pro0|e0|reg0|registres[2][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][3]~feeder\, pro0|e0|reg0|registres[0][3]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][3]\, pro0|e0|reg0|registres[0][3], sisa, 1
instance = comp, \pro0|e0|reg0|Mux12~2\, pro0|e0|reg0|Mux12~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux12~3\, pro0|e0|reg0|Mux12~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux12~4\, pro0|e0|reg0|Mux12~4, sisa, 1
instance = comp, \pro0|c0|nou_pc[3]~feeder\, pro0|c0|nou_pc[3]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][4]\, pro0|e0|reg0|registres[3][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][4]~feeder\, pro0|e0|reg0|registres[0][4]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][4]\, pro0|e0|reg0|registres[0][4], sisa, 1
instance = comp, \pro0|e0|reg0|Mux43~0\, pro0|e0|reg0|Mux43~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux43~1\, pro0|e0|reg0|Mux43~1, sisa, 1
instance = comp, \io0|io_ports[8][4]~13\, io0|io_ports[8][4]~13, sisa, 1
instance = comp, \io0|io_ports[27][4]\, io0|io_ports[27][4], sisa, 1
instance = comp, \io0|io_ports[26][4]\, io0|io_ports[26][4], sisa, 1
instance = comp, \io0|io_ports[18][4]\, io0|io_ports[18][4], sisa, 1
instance = comp, \io0|io_ports[19][4]\, io0|io_ports[19][4], sisa, 1
instance = comp, \pro0|e0|d[4]~294\, pro0|e0|d[4]~294, sisa, 1
instance = comp, \pro0|e0|d[4]~295\, pro0|e0|d[4]~295, sisa, 1
instance = comp, \io0|io_ports[29][4]\, io0|io_ports[29][4], sisa, 1
instance = comp, \io0|io_ports[28][4]\, io0|io_ports[28][4], sisa, 1
instance = comp, \io0|io_ports~101\, io0|io_ports~101, sisa, 1
instance = comp, \io0|io_ports[20][4]\, io0|io_ports[20][4], sisa, 1
instance = comp, \pro0|e0|d[4]~296\, pro0|e0|d[4]~296, sisa, 1
instance = comp, \pro0|e0|d[4]~297\, pro0|e0|d[4]~297, sisa, 1
instance = comp, \io0|io_ports[24][4]\, io0|io_ports[24][4], sisa, 1
instance = comp, \io0|io_ports~97\, io0|io_ports~97, sisa, 1
instance = comp, \io0|io_ports[16][4]\, io0|io_ports[16][4], sisa, 1
instance = comp, \io0|io_ports[17][4]~feeder\, io0|io_ports[17][4]~feeder, sisa, 1
instance = comp, \io0|io_ports[17][4]\, io0|io_ports[17][4], sisa, 1
instance = comp, \pro0|e0|d[4]~298\, pro0|e0|d[4]~298, sisa, 1
instance = comp, \pro0|e0|d[4]~299\, pro0|e0|d[4]~299, sisa, 1
instance = comp, \pro0|e0|d[4]~300\, pro0|e0|d[4]~300, sisa, 1
instance = comp, \io0|io_ports[31][4]\, io0|io_ports[31][4], sisa, 1
instance = comp, \io0|io_ports[30][4]\, io0|io_ports[30][4], sisa, 1
instance = comp, \io0|io_ports[22][4]~feeder\, io0|io_ports[22][4]~feeder, sisa, 1
instance = comp, \io0|io_ports[22][4]\, io0|io_ports[22][4], sisa, 1
instance = comp, \pro0|e0|d[4]~301\, pro0|e0|d[4]~301, sisa, 1
instance = comp, \pro0|e0|d[4]~302\, pro0|e0|d[4]~302, sisa, 1
instance = comp, \pro0|e0|d[4]~303\, pro0|e0|d[4]~303, sisa, 1
instance = comp, \mem0|rd_data[4]~13\, mem0|rd_data[4]~13, sisa, 1
instance = comp, \pro0|c0|c0|Mux12~0\, pro0|c0|c0|Mux12~0, sisa, 1
instance = comp, \pro0|c0|c0|Mux10~0\, pro0|c0|c0|Mux10~0, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~35\, pro0|e0|alu0|Mux13~35, sisa, 1
instance = comp, \pro0|e0|y[3]~22\, pro0|e0|y[3]~22, sisa, 1
instance = comp, \pro0|e0|y[3]~23\, pro0|e0|y[3]~23, sisa, 1
instance = comp, \pro0|e0|y[2]~24\, pro0|e0|y[2]~24, sisa, 1
instance = comp, \pro0|e0|y[2]~25\, pro0|e0|y[2]~25, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~0\, pro0|e0|alu0|Add0~0, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~2\, pro0|e0|alu0|Add0~2, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~4\, pro0|e0|alu0|Add0~4, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~6\, pro0|e0|alu0|Add0~6, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~8\, pro0|e0|alu0|Add0~8, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~10\, pro0|e0|alu0|Add0~10, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~8\, pro0|e0|alu0|ShiftRight0~8, sisa, 1
instance = comp, \mem0|rd_data[14]~6\, mem0|rd_data[14]~6, sisa, 1
instance = comp, \io0|io_ports[23][14]~feeder\, io0|io_ports[23][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][14]\, io0|io_ports[23][14], sisa, 1
instance = comp, \io0|io_ports[31][14]\, io0|io_ports[31][14], sisa, 1
instance = comp, \io0|io_ports[22][14]\, io0|io_ports[22][14], sisa, 1
instance = comp, \io0|io_ports[30][14]\, io0|io_ports[30][14], sisa, 1
instance = comp, \pro0|e0|d[14]~140\, pro0|e0|d[14]~140, sisa, 1
instance = comp, \pro0|e0|d[14]~141\, pro0|e0|d[14]~141, sisa, 1
instance = comp, \io0|io_ports[26][14]\, io0|io_ports[26][14], sisa, 1
instance = comp, \io0|io_ports[18][14]\, io0|io_ports[18][14], sisa, 1
instance = comp, \io0|io_ports[19][14]\, io0|io_ports[19][14], sisa, 1
instance = comp, \pro0|e0|d[14]~133\, pro0|e0|d[14]~133, sisa, 1
instance = comp, \pro0|e0|d[14]~134\, pro0|e0|d[14]~134, sisa, 1
instance = comp, \io0|io_ports[25][14]\, io0|io_ports[25][14], sisa, 1
instance = comp, \io0|io_ports~72\, io0|io_ports~72, sisa, 1
instance = comp, \io0|io_ports[16][14]\, io0|io_ports[16][14], sisa, 1
instance = comp, \io0|io_ports[17][14]\, io0|io_ports[17][14], sisa, 1
instance = comp, \pro0|e0|d[14]~137\, pro0|e0|d[14]~137, sisa, 1
instance = comp, \pro0|e0|d[14]~138\, pro0|e0|d[14]~138, sisa, 1
instance = comp, \io0|io_ports[21][14]\, io0|io_ports[21][14], sisa, 1
instance = comp, \io0|io_ports[29][14]\, io0|io_ports[29][14], sisa, 1
instance = comp, \io0|io_ports[28][14]\, io0|io_ports[28][14], sisa, 1
instance = comp, \io0|io_ports~74\, io0|io_ports~74, sisa, 1
instance = comp, \io0|io_ports[20][14]\, io0|io_ports[20][14], sisa, 1
instance = comp, \pro0|e0|d[14]~135\, pro0|e0|d[14]~135, sisa, 1
instance = comp, \pro0|e0|d[14]~136\, pro0|e0|d[14]~136, sisa, 1
instance = comp, \pro0|e0|d[14]~139\, pro0|e0|d[14]~139, sisa, 1
instance = comp, \pro0|e0|d[14]~142\, pro0|e0|d[14]~142, sisa, 1
instance = comp, \io0|io_ports[12][14]~feeder\, io0|io_ports[12][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[12][14]\, io0|io_ports[12][14], sisa, 1
instance = comp, \io0|io_ports[14][14]\, io0|io_ports[14][14], sisa, 1
instance = comp, \io0|io_ports[8][14]~feeder\, io0|io_ports[8][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[8][14]\, io0|io_ports[8][14], sisa, 1
instance = comp, \io0|io_ports[10][14]\, io0|io_ports[10][14], sisa, 1
instance = comp, \pro0|e0|d[14]~124\, pro0|e0|d[14]~124, sisa, 1
instance = comp, \pro0|e0|d[14]~125\, pro0|e0|d[14]~125, sisa, 1
instance = comp, \io0|io_ports[4][14]\, io0|io_ports[4][14], sisa, 1
instance = comp, \io0|io_ports[0][14]\, io0|io_ports[0][14], sisa, 1
instance = comp, \io0|io_ports[2][14]~feeder\, io0|io_ports[2][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][14]\, io0|io_ports[2][14], sisa, 1
instance = comp, \pro0|e0|d[14]~126\, pro0|e0|d[14]~126, sisa, 1
instance = comp, \pro0|e0|d[14]~127\, pro0|e0|d[14]~127, sisa, 1
instance = comp, \pro0|e0|d[14]~128\, pro0|e0|d[14]~128, sisa, 1
instance = comp, \io0|io_ports[3][14]~feeder\, io0|io_ports[3][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[3][14]\, io0|io_ports[3][14], sisa, 1
instance = comp, \io0|io_ports[7][14]\, io0|io_ports[7][14], sisa, 1
instance = comp, \io0|io_ports[1][14]\, io0|io_ports[1][14], sisa, 1
instance = comp, \io0|io_ports[5][14]~feeder\, io0|io_ports[5][14]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][14]\, io0|io_ports[5][14], sisa, 1
instance = comp, \pro0|e0|d[14]~122\, pro0|e0|d[14]~122, sisa, 1
instance = comp, \pro0|e0|d[14]~123\, pro0|e0|d[14]~123, sisa, 1
instance = comp, \io0|io_ports[15][14]\, io0|io_ports[15][14], sisa, 1
instance = comp, \io0|io_ports[11][14]\, io0|io_ports[11][14], sisa, 1
instance = comp, \io0|io_ports[13][14]\, io0|io_ports[13][14], sisa, 1
instance = comp, \io0|io_ports~73\, io0|io_ports~73, sisa, 1
instance = comp, \io0|io_ports[9][14]\, io0|io_ports[9][14], sisa, 1
instance = comp, \pro0|e0|d[14]~129\, pro0|e0|d[14]~129, sisa, 1
instance = comp, \pro0|e0|d[14]~130\, pro0|e0|d[14]~130, sisa, 1
instance = comp, \pro0|e0|d[14]~131\, pro0|e0|d[14]~131, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~12\, pro0|e0|alu0|Mux1~12, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][0]\, pro0|e0|reg0|registres[7][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][0]\, pro0|e0|reg0|registres[4][0], sisa, 1
instance = comp, \pro0|e0|reg0|Mux47~2\, pro0|e0|reg0|Mux47~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux47~3\, pro0|e0|reg0|Mux47~3, sisa, 1
instance = comp, \pro0|e0|y[0]~1\, pro0|e0|y[0]~1, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~7\, pro0|e0|alu0|ShiftLeft0~7, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~8\, pro0|e0|alu0|ShiftLeft0~8, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~22\, pro0|e0|alu0|ShiftLeft0~22, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][8]\, pro0|e0|reg0|registres[3][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][8]\, pro0|e0|reg0|registres[1][8], sisa, 1
instance = comp, \pro0|e0|reg0|Mux39~0\, pro0|e0|reg0|Mux39~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux39~1\, pro0|e0|reg0|Mux39~1, sisa, 1
instance = comp, \io0|io_ports[21][8]~9\, io0|io_ports[21][8]~9, sisa, 1
instance = comp, \io0|io_ports[23][8]\, io0|io_ports[23][8], sisa, 1
instance = comp, \io0|io_ports[22][8]\, io0|io_ports[22][8], sisa, 1
instance = comp, \io0|io_ports[30][8]\, io0|io_ports[30][8], sisa, 1
instance = comp, \pro0|e0|d[8]~278\, pro0|e0|d[8]~278, sisa, 1
instance = comp, \pro0|e0|d[8]~279\, pro0|e0|d[8]~279, sisa, 1
instance = comp, \io0|io_ports[18][8]\, io0|io_ports[18][8], sisa, 1
instance = comp, \io0|io_ports[19][8]~feeder\, io0|io_ports[19][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][8]\, io0|io_ports[19][8], sisa, 1
instance = comp, \pro0|e0|d[8]~271\, pro0|e0|d[8]~271, sisa, 1
instance = comp, \io0|io_ports[26][8]\, io0|io_ports[26][8], sisa, 1
instance = comp, \io0|io_ports[27][8]\, io0|io_ports[27][8], sisa, 1
instance = comp, \pro0|e0|d[8]~272\, pro0|e0|d[8]~272, sisa, 1
instance = comp, \io0|io_ports[24][8]~feeder\, io0|io_ports[24][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[24][8]\, io0|io_ports[24][8], sisa, 1
instance = comp, \io0|io_ports[25][8]\, io0|io_ports[25][8], sisa, 1
instance = comp, \io0|io_ports[17][8]\, io0|io_ports[17][8], sisa, 1
instance = comp, \io0|io_ports~94\, io0|io_ports~94, sisa, 1
instance = comp, \io0|io_ports[16][8]\, io0|io_ports[16][8], sisa, 1
instance = comp, \pro0|e0|d[8]~275\, pro0|e0|d[8]~275, sisa, 1
instance = comp, \pro0|e0|d[8]~276\, pro0|e0|d[8]~276, sisa, 1
instance = comp, \io0|contador_milisegundos[8]\, io0|contador_milisegundos[8], sisa, 1
instance = comp, \io0|io_ports[21][8]\, io0|io_ports[21][8], sisa, 1
instance = comp, \io0|io_ports[29][8]\, io0|io_ports[29][8], sisa, 1
instance = comp, \io0|io_ports[28][8]\, io0|io_ports[28][8], sisa, 1
instance = comp, \io0|io_ports~96\, io0|io_ports~96, sisa, 1
instance = comp, \io0|io_ports[20][8]\, io0|io_ports[20][8], sisa, 1
instance = comp, \pro0|e0|d[8]~273\, pro0|e0|d[8]~273, sisa, 1
instance = comp, \pro0|e0|d[8]~274\, pro0|e0|d[8]~274, sisa, 1
instance = comp, \pro0|e0|d[8]~277\, pro0|e0|d[8]~277, sisa, 1
instance = comp, \pro0|e0|d[8]~280\, pro0|e0|d[8]~280, sisa, 1
instance = comp, \mem0|rd_data[8]~12\, mem0|rd_data[8]~12, sisa, 1
instance = comp, \pro0|c0|c0|Mux11~1\, pro0|c0|c0|Mux11~1, sisa, 1
instance = comp, \pro0|c0|c0|Mux11~2\, pro0|c0|c0|Mux11~2, sisa, 1
instance = comp, \pro0|c0|ac|op[3]~0\, pro0|c0|ac|op[3]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~4\, pro0|e0|alu0|Mux1~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~141\, pro0|e0|reg0|registres_sistema~141, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][5]\, pro0|e0|reg0|registres_sistema[5][5], sisa, 1
instance = comp, \pro0|c0|nou_pc[2]~17\, pro0|c0|nou_pc[2]~17, sisa, 1
instance = comp, \pro0|c0|nou_pc[4]~21\, pro0|c0|nou_pc[4]~21, sisa, 1
instance = comp, \pro0|c0|nou_pc[4]~feeder\, pro0|c0|nou_pc[4]~feeder, sisa, 1
instance = comp, \pro0|c0|tknbr.PC2~2\, pro0|c0|tknbr.PC2~2, sisa, 1
instance = comp, \pro0|c0|Selector11~2\, pro0|c0|Selector11~2, sisa, 1
instance = comp, \pro0|c0|tknbr~0\, pro0|c0|tknbr~0, sisa, 1
instance = comp, \pro0|c0|tknbr.ALU_OUT~0\, pro0|c0|tknbr.ALU_OUT~0, sisa, 1
instance = comp, \pro0|c0|tknbr.BR~0\, pro0|c0|tknbr.BR~0, sisa, 1
instance = comp, \pro0|c0|tknbr.PC_ACT~0\, pro0|c0|tknbr.PC_ACT~0, sisa, 1
instance = comp, \pro0|c0|nou_pc[4]\, pro0|c0|nou_pc[4], sisa, 1
instance = comp, \pro0|c0|Add1~6\, pro0|c0|Add1~6, sisa, 1
instance = comp, \pro0|c0|nou_pc[5]~23\, pro0|c0|nou_pc[5]~23, sisa, 1
instance = comp, \pro0|c0|nou_pc[5]~feeder\, pro0|c0|nou_pc[5]~feeder, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~64\, pro0|e0|alu0|Mux13~64, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~27\, pro0|e0|alu0|Mux11~27, sisa, 1
instance = comp, \mem0|rd_data[6]~10\, mem0|rd_data[6]~10, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][6]\, pro0|e0|reg0|registres[7][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][6]\, pro0|e0|reg0|registres[4][6], sisa, 1
instance = comp, \pro0|e0|reg0|Mux41~2\, pro0|e0|reg0|Mux41~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux41~3\, pro0|e0|reg0|Mux41~3, sisa, 1
instance = comp, \io0|io_ports[8][6]~11\, io0|io_ports[8][6]~11, sisa, 1
instance = comp, \io0|io_ports[27][6]~feeder\, io0|io_ports[27][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[27][6]\, io0|io_ports[27][6], sisa, 1
instance = comp, \io0|io_ports[26][6]\, io0|io_ports[26][6], sisa, 1
instance = comp, \io0|io_ports[18][6]\, io0|io_ports[18][6], sisa, 1
instance = comp, \io0|io_ports[19][6]~feeder\, io0|io_ports[19][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][6]\, io0|io_ports[19][6], sisa, 1
instance = comp, \pro0|e0|d[6]~225\, pro0|e0|d[6]~225, sisa, 1
instance = comp, \pro0|e0|d[6]~226\, pro0|e0|d[6]~226, sisa, 1
instance = comp, \io0|io_ports[17][6]\, io0|io_ports[17][6], sisa, 1
instance = comp, \io0|io_ports~84\, io0|io_ports~84, sisa, 1
instance = comp, \io0|io_ports[16][6]\, io0|io_ports[16][6], sisa, 1
instance = comp, \pro0|e0|d[6]~229\, pro0|e0|d[6]~229, sisa, 1
instance = comp, \io0|io_ports[25][6]\, io0|io_ports[25][6], sisa, 1
instance = comp, \io0|io_ports[24][6]\, io0|io_ports[24][6], sisa, 1
instance = comp, \pro0|e0|d[6]~230\, pro0|e0|d[6]~230, sisa, 1
instance = comp, \io0|io_ports[29][6]\, io0|io_ports[29][6], sisa, 1
instance = comp, \io0|contador_milisegundos[6]\, io0|contador_milisegundos[6], sisa, 1
instance = comp, \io0|io_ports~87\, io0|io_ports~87, sisa, 1
instance = comp, \io0|io_ports[21][6]\, io0|io_ports[21][6], sisa, 1
instance = comp, \pro0|e0|d[6]~228\, pro0|e0|d[6]~228, sisa, 1
instance = comp, \pro0|e0|d[6]~231\, pro0|e0|d[6]~231, sisa, 1
instance = comp, \pro0|e0|d[6]~234\, pro0|e0|d[6]~234, sisa, 1
instance = comp, \io0|kb0|read_char[6]~feeder\, io0|kb0|read_char[6]~feeder, sisa, 1
instance = comp, \io0|kb0|read_char[6]\, io0|kb0|read_char[6], sisa, 1
instance = comp, \io0|io_ports~86\, io0|io_ports~86, sisa, 1
instance = comp, \io0|io_ports[15][6]\, io0|io_ports[15][6], sisa, 1
instance = comp, \io0|io_ports[11][6]\, io0|io_ports[11][6], sisa, 1
instance = comp, \io0|io_ports[13][6]\, io0|io_ports[13][6], sisa, 1
instance = comp, \io0|io_ports~85\, io0|io_ports~85, sisa, 1
instance = comp, \io0|io_ports[9][6]\, io0|io_ports[9][6], sisa, 1
instance = comp, \pro0|e0|d[6]~221\, pro0|e0|d[6]~221, sisa, 1
instance = comp, \pro0|e0|d[6]~222\, pro0|e0|d[6]~222, sisa, 1
instance = comp, \io0|io_ports[4][6]\, io0|io_ports[4][6], sisa, 1
instance = comp, \io0|io_ports[6][6]~feeder\, io0|io_ports[6][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][6]\, io0|io_ports[6][6], sisa, 1
instance = comp, \pro0|e0|d[6]~219\, pro0|e0|d[6]~219, sisa, 1
instance = comp, \io0|io_ports[12][6]~feeder\, io0|io_ports[12][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[12][6]\, io0|io_ports[12][6], sisa, 1
instance = comp, \io0|io_ports[14][6]\, io0|io_ports[14][6], sisa, 1
instance = comp, \io0|io_ports[10][6]\, io0|io_ports[10][6], sisa, 1
instance = comp, \io0|io_ports[8][6]\, io0|io_ports[8][6], sisa, 1
instance = comp, \pro0|e0|d[6]~216\, pro0|e0|d[6]~216, sisa, 1
instance = comp, \pro0|e0|d[6]~217\, pro0|e0|d[6]~217, sisa, 1
instance = comp, \pro0|e0|d[6]~220\, pro0|e0|d[6]~220, sisa, 1
instance = comp, \pro0|e0|d[6]~223\, pro0|e0|d[6]~223, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~135\, pro0|e0|reg0|registres_sistema~135, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][7]\, pro0|e0|reg0|registres_sistema[5][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~133\, pro0|e0|reg0|registres_sistema~133, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][7]\, pro0|e0|reg0|registres_sistema[2][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][7]\, pro0|e0|reg0|registres[2][7], sisa, 1
instance = comp, \pro0|e0|reg0|Mux8~2\, pro0|e0|reg0|Mux8~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux8~3\, pro0|e0|reg0|Mux8~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][7]~feeder\, pro0|e0|reg0|registres[7][7]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][7]\, pro0|e0|reg0|registres[7][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][7]\, pro0|e0|reg0|registres[6][7], sisa, 1
instance = comp, \pro0|e0|reg0|Mux8~0\, pro0|e0|reg0|Mux8~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux8~1\, pro0|e0|reg0|Mux8~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux8~4\, pro0|e0|reg0|Mux8~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~24\, pro0|e0|alu0|Mux8~24, sisa, 1
instance = comp, \~GND\, ~GND, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~159\, pro0|e0|reg0|registres_sistema~159, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][9]\, pro0|e0|reg0|registres_sistema[5][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][9]\, pro0|e0|reg0|registres[2][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][9]\, pro0|e0|reg0|registres[1][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux6~2\, pro0|e0|reg0|Mux6~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux6~3\, pro0|e0|reg0|Mux6~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][9]~feeder\, pro0|e0|reg0|registres[5][9]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][9]\, pro0|e0|reg0|registres[5][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][9]\, pro0|e0|reg0|registres[6][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux6~0\, pro0|e0|reg0|Mux6~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux6~1\, pro0|e0|reg0|Mux6~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux6~4\, pro0|e0|reg0|Mux6~4, sisa, 1
instance = comp, \pro0|c0|c0|Mux16~0\, pro0|c0|c0|Mux16~0, sisa, 1
instance = comp, \pro0|c0|ac|calls~0\, pro0|c0|ac|calls~0, sisa, 1
instance = comp, \pro0|c0|c0|no_priv~0\, pro0|c0|c0|no_priv~0, sisa, 1
instance = comp, \pro0|c0|c0|no_priv\, pro0|c0|c0|no_priv, sisa, 1
instance = comp, \pro0|c0|ac|e_no_align~0\, pro0|c0|ac|e_no_align~0, sisa, 1
instance = comp, \pro0|c0|c0|Mux16~1\, pro0|c0|c0|Mux16~1, sisa, 1
instance = comp, \pro0|c0|c0|Mux16~2\, pro0|c0|c0|Mux16~2, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[0]~15\, pro0|e0|dir_efectiva[0]~15, sisa, 1
instance = comp, \pro0|exc0|except_tractant~1\, pro0|exc0|except_tractant~1, sisa, 1
instance = comp, \pro0|exc0|except_tractant~5\, pro0|exc0|except_tractant~5, sisa, 1
instance = comp, \pro0|exc0|except_tractant[1]~2\, pro0|exc0|except_tractant[1]~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][10]\, pro0|e0|reg0|registres[7][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][10]\, pro0|e0|reg0|registres[6][10], sisa, 1
instance = comp, \pro0|e0|reg0|Mux37~2\, pro0|e0|reg0|Mux37~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux37~3\, pro0|e0|reg0|Mux37~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][10]~feeder\, pro0|e0|reg0|registres[2][10]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][10]\, pro0|e0|reg0|registres[2][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][10]\, pro0|e0|reg0|registres[1][10], sisa, 1
instance = comp, \pro0|e0|reg0|Mux37~0\, pro0|e0|reg0|Mux37~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux37~1\, pro0|e0|reg0|Mux37~1, sisa, 1
instance = comp, \io0|io_ports[21][10]~7\, io0|io_ports[21][10]~7, sisa, 1
instance = comp, \io0|io_ports[26][10]\, io0|io_ports[26][10], sisa, 1
instance = comp, \io0|io_ports[18][10]\, io0|io_ports[18][10], sisa, 1
instance = comp, \io0|io_ports[19][10]~feeder\, io0|io_ports[19][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][10]\, io0|io_ports[19][10], sisa, 1
instance = comp, \pro0|e0|d[10]~179\, pro0|e0|d[10]~179, sisa, 1
instance = comp, \pro0|e0|d[10]~180\, pro0|e0|d[10]~180, sisa, 1
instance = comp, \io0|contador_milisegundos[10]~38\, io0|contador_milisegundos[10]~38, sisa, 1
instance = comp, \io0|contador_milisegundos[10]\, io0|contador_milisegundos[10], sisa, 1
instance = comp, \io0|io_ports[21][10]\, io0|io_ports[21][10], sisa, 1
instance = comp, \io0|io_ports[29][10]\, io0|io_ports[29][10], sisa, 1
instance = comp, \io0|io_ports[28][10]\, io0|io_ports[28][10], sisa, 1
instance = comp, \io0|contador_ciclos~4\, io0|contador_ciclos~4, sisa, 1
instance = comp, \io0|contador_ciclos[10]\, io0|contador_ciclos[10], sisa, 1
instance = comp, \io0|io_ports~80\, io0|io_ports~80, sisa, 1
instance = comp, \io0|io_ports[20][10]\, io0|io_ports[20][10], sisa, 1
instance = comp, \pro0|e0|d[10]~181\, pro0|e0|d[10]~181, sisa, 1
instance = comp, \pro0|e0|d[10]~182\, pro0|e0|d[10]~182, sisa, 1
instance = comp, \io0|io_ports~78\, io0|io_ports~78, sisa, 1
instance = comp, \io0|io_ports[16][10]\, io0|io_ports[16][10], sisa, 1
instance = comp, \io0|io_ports[17][10]~feeder\, io0|io_ports[17][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[17][10]\, io0|io_ports[17][10], sisa, 1
instance = comp, \pro0|e0|d[10]~183\, pro0|e0|d[10]~183, sisa, 1
instance = comp, \io0|io_ports[25][10]\, io0|io_ports[25][10], sisa, 1
instance = comp, \io0|io_ports[24][10]~feeder\, io0|io_ports[24][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[24][10]\, io0|io_ports[24][10], sisa, 1
instance = comp, \pro0|e0|d[10]~184\, pro0|e0|d[10]~184, sisa, 1
instance = comp, \pro0|e0|d[10]~185\, pro0|e0|d[10]~185, sisa, 1
instance = comp, \io0|io_ports[31][10]\, io0|io_ports[31][10], sisa, 1
instance = comp, \io0|io_ports[22][10]\, io0|io_ports[22][10], sisa, 1
instance = comp, \io0|io_ports[30][10]\, io0|io_ports[30][10], sisa, 1
instance = comp, \pro0|e0|d[10]~186\, pro0|e0|d[10]~186, sisa, 1
instance = comp, \pro0|e0|d[10]~187\, pro0|e0|d[10]~187, sisa, 1
instance = comp, \pro0|e0|d[10]~188\, pro0|e0|d[10]~188, sisa, 1
instance = comp, \mem0|rd_data[10]~8\, mem0|rd_data[10]~8, sisa, 1
instance = comp, \io0|io_ports[1][10]\, io0|io_ports[1][10], sisa, 1
instance = comp, \io0|io_ports[5][10]~feeder\, io0|io_ports[5][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][10]\, io0|io_ports[5][10], sisa, 1
instance = comp, \pro0|e0|d[10]~168\, pro0|e0|d[10]~168, sisa, 1
instance = comp, \io0|io_ports[3][10]\, io0|io_ports[3][10], sisa, 1
instance = comp, \io0|io_ports[7][10]\, io0|io_ports[7][10], sisa, 1
instance = comp, \pro0|e0|d[10]~169\, pro0|e0|d[10]~169, sisa, 1
instance = comp, \io0|io_ports[11][10]~feeder\, io0|io_ports[11][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[11][10]\, io0|io_ports[11][10], sisa, 1
instance = comp, \io0|io_ports[15][10]\, io0|io_ports[15][10], sisa, 1
instance = comp, \io0|io_ports[13][10]\, io0|io_ports[13][10], sisa, 1
instance = comp, \io0|io_ports~79\, io0|io_ports~79, sisa, 1
instance = comp, \io0|io_ports[9][10]\, io0|io_ports[9][10], sisa, 1
instance = comp, \pro0|e0|d[10]~175\, pro0|e0|d[10]~175, sisa, 1
instance = comp, \pro0|e0|d[10]~176\, pro0|e0|d[10]~176, sisa, 1
instance = comp, \io0|io_ports[14][10]~feeder\, io0|io_ports[14][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[14][10]\, io0|io_ports[14][10], sisa, 1
instance = comp, \io0|io_ports[12][10]\, io0|io_ports[12][10], sisa, 1
instance = comp, \io0|io_ports[8][10]\, io0|io_ports[8][10], sisa, 1
instance = comp, \io0|io_ports[10][10]~feeder\, io0|io_ports[10][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[10][10]\, io0|io_ports[10][10], sisa, 1
instance = comp, \pro0|e0|d[10]~170\, pro0|e0|d[10]~170, sisa, 1
instance = comp, \pro0|e0|d[10]~171\, pro0|e0|d[10]~171, sisa, 1
instance = comp, \io0|io_ports[6][10]\, io0|io_ports[6][10], sisa, 1
instance = comp, \io0|io_ports[0][10]\, io0|io_ports[0][10], sisa, 1
instance = comp, \io0|io_ports[2][10]~feeder\, io0|io_ports[2][10]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][10]\, io0|io_ports[2][10], sisa, 1
instance = comp, \pro0|e0|d[10]~172\, pro0|e0|d[10]~172, sisa, 1
instance = comp, \pro0|e0|d[10]~173\, pro0|e0|d[10]~173, sisa, 1
instance = comp, \pro0|e0|d[10]~174\, pro0|e0|d[10]~174, sisa, 1
instance = comp, \pro0|e0|d[10]~177\, pro0|e0|d[10]~177, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~13\, pro0|e0|alu0|Mux6~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~32\, pro0|e0|alu0|Mux6~32, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~14\, pro0|e0|alu0|Mux6~14, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][11]\, pro0|e0|reg0|registres[3][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][11]\, pro0|e0|reg0|registres[0][11], sisa, 1
instance = comp, \pro0|e0|reg0|Mux36~0\, pro0|e0|reg0|Mux36~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux36~1\, pro0|e0|reg0|Mux36~1, sisa, 1
instance = comp, \io0|io_ports[21][11]~6\, io0|io_ports[21][11]~6, sisa, 1
instance = comp, \io0|io_ports[31][11]\, io0|io_ports[31][11], sisa, 1
instance = comp, \io0|io_ports[30][11]~feeder\, io0|io_ports[30][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][11]\, io0|io_ports[30][11], sisa, 1
instance = comp, \pro0|e0|d[11]~210\, pro0|e0|d[11]~210, sisa, 1
instance = comp, \io0|io_ports[25][11]~feeder\, io0|io_ports[25][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[25][11]\, io0|io_ports[25][11], sisa, 1
instance = comp, \io0|io_ports[17][11]\, io0|io_ports[17][11], sisa, 1
instance = comp, \io0|io_ports~81\, io0|io_ports~81, sisa, 1
instance = comp, \io0|io_ports[16][11]\, io0|io_ports[16][11], sisa, 1
instance = comp, \io0|io_ports[24][11]~feeder\, io0|io_ports[24][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[24][11]\, io0|io_ports[24][11], sisa, 1
instance = comp, \pro0|e0|d[11]~206\, pro0|e0|d[11]~206, sisa, 1
instance = comp, \pro0|e0|d[11]~207\, pro0|e0|d[11]~207, sisa, 1
instance = comp, \io0|io_ports[29][11]\, io0|io_ports[29][11], sisa, 1
instance = comp, \io0|io_ports[21][11]\, io0|io_ports[21][11], sisa, 1
instance = comp, \io0|io_ports~83\, io0|io_ports~83, sisa, 1
instance = comp, \io0|io_ports[20][11]\, io0|io_ports[20][11], sisa, 1
instance = comp, \pro0|e0|d[11]~204\, pro0|e0|d[11]~204, sisa, 1
instance = comp, \pro0|e0|d[11]~205\, pro0|e0|d[11]~205, sisa, 1
instance = comp, \pro0|e0|d[11]~208\, pro0|e0|d[11]~208, sisa, 1
instance = comp, \io0|io_ports[19][11]~feeder\, io0|io_ports[19][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][11]\, io0|io_ports[19][11], sisa, 1
instance = comp, \io0|io_ports[27][11]\, io0|io_ports[27][11], sisa, 1
instance = comp, \io0|io_ports[18][11]\, io0|io_ports[18][11], sisa, 1
instance = comp, \io0|io_ports[26][11]~feeder\, io0|io_ports[26][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[26][11]\, io0|io_ports[26][11], sisa, 1
instance = comp, \pro0|e0|d[11]~202\, pro0|e0|d[11]~202, sisa, 1
instance = comp, \pro0|e0|d[11]~203\, pro0|e0|d[11]~203, sisa, 1
instance = comp, \pro0|e0|d[11]~211\, pro0|e0|d[11]~211, sisa, 1
instance = comp, \io0|io_ports[13][11]\, io0|io_ports[13][11], sisa, 1
instance = comp, \io0|io_ports[15][11]\, io0|io_ports[15][11], sisa, 1
instance = comp, \pro0|e0|d[11]~199\, pro0|e0|d[11]~199, sisa, 1
instance = comp, \io0|io_ports[6][11]\, io0|io_ports[6][11], sisa, 1
instance = comp, \io0|io_ports[0][11]\, io0|io_ports[0][11], sisa, 1
instance = comp, \io0|io_ports[2][11]~feeder\, io0|io_ports[2][11]~feeder, sisa, 1
instance = comp, \io0|io_ports[2][11]\, io0|io_ports[2][11], sisa, 1
instance = comp, \pro0|e0|d[11]~195\, pro0|e0|d[11]~195, sisa, 1
instance = comp, \pro0|e0|d[11]~196\, pro0|e0|d[11]~196, sisa, 1
instance = comp, \pro0|e0|d[11]~197\, pro0|e0|d[11]~197, sisa, 1
instance = comp, \pro0|e0|d[11]~200\, pro0|e0|d[11]~200, sisa, 1
instance = comp, \pro0|c0|nou_pc[6]~25\, pro0|c0|nou_pc[6]~25, sisa, 1
instance = comp, \pro0|c0|nou_pc[7]~27\, pro0|c0|nou_pc[7]~27, sisa, 1
instance = comp, \pro0|c0|nou_pc[7]~feeder\, pro0|c0|nou_pc[7]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector8~2\, pro0|c0|Selector8~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[7]\, pro0|c0|nou_pc[7], sisa, 1
instance = comp, \pro0|c0|Add1~8\, pro0|c0|Add1~8, sisa, 1
instance = comp, \pro0|c0|Add1~10\, pro0|c0|Add1~10, sisa, 1
instance = comp, \pro0|c0|Add1~12\, pro0|c0|Add1~12, sisa, 1
instance = comp, \pro0|c0|nou_pc[8]~29\, pro0|c0|nou_pc[8]~29, sisa, 1
instance = comp, \pro0|c0|nou_pc[8]~feeder\, pro0|c0|nou_pc[8]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector7~2\, pro0|c0|Selector7~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[8]\, pro0|c0|nou_pc[8], sisa, 1
instance = comp, \pro0|c0|Add1~14\, pro0|c0|Add1~14, sisa, 1
instance = comp, \pro0|c0|nou_pc[9]~31\, pro0|c0|nou_pc[9]~31, sisa, 1
instance = comp, \pro0|c0|nou_pc[9]~feeder\, pro0|c0|nou_pc[9]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector6~2\, pro0|c0|Selector6~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[9]\, pro0|c0|nou_pc[9], sisa, 1
instance = comp, \pro0|c0|Add1~16\, pro0|c0|Add1~16, sisa, 1
instance = comp, \pro0|c0|nou_pc[10]~33\, pro0|c0|nou_pc[10]~33, sisa, 1
instance = comp, \pro0|c0|nou_pc[10]~feeder\, pro0|c0|nou_pc[10]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector5~2\, pro0|c0|Selector5~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[10]\, pro0|c0|nou_pc[10], sisa, 1
instance = comp, \pro0|c0|Add1~18\, pro0|c0|Add1~18, sisa, 1
instance = comp, \pro0|c0|nou_pc[11]~35\, pro0|c0|nou_pc[11]~35, sisa, 1
instance = comp, \pro0|c0|nou_pc[11]~feeder\, pro0|c0|nou_pc[11]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector4~2\, pro0|c0|Selector4~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[11]\, pro0|c0|nou_pc[11], sisa, 1
instance = comp, \pro0|c0|Add1~20\, pro0|c0|Add1~20, sisa, 1
instance = comp, \pro0|c0|nou_pc[12]~37\, pro0|c0|nou_pc[12]~37, sisa, 1
instance = comp, \pro0|c0|nou_pc[12]~feeder\, pro0|c0|nou_pc[12]~feeder, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~5\, pro0|e0|alu0|Mux2~5, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][13]~feeder\, pro0|e0|reg0|registres[7][13]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][13]\, pro0|e0|reg0|registres[7][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][13]\, pro0|e0|reg0|registres[5][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][13]\, pro0|e0|reg0|registres[4][13], sisa, 1
instance = comp, \pro0|e0|reg0|Mux34~2\, pro0|e0|reg0|Mux34~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux34~3\, pro0|e0|reg0|Mux34~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][13]\, pro0|e0|reg0|registres[3][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][13]\, pro0|e0|reg0|registres[0][13], sisa, 1
instance = comp, \pro0|e0|reg0|Mux34~0\, pro0|e0|reg0|Mux34~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux34~1\, pro0|e0|reg0|Mux34~1, sisa, 1
instance = comp, \io0|io_ports[21][13]~4\, io0|io_ports[21][13]~4, sisa, 1
instance = comp, \io0|io_ports[1][13]\, io0|io_ports[1][13], sisa, 1
instance = comp, \io0|io_ports[3][13]~feeder\, io0|io_ports[3][13]~feeder, sisa, 1
instance = comp, \io0|io_ports[3][13]\, io0|io_ports[3][13], sisa, 1
instance = comp, \pro0|e0|d[13]~101\, pro0|e0|d[13]~101, sisa, 1
instance = comp, \io0|io_ports~69\, io0|io_ports~69, sisa, 1
instance = comp, \io0|io_ports[7][13]\, io0|io_ports[7][13], sisa, 1
instance = comp, \io0|io_ports[5][13]~feeder\, io0|io_ports[5][13]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][13]\, io0|io_ports[5][13], sisa, 1
instance = comp, \pro0|e0|d[13]~102\, pro0|e0|d[13]~102, sisa, 1
instance = comp, \io0|io_ports[4][13]\, io0|io_ports[4][13], sisa, 1
instance = comp, \io0|io_ports[6][13]\, io0|io_ports[6][13], sisa, 1
instance = comp, \io0|io_ports[0][13]\, io0|io_ports[0][13], sisa, 1
instance = comp, \io0|io_ports[2][13]\, io0|io_ports[2][13], sisa, 1
instance = comp, \pro0|e0|d[13]~103\, pro0|e0|d[13]~103, sisa, 1
instance = comp, \pro0|e0|d[13]~104\, pro0|e0|d[13]~104, sisa, 1
instance = comp, \pro0|e0|d[13]~105\, pro0|e0|d[13]~105, sisa, 1
instance = comp, \io0|io_ports[10][13]\, io0|io_ports[10][13], sisa, 1
instance = comp, \io0|io_ports[14][13]\, io0|io_ports[14][13], sisa, 1
instance = comp, \io0|io_ports[8][13]\, io0|io_ports[8][13], sisa, 1
instance = comp, \io0|io_ports[12][13]\, io0|io_ports[12][13], sisa, 1
instance = comp, \pro0|e0|d[13]~99\, pro0|e0|d[13]~99, sisa, 1
instance = comp, \pro0|e0|d[13]~100\, pro0|e0|d[13]~100, sisa, 1
instance = comp, \io0|io_ports~70\, io0|io_ports~70, sisa, 1
instance = comp, \io0|io_ports[9][13]\, io0|io_ports[9][13], sisa, 1
instance = comp, \io0|io_ports[11][13]\, io0|io_ports[11][13], sisa, 1
instance = comp, \pro0|e0|d[13]~106\, pro0|e0|d[13]~106, sisa, 1
instance = comp, \io0|io_ports[13][13]\, io0|io_ports[13][13], sisa, 1
instance = comp, \io0|io_ports[15][13]\, io0|io_ports[15][13], sisa, 1
instance = comp, \pro0|e0|d[13]~107\, pro0|e0|d[13]~107, sisa, 1
instance = comp, \pro0|e0|d[13]~108\, pro0|e0|d[13]~108, sisa, 1
instance = comp, \mem0|rd_data[13]~5\, mem0|rd_data[13]~5, sisa, 1
instance = comp, \pro0|e0|d[13]~109\, pro0|e0|d[13]~109, sisa, 1
instance = comp, \pro0|e0|d[13]~120\, pro0|e0|d[13]~120, sisa, 1
instance = comp, \pro0|e0|d[13]~121\, pro0|e0|d[13]~121, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][13]~21\, pro0|e0|reg0|registres_sistema[0][13]~21, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~147\, pro0|e0|reg0|registres_sistema~147, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][13]\, pro0|e0|reg0|registres_sistema[5][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][1]~76\, pro0|e0|reg0|registres_sistema[1][1]~76, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][2]~87\, pro0|e0|reg0|registres_sistema[1][2]~87, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][8]~99\, pro0|e0|reg0|registres_sistema[1][8]~99, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][10]~103\, pro0|e0|reg0|registres_sistema[1][10]~103, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][11]~105\, pro0|e0|reg0|registres_sistema[1][11]~105, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][12]~107\, pro0|e0|reg0|registres_sistema[1][12]~107, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][13]~109\, pro0|e0|reg0|registres_sistema[1][13]~109, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][1]~78\, pro0|e0|reg0|registres_sistema[1][1]~78, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][13]\, pro0|e0|reg0|registres_sistema[1][13], sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[13]\, pro0|e0|reg0|desakoplo_d_efectiva[13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][13]~22\, pro0|e0|reg0|registres_sistema[3][13]~22, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][1]~14\, pro0|e0|reg0|registres[3][1]~14, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][1]~71\, pro0|e0|reg0|registres_sistema[3][1]~71, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][1]~72\, pro0|e0|reg0|registres_sistema[3][1]~72, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][13]\, pro0|e0|reg0|registres_sistema[3][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][15]~115\, pro0|e0|reg0|registres_sistema[2][15]~115, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~145\, pro0|e0|reg0|registres_sistema~145, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][13]\, pro0|e0|reg0|registres_sistema[2][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][13]\, pro0|e0|reg0|registres[6][13], sisa, 1
instance = comp, \pro0|e0|reg0|Mux2~0\, pro0|e0|reg0|Mux2~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux2~1\, pro0|e0|reg0|Mux2~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][13]\, pro0|e0|reg0|registres[2][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][13]\, pro0|e0|reg0|registres[1][13], sisa, 1
instance = comp, \pro0|e0|reg0|Mux2~2\, pro0|e0|reg0|Mux2~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux2~3\, pro0|e0|reg0|Mux2~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux2~4\, pro0|e0|reg0|Mux2~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][13]~feeder\, pro0|e0|reg0|registres_sistema[0][13]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][13]\, pro0|e0|reg0|registres_sistema[0][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~146\, pro0|e0|reg0|registres_sistema~146, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][13]\, pro0|e0|reg0|registres_sistema[7][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][13]\, pro0|e0|reg0|registres_sistema[6][13], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][13]\, pro0|e0|reg0|registres_sistema[4][13], sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~82\, pro0|e0|reg0|a[13]~82, sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~83\, pro0|e0|reg0|a[13]~83, sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~84\, pro0|e0|reg0|a[13]~84, sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~85\, pro0|e0|reg0|a[13]~85, sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~86\, pro0|e0|reg0|a[13]~86, sisa, 1
instance = comp, \pro0|e0|reg0|a[13]~87\, pro0|e0|reg0|a[13]~87, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~20\, pro0|e0|alu0|ShiftRight0~20, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~19\, pro0|e0|alu0|ShiftRight0~19, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~21\, pro0|e0|alu0|ShiftRight0~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~38\, pro0|e0|alu0|Mux13~38, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~8\, pro0|e0|alu0|Mux3~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~16\, pro0|e0|alu0|Mux3~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~13\, pro0|e0|alu0|Mux3~13, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][14]\, pro0|e0|reg0|registres_sistema[1][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][14]\, pro0|e0|reg0|registres[2][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][14]\, pro0|e0|reg0|registres[0][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][14]\, pro0|e0|reg0|registres[1][14], sisa, 1
instance = comp, \pro0|e0|reg0|Mux1~2\, pro0|e0|reg0|Mux1~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux1~3\, pro0|e0|reg0|Mux1~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][14]\, pro0|e0|reg0|registres[7][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][14]\, pro0|e0|reg0|registres[5][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][14]\, pro0|e0|reg0|registres[6][14], sisa, 1
instance = comp, \pro0|e0|reg0|Mux1~0\, pro0|e0|reg0|Mux1~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux1~1\, pro0|e0|reg0|Mux1~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux1~4\, pro0|e0|reg0|Mux1~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~78\, pro0|e0|reg0|a[14]~78, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][14]\, pro0|e0|reg0|registres_sistema[4][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~142\, pro0|e0|reg0|registres_sistema~142, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][14]\, pro0|e0|reg0|registres_sistema[7][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][14]\, pro0|e0|reg0|registres_sistema[0][14], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][14]\, pro0|e0|reg0|registres_sistema[6][14], sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~76\, pro0|e0|reg0|a[14]~76, sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~77\, pro0|e0|reg0|a[14]~77, sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~79\, pro0|e0|reg0|a[14]~79, sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~80\, pro0|e0|reg0|a[14]~80, sisa, 1
instance = comp, \pro0|e0|reg0|a[14]~81\, pro0|e0|reg0|a[14]~81, sisa, 1
instance = comp, \pro0|e0|y[4]~18\, pro0|e0|y[4]~18, sisa, 1
instance = comp, \pro0|e0|y[4]~19\, pro0|e0|y[4]~19, sisa, 1
instance = comp, \pro0|e0|y[6]~12\, pro0|e0|y[6]~12, sisa, 1
instance = comp, \pro0|e0|y[6]~13\, pro0|e0|y[6]~13, sisa, 1
instance = comp, \pro0|e0|y[7]~14\, pro0|e0|y[7]~14, sisa, 1
instance = comp, \pro0|e0|y[7]~15\, pro0|e0|y[7]~15, sisa, 1
instance = comp, \pro0|e0|y[7]~16\, pro0|e0|y[7]~16, sisa, 1
instance = comp, \pro0|e0|y[8]~17\, pro0|e0|y[8]~17, sisa, 1
instance = comp, \pro0|e0|y[9]~9\, pro0|e0|y[9]~9, sisa, 1
instance = comp, \pro0|e0|y[10]~10\, pro0|e0|y[10]~10, sisa, 1
instance = comp, \pro0|e0|y[11]~11\, pro0|e0|y[11]~11, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][12]\, pro0|e0|reg0|registres[3][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][12]\, pro0|e0|reg0|registres[0][12], sisa, 1
instance = comp, \pro0|e0|reg0|Mux35~0\, pro0|e0|reg0|Mux35~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux35~1\, pro0|e0|reg0|Mux35~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][12]\, pro0|e0|reg0|registres[5][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][12]\, pro0|e0|reg0|registres[7][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][12]\, pro0|e0|reg0|registres[4][12], sisa, 1
instance = comp, \pro0|e0|reg0|Mux35~2\, pro0|e0|reg0|Mux35~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux35~3\, pro0|e0|reg0|Mux35~3, sisa, 1
instance = comp, \io0|io_ports[21][12]~5\, io0|io_ports[21][12]~5, sisa, 1
instance = comp, \pro0|e0|y[12]~6\, pro0|e0|y[12]~6, sisa, 1
instance = comp, \pro0|e0|y[13]~7\, pro0|e0|y[13]~7, sisa, 1
instance = comp, \pro0|e0|alu0|mul|Mult0|auto_generated|mac_mult1\, pro0|e0|alu0|mul|Mult0|auto_generated|mac_mult1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~12\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[4]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[5]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~11\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[7]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~9\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[9]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~7\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[11]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|_~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[204]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[204], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[12]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[153]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[153], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[102]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[102], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[51]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[51], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|_~1\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|_~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~1\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[8]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[10]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|_~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[3]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[2]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[17]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[17], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[1]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|_~0\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|_~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[17]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[14]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_1|carry_eqn[1]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[16]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[34]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[33]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[34]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[34], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[32]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[6]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[68]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[68], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[51]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[50]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[12]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[48]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[68]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[67]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[49]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[66]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[65]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[64]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[85]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[85], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[83]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[82]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[81]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[80]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[84]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[101]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[100]~23, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[98]~25, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[97]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[96]~27, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~10\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[8]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[117]~30, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[114]~33, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[113]~34, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[119]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[119], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[112]~35, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_8_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[85]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[102]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[119]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[136]~36, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[118]~29, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[135]~37, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[136]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[136], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[134]~38, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[99]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[116]~31, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[133]~39, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[131]~41, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[130]~42, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[129]~43, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~15\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~16\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[6]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[170]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[170], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[153]~45, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[152]~46, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[149]~49, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[148]~50, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[147]~51, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[146]~52, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[128]~44, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[145]~53, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[144]~54, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[170]~55, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[169]~56, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[168]~57, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[166]~59, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[164]~61, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[163]~62, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[161]~64, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~17\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[5]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[160]~65, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~18\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[4]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_11_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[187]~66, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[186]~67, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~8\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[10]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[167]~58, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[184]~69, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[183]~70, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[165]~60, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[182]~71, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[187]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[187], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[181]~72, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[180]~73, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[162]~63, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[179]~74, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[178]~75, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[177]~76, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[176]~77, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_12_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[221]\, pro0|e0|alu0|Div0|auto_generated|divider|divider|sel[221], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[14]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[204]~78, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_den|cs1a[13]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[202]~80, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[201]~81, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[199]~83, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[198]~84, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[197]~85, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[196]~86, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[195]~87, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[194]~88, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[193]~89, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_13_result_int[14]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[221]~91, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[220]~92, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[219]~93, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[218]~94, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[216]~96, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[215]~97, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[214]~98, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[212]~100, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[211]~101, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~20\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[2]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[208]~104, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~21\, pro0|e0|alu0|Div0|auto_generated|divider|my_abs_num|cs1a[1]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[14]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_14_result_int[15]~30, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[238]~105, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[237]~106, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[236]~107, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[234]~109, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[232]~111, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[231]~112, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[229]~114, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[228]~115, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[210]~102, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[227]~116, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[209]~103, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[226]~117, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118\, pro0|e0|alu0|Div0|auto_generated|divider|divider|StageOut[225]~118, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[0]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~23, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[12]~25, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[13]~27, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[14]~29, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[15]~31, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_15_result_int[16]~32, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~0\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~2\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~4\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~6\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~8\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~10\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~12\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~14\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~16\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~18\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~20\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~22\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~24\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[12]~6\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[12]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~2\, pro0|e0|alu0|Mux3~2, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~3\, pro0|e0|alu0|Mux3~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~14\, pro0|e0|alu0|Mux3~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux3~15\, pro0|e0|alu0|Mux3~15, sisa, 1
instance = comp, \pro0|c0|Selector3~2\, pro0|c0|Selector3~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[12]\, pro0|c0|nou_pc[12], sisa, 1
instance = comp, \pro0|c0|Add1~22\, pro0|c0|Add1~22, sisa, 1
instance = comp, \io0|io_ports[23][12]\, io0|io_ports[23][12], sisa, 1
instance = comp, \io0|io_ports[31][12]~feeder\, io0|io_ports[31][12]~feeder, sisa, 1
instance = comp, \io0|io_ports[31][12]\, io0|io_ports[31][12], sisa, 1
instance = comp, \pro0|e0|d[12]~95\, pro0|e0|d[12]~95, sisa, 1
instance = comp, \io0|io_ports[24][12]\, io0|io_ports[24][12], sisa, 1
instance = comp, \io0|io_ports[17][12]\, io0|io_ports[17][12], sisa, 1
instance = comp, \io0|io_ports~66\, io0|io_ports~66, sisa, 1
instance = comp, \io0|io_ports[16][12]\, io0|io_ports[16][12], sisa, 1
instance = comp, \pro0|e0|d[12]~91\, pro0|e0|d[12]~91, sisa, 1
instance = comp, \pro0|e0|d[12]~92\, pro0|e0|d[12]~92, sisa, 1
instance = comp, \io0|io_ports[28][12]\, io0|io_ports[28][12], sisa, 1
instance = comp, \io0|io_ports~68\, io0|io_ports~68, sisa, 1
instance = comp, \io0|io_ports[20][12]\, io0|io_ports[20][12], sisa, 1
instance = comp, \pro0|e0|d[12]~89\, pro0|e0|d[12]~89, sisa, 1
instance = comp, \io0|io_ports[29][12]\, io0|io_ports[29][12], sisa, 1
instance = comp, \io0|contador_milisegundos[12]~42\, io0|contador_milisegundos[12]~42, sisa, 1
instance = comp, \io0|contador_milisegundos[12]\, io0|contador_milisegundos[12], sisa, 1
instance = comp, \io0|io_ports[21][12]\, io0|io_ports[21][12], sisa, 1
instance = comp, \pro0|e0|d[12]~90\, pro0|e0|d[12]~90, sisa, 1
instance = comp, \pro0|e0|d[12]~93\, pro0|e0|d[12]~93, sisa, 1
instance = comp, \io0|io_ports[26][12]\, io0|io_ports[26][12], sisa, 1
instance = comp, \io0|io_ports[18][12]\, io0|io_ports[18][12], sisa, 1
instance = comp, \io0|io_ports[19][12]\, io0|io_ports[19][12], sisa, 1
instance = comp, \pro0|e0|d[12]~87\, pro0|e0|d[12]~87, sisa, 1
instance = comp, \pro0|e0|d[12]~88\, pro0|e0|d[12]~88, sisa, 1
instance = comp, \pro0|e0|d[12]~96\, pro0|e0|d[12]~96, sisa, 1
instance = comp, \mem0|rd_data[12]~4\, mem0|rd_data[12]~4, sisa, 1
instance = comp, \pro0|e0|d[12]~86\, pro0|e0|d[12]~86, sisa, 1
instance = comp, \pro0|e0|d[12]~97\, pro0|e0|d[12]~97, sisa, 1
instance = comp, \pro0|e0|d[12]~98\, pro0|e0|d[12]~98, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][12]~23\, pro0|e0|reg0|registres_sistema[0][12]~23, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~150\, pro0|e0|reg0|registres_sistema~150, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][12]\, pro0|e0|reg0|registres_sistema[5][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][12]\, pro0|e0|reg0|registres_sistema[1][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~149\, pro0|e0|reg0|registres_sistema~149, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][12]\, pro0|e0|reg0|registres_sistema[2][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][12]\, pro0|e0|reg0|registres[2][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][12]\, pro0|e0|reg0|registres[1][12], sisa, 1
instance = comp, \pro0|e0|reg0|Mux3~2\, pro0|e0|reg0|Mux3~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux3~3\, pro0|e0|reg0|Mux3~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][12]\, pro0|e0|reg0|registres[6][12], sisa, 1
instance = comp, \pro0|e0|reg0|Mux3~0\, pro0|e0|reg0|Mux3~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux3~1\, pro0|e0|reg0|Mux3~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux3~4\, pro0|e0|reg0|Mux3~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~92\, pro0|e0|reg0|a[12]~92, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][12]~feeder\, pro0|e0|reg0|registres_sistema[0][12]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][12]\, pro0|e0|reg0|registres_sistema[0][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~148\, pro0|e0|reg0|registres_sistema~148, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][12]\, pro0|e0|reg0|registres_sistema[7][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][12]\, pro0|e0|reg0|registres_sistema[4][12], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][12]~feeder\, pro0|e0|reg0|registres_sistema[6][12]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][12]\, pro0|e0|reg0|registres_sistema[6][12], sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~90\, pro0|e0|reg0|a[12]~90, sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~91\, pro0|e0|reg0|a[12]~91, sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~93\, pro0|e0|reg0|a[12]~93, sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~94\, pro0|e0|reg0|a[12]~94, sisa, 1
instance = comp, \pro0|e0|reg0|a[12]~95\, pro0|e0|reg0|a[12]~95, sisa, 1
instance = comp, \pro0|e0|alu0|mul|Mult1|auto_generated|mac_mult1\, pro0|e0|alu0|mul|Mult1|auto_generated|mac_mult1, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_1|_~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[0]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[0]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[17]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~7\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[17]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[16]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_2_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[34]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[33]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[51]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~5\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[136]~5, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~5\, pro0|e0|alu0|ShiftLeft0~5, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~6\, pro0|e0|alu0|ShiftLeft0~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[49]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[48]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[68]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[68], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[11]~5\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[11]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~5\, pro0|e0|alu0|Mux4~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~6\, pro0|e0|alu0|Mux4~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~65\, pro0|e0|alu0|Mux13~65, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~48\, pro0|e0|alu0|Mux13~48, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~14\, pro0|e0|alu0|Mux4~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~12\, pro0|e0|alu0|Mux4~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~13\, pro0|e0|alu0|Mux4~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~15\, pro0|e0|alu0|Mux4~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~21\, pro0|e0|alu0|Mux6~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~34\, pro0|e0|alu0|Mux6~34, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~22\, pro0|e0|alu0|Mux6~22, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~10\, pro0|e0|alu0|Mux4~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~11\, pro0|e0|alu0|Mux4~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~19\, pro0|e0|alu0|Mux4~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~16\, pro0|e0|alu0|Mux4~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux4~17\, pro0|e0|alu0|Mux4~17, sisa, 1
instance = comp, \mem0|rd_data[11]~9\, mem0|rd_data[11]~9, sisa, 1
instance = comp, \pro0|e0|d[11]~201\, pro0|e0|d[11]~201, sisa, 1
instance = comp, \pro0|e0|d[11]~212\, pro0|e0|d[11]~212, sisa, 1
instance = comp, \pro0|e0|d[11]~213\, pro0|e0|d[11]~213, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][11]~25\, pro0|e0|reg0|registres_sistema[0][11]~25, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][11]\, pro0|e0|reg0|registres_sistema[1][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~154\, pro0|e0|reg0|registres_sistema~154, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][11]\, pro0|e0|reg0|registres_sistema[2][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][11]\, pro0|e0|reg0|registres[2][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][11]\, pro0|e0|reg0|registres[1][11], sisa, 1
instance = comp, \pro0|e0|reg0|Mux4~2\, pro0|e0|reg0|Mux4~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux4~3\, pro0|e0|reg0|Mux4~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][11]\, pro0|e0|reg0|registres[5][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][11]\, pro0|e0|reg0|registres[6][11], sisa, 1
instance = comp, \pro0|e0|reg0|Mux4~0\, pro0|e0|reg0|Mux4~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux4~1\, pro0|e0|reg0|Mux4~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux4~4\, pro0|e0|reg0|Mux4~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~155\, pro0|e0|reg0|registres_sistema~155, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][11]\, pro0|e0|reg0|registres_sistema[7][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][11]\, pro0|e0|reg0|registres_sistema[6][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][11]~feeder\, pro0|e0|reg0|registres_sistema[0][11]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][11]\, pro0|e0|reg0|registres_sistema[0][11], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][11]\, pro0|e0|reg0|registres_sistema[4][11], sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~102\, pro0|e0|reg0|a[11]~102, sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~103\, pro0|e0|reg0|a[11]~103, sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~104\, pro0|e0|reg0|a[11]~104, sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~105\, pro0|e0|reg0|a[11]~105, sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~106\, pro0|e0|reg0|a[11]~106, sisa, 1
instance = comp, \pro0|e0|reg0|a[11]~107\, pro0|e0|reg0|a[11]~107, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~9\, pro0|e0|alu0|ShiftRight1~9, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~7\, pro0|e0|alu0|ShiftRight1~7, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~10\, pro0|e0|alu0|ShiftRight1~10, sisa, 1
instance = comp, \pro0|e0|reg0|a[15]~33\, pro0|e0|reg0|a[15]~33, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~6\, pro0|e0|alu0|ShiftRight0~6, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~13\, pro0|e0|alu0|ShiftRight0~13, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~12\, pro0|e0|alu0|ShiftRight0~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~6\, pro0|e0|alu0|Mux5~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~17\, pro0|e0|alu0|Mux6~17, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~44\, pro0|e0|alu0|ShiftLeft0~44, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~7\, pro0|e0|alu0|Mux5~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~8\, pro0|e0|alu0|Mux5~8, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~17\, pro0|e0|alu0|Mux5~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~9\, pro0|e0|alu0|Mux5~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~10\, pro0|e0|alu0|Mux5~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~18\, pro0|e0|alu0|Mux5~18, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][10]\, pro0|e0|reg0|registres_sistema[1][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][10]\, pro0|e0|reg0|registres[3][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][10]\, pro0|e0|reg0|registres[0][10], sisa, 1
instance = comp, \pro0|e0|reg0|Mux5~2\, pro0|e0|reg0|Mux5~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux5~3\, pro0|e0|reg0|Mux5~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][10]~feeder\, pro0|e0|reg0|registres[5][10]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][10]\, pro0|e0|reg0|registres[5][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][10]\, pro0|e0|reg0|registres[4][10], sisa, 1
instance = comp, \pro0|e0|reg0|Mux5~0\, pro0|e0|reg0|Mux5~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux5~1\, pro0|e0|reg0|Mux5~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux5~4\, pro0|e0|reg0|Mux5~4, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[10]~9\, pro0|e0|dir_efectiva[10]~9, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[10]\, pro0|e0|reg0|desakoplo_d_efectiva[10], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][10]~28\, pro0|e0|reg0|registres_sistema[3][10]~28, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][10]\, pro0|e0|reg0|registres_sistema[3][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][10]~feeder\, pro0|e0|reg0|registres_sistema[4][10]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][10]\, pro0|e0|reg0|registres_sistema[4][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][10]~feeder\, pro0|e0|reg0|registres_sistema[0][10]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~151\, pro0|e0|reg0|registres_sistema~151, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][10]\, pro0|e0|reg0|registres_sistema[7][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][10]\, pro0|e0|reg0|registres_sistema[0][10], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][10]\, pro0|e0|reg0|registres_sistema[6][10], sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~96\, pro0|e0|reg0|a[10]~96, sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~97\, pro0|e0|reg0|a[10]~97, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~152\, pro0|e0|reg0|registres_sistema~152, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][10]\, pro0|e0|reg0|registres_sistema[2][10], sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~98\, pro0|e0|reg0|a[10]~98, sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~99\, pro0|e0|reg0|a[10]~99, sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~100\, pro0|e0|reg0|a[10]~100, sisa, 1
instance = comp, \pro0|e0|alu0|w~0\, pro0|e0|alu0|w~0, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~13\, pro0|e0|alu0|Mux5~13, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~64\, pro0|e0|alu0|Add2~64, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~58\, pro0|e0|alu0|Add2~58, sisa, 1
instance = comp, \pro0|e0|y[5]~20\, pro0|e0|y[5]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~55\, pro0|e0|alu0|Add2~55, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~41\, pro0|e0|alu0|Add2~41, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~44\, pro0|e0|alu0|Add2~44, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~56\, pro0|e0|alu0|Add2~56, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~59\, pro0|e0|alu0|Add2~59, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~68\, pro0|e0|alu0|Add2~68, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~14\, pro0|e0|alu0|Mux5~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~15\, pro0|e0|alu0|Mux5~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[68]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[50]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[67]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[65]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[64]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[85], sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~4\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[10]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~4\, pro0|e0|alu0|Mux5~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~5\, pro0|e0|alu0|Mux5~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux5~16\, pro0|e0|alu0|Mux5~16, sisa, 1
instance = comp, \pro0|e0|d[10]~178\, pro0|e0|d[10]~178, sisa, 1
instance = comp, \pro0|e0|d[10]~189\, pro0|e0|d[10]~189, sisa, 1
instance = comp, \pro0|e0|d[10]~190\, pro0|e0|d[10]~190, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][10]~27\, pro0|e0|reg0|registres_sistema[0][10]~27, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~153\, pro0|e0|reg0|registres_sistema~153, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][10]\, pro0|e0|reg0|registres_sistema[5][10], sisa, 1
instance = comp, \pro0|e0|reg0|a[10]~101\, pro0|e0|reg0|a[10]~101, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~26\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[13]~7\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[13]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~6\, pro0|e0|alu0|Mux2~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~7\, pro0|e0|alu0|Mux2~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~18\, pro0|e0|alu0|Mux2~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux2~19\, pro0|e0|alu0|Mux2~19, sisa, 1
instance = comp, \pro0|c0|Add1~24\, pro0|c0|Add1~24, sisa, 1
instance = comp, \pro0|c0|nou_pc[13]~feeder\, pro0|c0|nou_pc[13]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector2~2\, pro0|c0|Selector2~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[13]\, pro0|c0|nou_pc[13], sisa, 1
instance = comp, \pro0|e0|dir_efectiva[13]~12\, pro0|e0|dir_efectiva[13]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~24\, pro0|e0|alu0|Mux14~24, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~16\, pro0|e0|alu0|Mux14~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~25\, pro0|e0|alu0|Mux14~25, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~17\, pro0|e0|alu0|Mux14~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~20\, pro0|e0|alu0|Mux14~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[84]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[82]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[80]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[102], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[101]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[83]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[100]~23, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[99]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[98]~25, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[97]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[85]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[102]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[119]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[119], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[118]~29, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[119]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[116]~31, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[115]~32, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[114]~33, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[96]~27, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[113]~34, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[112]~35, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_8_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[135]~37, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[133]~39, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[132]~40, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[131]~41, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[130]~42, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[129]~43, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[128]~44, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_9_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[153]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[153], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[134]~38, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[151]~47, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[149]~49, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[148]~50, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[147]~51, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[146]~52, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[145]~53, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_10_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[170], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[170]~55, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[150]~48, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[167]~58, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[166]~59, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[165]~60, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[164]~61, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[163]~62, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[162]~63, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[144]~54, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[161]~64, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_11_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[187]~66, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[184]~69, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[183]~70, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[182]~71, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[181]~72, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[180]~73, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[178]~75, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[1]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_12_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[204], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[204]~78, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[200]~82, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[198]~84, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[197]~85, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[179]~74, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[196]~86, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[195]~87, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[160]~65, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[177]~76, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[194]~88, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[193]~89, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[192]~90, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[0]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[3]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[10]~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[12]~24, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_13_result_int[14]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[221], sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[221]~91, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[220]~92, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[218]~94, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[217]~95, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[199]~83, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[216]~96, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[215]~97, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[214]~98, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[213]~99, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[212]~100, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[210]~102, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[209]~103, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[208]~104, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[2]~4, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[4]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[5]~10, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[6]~12, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[7]~14, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[8]~16, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[9]~18, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[11]~22, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[13]~26, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[14]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_14_result_int[15]~30, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~18\, pro0|e0|alu0|Mux14~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~19\, pro0|e0|alu0|Mux14~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~21\, pro0|e0|alu0|Mux14~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~22\, pro0|e0|alu0|Mux14~22, sisa, 1
instance = comp, \pro0|e0|alu0|Mux14~23\, pro0|e0|alu0|Mux14~23, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[1]~0\, pro0|e0|dir_efectiva[1]~0, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[8]~7\, pro0|e0|dir_efectiva[8]~7, sisa, 1
instance = comp, \pro0|c0|nou_pc[6]~feeder\, pro0|c0|nou_pc[6]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector9~2\, pro0|c0|Selector9~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[6]\, pro0|c0|nou_pc[6], sisa, 1
instance = comp, \pro0|e0|dir_efectiva[6]~5\, pro0|e0|dir_efectiva[6]~5, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[11]~10\, pro0|e0|dir_efectiva[11]~10, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[12]~11\, pro0|e0|dir_efectiva[12]~11, sisa, 1
instance = comp, \pro0|c0|nou_pc[2]~feeder\, pro0|c0|nou_pc[2]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector13~2\, pro0|c0|Selector13~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[2]\, pro0|c0|nou_pc[2], sisa, 1
instance = comp, \pro0|e0|dir_efectiva[2]~1\, pro0|e0|dir_efectiva[2]~1, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[9]~8\, pro0|e0|dir_efectiva[9]~8, sisa, 1
instance = comp, \mem0|addr_no_ok~1\, mem0|addr_no_ok~1, sisa, 1
instance = comp, \mem0|addr_no_ok~2\, mem0|addr_no_ok~2, sisa, 1
instance = comp, \mem0|addr_no_ok~3\, mem0|addr_no_ok~3, sisa, 1
instance = comp, \mem0|addr_no_ok~4\, mem0|addr_no_ok~4, sisa, 1
instance = comp, \mem0|addr_no_ok~5\, mem0|addr_no_ok~5, sisa, 1
instance = comp, \pro0|exc0|except_tractant[1]~3\, pro0|exc0|except_tractant[1]~3, sisa, 1
instance = comp, \pro0|exc0|except_tractant[2]\, pro0|exc0|except_tractant[2], sisa, 1
instance = comp, \pro0|exc0|except_tractant~6\, pro0|exc0|except_tractant~6, sisa, 1
instance = comp, \pro0|exc0|except_tractant[3]\, pro0|exc0|except_tractant[3], sisa, 1
instance = comp, \pro0|exc0|acces_no_alineat~3\, pro0|exc0|acces_no_alineat~3, sisa, 1
instance = comp, \pro0|exc0|except_tractant~4\, pro0|exc0|except_tractant~4, sisa, 1
instance = comp, \pro0|exc0|except_tractant[1]\, pro0|exc0|except_tractant[1], sisa, 1
instance = comp, \pro0|e0|reg0|Equal0~0\, pro0|e0|reg0|Equal0~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][9]~30\, pro0|e0|reg0|registres_sistema[3][9]~30, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][9]\, pro0|e0|reg0|registres_sistema[3][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~158\, pro0|e0|reg0|registres_sistema~158, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][9]\, pro0|e0|reg0|registres_sistema[7][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][9]\, pro0|e0|reg0|registres_sistema[6][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][9]~feeder\, pro0|e0|reg0|registres_sistema[0][9]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][9]\, pro0|e0|reg0|registres_sistema[0][9], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][9]\, pro0|e0|reg0|registres_sistema[4][9], sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~108\, pro0|e0|reg0|a[9]~108, sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~109\, pro0|e0|reg0|a[9]~109, sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~110\, pro0|e0|reg0|a[9]~110, sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~111\, pro0|e0|reg0|a[9]~111, sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~112\, pro0|e0|reg0|a[9]~112, sisa, 1
instance = comp, \pro0|e0|reg0|a[9]~113\, pro0|e0|reg0|a[9]~113, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~20\, pro0|e0|alu0|Mux8~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|diff_signs\, pro0|e0|alu0|Div0|auto_generated|divider|diff_signs, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~18\, pro0|e0|alu0|Mux8~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~19\, pro0|e0|alu0|Mux8~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~21\, pro0|e0|alu0|Mux8~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~22\, pro0|e0|alu0|Mux8~22, sisa, 1
instance = comp, \pro0|e0|alu0|Mux8~23\, pro0|e0|alu0|Mux8~23, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[7]~6\, pro0|e0|dir_efectiva[7]~6, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[7]\, pro0|e0|reg0|desakoplo_d_efectiva[7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][7]~34\, pro0|e0|reg0|registres_sistema[3][7]~34, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][7]\, pro0|e0|reg0|registres_sistema[3][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][7]~feeder\, pro0|e0|reg0|registres_sistema[0][7]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][7]\, pro0|e0|reg0|registres_sistema[0][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~134\, pro0|e0|reg0|registres_sistema~134, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][7]\, pro0|e0|reg0|registres_sistema[7][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][7]\, pro0|e0|reg0|registres_sistema[6][7], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][7]\, pro0|e0|reg0|registres_sistema[4][7], sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~58\, pro0|e0|reg0|a[7]~58, sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~59\, pro0|e0|reg0|a[7]~59, sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~60\, pro0|e0|reg0|a[7]~60, sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~61\, pro0|e0|reg0|a[7]~61, sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~62\, pro0|e0|reg0|a[7]~62, sisa, 1
instance = comp, \pro0|e0|reg0|a[7]~63\, pro0|e0|reg0|a[7]~63, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~10\, pro0|e0|alu0|Mux9~10, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~13\, pro0|e0|alu0|ShiftRight1~13, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~12\, pro0|e0|alu0|ShiftRight1~12, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~14\, pro0|e0|alu0|ShiftRight1~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~11\, pro0|e0|alu0|Mux9~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~20\, pro0|e0|alu0|Mux9~20, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~30\, pro0|e0|alu0|Mux11~30, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~51\, pro0|e0|alu0|Mux13~51, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~14\, pro0|e0|alu0|Mux9~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~15\, pro0|e0|alu0|Mux9~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~67\, pro0|e0|alu0|Mux13~67, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~2\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[6]~2, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~12\, pro0|e0|alu0|Mux9~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~13\, pro0|e0|alu0|Mux9~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~16\, pro0|e0|alu0|Mux9~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~17\, pro0|e0|alu0|Mux9~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux9~18\, pro0|e0|alu0|Mux9~18, sisa, 1
instance = comp, \pro0|e0|d[6]~224\, pro0|e0|d[6]~224, sisa, 1
instance = comp, \pro0|e0|d[6]~235\, pro0|e0|d[6]~235, sisa, 1
instance = comp, \pro0|e0|d[6]~236\, pro0|e0|d[6]~236, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][6]~35\, pro0|e0|reg0|registres_sistema[0][6]~35, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][6]\, pro0|e0|reg0|registres[5][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][6]\, pro0|e0|reg0|registres[6][6], sisa, 1
instance = comp, \pro0|e0|reg0|Mux9~0\, pro0|e0|reg0|Mux9~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux9~1\, pro0|e0|reg0|Mux9~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][6]~feeder\, pro0|e0|reg0|registres[3][6]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][6]\, pro0|e0|reg0|registres[3][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][6]\, pro0|e0|reg0|registres[2][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][6]~feeder\, pro0|e0|reg0|registres[0][6]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][6]\, pro0|e0|reg0|registres[0][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][6]\, pro0|e0|reg0|registres[1][6], sisa, 1
instance = comp, \pro0|e0|reg0|Mux9~2\, pro0|e0|reg0|Mux9~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux9~3\, pro0|e0|reg0|Mux9~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux9~4\, pro0|e0|reg0|Mux9~4, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[6]\, pro0|e0|reg0|desakoplo_d_efectiva[6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][6]~36\, pro0|e0|reg0|registres_sistema[3][6]~36, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][6]\, pro0|e0|reg0|registres_sistema[3][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~137\, pro0|e0|reg0|registres_sistema~137, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][6]\, pro0|e0|reg0|registres_sistema[2][6], sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~66\, pro0|e0|reg0|a[6]~66, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][6]\, pro0|e0|reg0|registres_sistema[4][6], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][6]\, pro0|e0|reg0|registres_sistema[6][6], sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~64\, pro0|e0|reg0|a[6]~64, sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~65\, pro0|e0|reg0|a[6]~65, sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~67\, pro0|e0|reg0|a[6]~67, sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~68\, pro0|e0|reg0|a[6]~68, sisa, 1
instance = comp, \pro0|e0|reg0|a[6]~69\, pro0|e0|reg0|a[6]~69, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~8\, pro0|e0|alu0|Mux10~8, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~4\, pro0|e0|alu0|ShiftRight0~4, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~5\, pro0|e0|alu0|ShiftRight0~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~9\, pro0|e0|alu0|Mux10~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~18\, pro0|e0|alu0|Mux10~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~12\, pro0|e0|alu0|Mux10~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~13\, pro0|e0|alu0|Mux10~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~1\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[5]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~10\, pro0|e0|alu0|Mux10~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~11\, pro0|e0|alu0|Mux10~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~14\, pro0|e0|alu0|Mux10~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~15\, pro0|e0|alu0|Mux10~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux10~16\, pro0|e0|alu0|Mux10~16, sisa, 1
instance = comp, \pro0|c0|Selector10~2\, pro0|c0|Selector10~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[5]\, pro0|c0|nou_pc[5], sisa, 1
instance = comp, \pro0|e0|dir_efectiva[5]~4\, pro0|e0|dir_efectiva[5]~4, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[5]\, pro0|e0|reg0|desakoplo_d_efectiva[5], sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][5]~feeder\, pro0|e0|reg0|registres[7][5]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][5]\, pro0|e0|reg0|registres[7][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][5]\, pro0|e0|reg0|registres[4][5], sisa, 1
instance = comp, \pro0|e0|reg0|Mux10~0\, pro0|e0|reg0|Mux10~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux10~1\, pro0|e0|reg0|Mux10~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][5]\, pro0|e0|reg0|registres[3][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][5]\, pro0|e0|reg0|registres[1][5], sisa, 1
instance = comp, \pro0|e0|reg0|Mux10~2\, pro0|e0|reg0|Mux10~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux10~3\, pro0|e0|reg0|Mux10~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux10~4\, pro0|e0|reg0|Mux10~4, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][5]~38\, pro0|e0|reg0|registres_sistema[3][5]~38, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][5]\, pro0|e0|reg0|registres_sistema[3][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][5]~feeder\, pro0|e0|reg0|registres_sistema[6][5]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][5]\, pro0|e0|reg0|registres_sistema[6][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][5]\, pro0|e0|reg0|registres_sistema[4][5], sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~70\, pro0|e0|reg0|a[5]~70, sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~71\, pro0|e0|reg0|a[5]~71, sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~72\, pro0|e0|reg0|a[5]~72, sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~73\, pro0|e0|reg0|a[5]~73, sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~74\, pro0|e0|reg0|a[5]~74, sisa, 1
instance = comp, \pro0|e0|reg0|a[5]~75\, pro0|e0|reg0|a[5]~75, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~37\, pro0|e0|alu0|Add2~37, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~4\, pro0|e0|alu0|Mux7~4, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~36\, pro0|e0|alu0|Add2~36, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~14\, pro0|e0|alu0|ShiftLeft0~14, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~13\, pro0|e0|alu0|ShiftLeft0~13, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~15\, pro0|e0|alu0|ShiftLeft0~15, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~23\, pro0|e0|alu0|ShiftLeft0~23, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~27\, pro0|e0|alu0|ShiftLeft0~27, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~12\, pro0|e0|alu0|ShiftLeft0~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~2\, pro0|e0|alu0|Mux7~2, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~3\, pro0|e0|alu0|Mux7~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~5\, pro0|e0|alu0|Mux7~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~6\, pro0|e0|alu0|Mux7~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~15\, pro0|e0|alu0|Mux7~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~11\, pro0|e0|alu0|Mux7~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~9\, pro0|e0|alu0|Mux7~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~10\, pro0|e0|alu0|Mux7~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~12\, pro0|e0|alu0|Mux7~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~13\, pro0|e0|alu0|Mux7~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux7~14\, pro0|e0|alu0|Mux7~14, sisa, 1
instance = comp, \io0|io_ports[13][8]\, io0|io_ports[13][8], sisa, 1
instance = comp, \io0|io_ports~95\, io0|io_ports~95, sisa, 1
instance = comp, \io0|io_ports[9][8]\, io0|io_ports[9][8], sisa, 1
instance = comp, \pro0|e0|d[8]~267\, pro0|e0|d[8]~267, sisa, 1
instance = comp, \io0|io_ports[15][8]\, io0|io_ports[15][8], sisa, 1
instance = comp, \io0|io_ports[11][8]\, io0|io_ports[11][8], sisa, 1
instance = comp, \pro0|e0|d[8]~268\, pro0|e0|d[8]~268, sisa, 1
instance = comp, \io0|io_ports[1][8]\, io0|io_ports[1][8], sisa, 1
instance = comp, \io0|io_ports[5][8]~feeder\, io0|io_ports[5][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][8]\, io0|io_ports[5][8], sisa, 1
instance = comp, \pro0|e0|d[8]~260\, pro0|e0|d[8]~260, sisa, 1
instance = comp, \io0|io_ports[3][8]\, io0|io_ports[3][8], sisa, 1
instance = comp, \io0|io_ports[7][8]~feeder\, io0|io_ports[7][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[7][8]\, io0|io_ports[7][8], sisa, 1
instance = comp, \pro0|e0|d[8]~261\, pro0|e0|d[8]~261, sisa, 1
instance = comp, \io0|io_ports[6][8]~feeder\, io0|io_ports[6][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][8]\, io0|io_ports[6][8], sisa, 1
instance = comp, \io0|io_ports[4][8]\, io0|io_ports[4][8], sisa, 1
instance = comp, \io0|io_ports[0][8]\, io0|io_ports[0][8], sisa, 1
instance = comp, \io0|io_ports[2][8]\, io0|io_ports[2][8], sisa, 1
instance = comp, \pro0|e0|d[8]~264\, pro0|e0|d[8]~264, sisa, 1
instance = comp, \pro0|e0|d[8]~265\, pro0|e0|d[8]~265, sisa, 1
instance = comp, \io0|io_ports[12][8]\, io0|io_ports[12][8], sisa, 1
instance = comp, \io0|io_ports[14][8]\, io0|io_ports[14][8], sisa, 1
instance = comp, \io0|io_ports[8][8]\, io0|io_ports[8][8], sisa, 1
instance = comp, \io0|io_ports[10][8]~feeder\, io0|io_ports[10][8]~feeder, sisa, 1
instance = comp, \io0|io_ports[10][8]\, io0|io_ports[10][8], sisa, 1
instance = comp, \pro0|e0|d[8]~262\, pro0|e0|d[8]~262, sisa, 1
instance = comp, \pro0|e0|d[8]~263\, pro0|e0|d[8]~263, sisa, 1
instance = comp, \pro0|e0|d[8]~266\, pro0|e0|d[8]~266, sisa, 1
instance = comp, \pro0|e0|d[8]~269\, pro0|e0|d[8]~269, sisa, 1
instance = comp, \pro0|e0|d[8]~270\, pro0|e0|d[8]~270, sisa, 1
instance = comp, \pro0|e0|d[8]~281\, pro0|e0|d[8]~281, sisa, 1
instance = comp, \pro0|e0|d[8]~282\, pro0|e0|d[8]~282, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][8]~31\, pro0|e0|reg0|registres_sistema[0][8]~31, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~132\, pro0|e0|reg0|registres_sistema~132, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][8]\, pro0|e0|reg0|registres_sistema[5][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][8]\, pro0|e0|reg0|registres_sistema[1][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][8]~feeder\, pro0|e0|reg0|registres_sistema[0][8]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][8]\, pro0|e0|reg0|registres_sistema[0][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~130\, pro0|e0|reg0|registres_sistema~130, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][8]\, pro0|e0|reg0|registres_sistema[7][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][8]\, pro0|e0|reg0|registres_sistema[4][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][8]\, pro0|e0|reg0|registres_sistema[6][8], sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~52\, pro0|e0|reg0|a[8]~52, sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~53\, pro0|e0|reg0|a[8]~53, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~131\, pro0|e0|reg0|registres_sistema~131, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[2][8]\, pro0|e0|reg0|registres_sistema[2][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][8]\, pro0|e0|reg0|registres[0][8], sisa, 1
instance = comp, \pro0|e0|reg0|Mux7~2\, pro0|e0|reg0|Mux7~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux7~3\, pro0|e0|reg0|Mux7~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][8]\, pro0|e0|reg0|registres[5][8], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][8]\, pro0|e0|reg0|registres[4][8], sisa, 1
instance = comp, \pro0|e0|reg0|Mux7~0\, pro0|e0|reg0|Mux7~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux7~1\, pro0|e0|reg0|Mux7~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux7~4\, pro0|e0|reg0|Mux7~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~54\, pro0|e0|reg0|a[8]~54, sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~55\, pro0|e0|reg0|a[8]~55, sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~56\, pro0|e0|reg0|a[8]~56, sisa, 1
instance = comp, \pro0|e0|reg0|a[8]~57\, pro0|e0|reg0|a[8]~57, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~30\, pro0|e0|alu0|ShiftLeft0~30, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~31\, pro0|e0|alu0|ShiftLeft0~31, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~32\, pro0|e0|alu0|ShiftLeft0~32, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~36\, pro0|e0|alu0|ShiftLeft0~36, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~38\, pro0|e0|alu0|ShiftLeft0~38, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~39\, pro0|e0|alu0|ShiftLeft0~39, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftLeft0~40\, pro0|e0|alu0|ShiftLeft0~40, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~13\, pro0|e0|alu0|Mux1~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~14\, pro0|e0|alu0|Mux1~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~17\, pro0|e0|alu0|Mux1~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~28\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~28, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~7\, pro0|e0|alu0|Mux1~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~9\, pro0|e0|alu0|Mux1~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~10\, pro0|e0|alu0|Mux1~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~11\, pro0|e0|alu0|Mux1~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux1~15\, pro0|e0|alu0|Mux1~15, sisa, 1
instance = comp, \pro0|e0|d[14]~132\, pro0|e0|d[14]~132, sisa, 1
instance = comp, \pro0|e0|d[14]~143\, pro0|e0|d[14]~143, sisa, 1
instance = comp, \pro0|e0|d[14]~144\, pro0|e0|d[14]~144, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][14]~19\, pro0|e0|reg0|registres_sistema[0][14]~19, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][14]\, pro0|e0|reg0|registres[3][14], sisa, 1
instance = comp, \pro0|e0|reg0|Mux33~0\, pro0|e0|reg0|Mux33~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux33~1\, pro0|e0|reg0|Mux33~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux33~2\, pro0|e0|reg0|Mux33~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux33~3\, pro0|e0|reg0|Mux33~3, sisa, 1
instance = comp, \io0|io_ports[21][14]~3\, io0|io_ports[21][14]~3, sisa, 1
instance = comp, \pro0|e0|y[14]~8\, pro0|e0|y[14]~8, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~14\, pro0|e0|alu0|Add0~14, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~18\, pro0|e0|alu0|Add0~18, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~20\, pro0|e0|alu0|Add0~20, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~24\, pro0|e0|alu0|Add0~24, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~26\, pro0|e0|alu0|Add0~26, sisa, 1
instance = comp, \pro0|e0|alu0|Add0~28\, pro0|e0|alu0|Add0~28, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~10\, pro0|e0|alu0|ShiftRight0~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~36\, pro0|e0|alu0|Mux13~36, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~12\, pro0|e0|alu0|Mux11~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~28\, pro0|e0|alu0|Mux11~28, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~16\, pro0|e0|alu0|Mux11~16, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight1~8\, pro0|e0|alu0|ShiftRight1~8, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~17\, pro0|e0|alu0|ShiftRight0~17, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~18\, pro0|e0|alu0|ShiftRight0~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~17\, pro0|e0|alu0|Mux11~17, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~29\, pro0|e0|alu0|Mux11~29, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~52\, pro0|e0|alu0|Mux13~52, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~0\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[4]~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187]\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[187], sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~18\, pro0|e0|alu0|Mux11~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~19\, pro0|e0|alu0|Mux11~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~22\, pro0|e0|alu0|Mux11~22, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~23\, pro0|e0|alu0|Mux11~23, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~55\, pro0|e0|alu0|Mux13~55, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~57\, pro0|e0|alu0|Mux13~57, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~25\, pro0|e0|alu0|Mux11~25, sisa, 1
instance = comp, \pro0|e0|alu0|Mux11~24\, pro0|e0|alu0|Mux11~24, sisa, 1
instance = comp, \io0|io_ports[1][4]\, io0|io_ports[1][4], sisa, 1
instance = comp, \io0|io_ports[5][4]~feeder\, io0|io_ports[5][4]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][4]\, io0|io_ports[5][4], sisa, 1
instance = comp, \pro0|e0|d[4]~283\, pro0|e0|d[4]~283, sisa, 1
instance = comp, \io0|io_ports[3][4]\, io0|io_ports[3][4], sisa, 1
instance = comp, \io0|io_ports[7][4]\, io0|io_ports[7][4], sisa, 1
instance = comp, \pro0|e0|d[4]~284\, pro0|e0|d[4]~284, sisa, 1
instance = comp, \io0|io_ports[14][4]\, io0|io_ports[14][4], sisa, 1
instance = comp, \io0|io_ports[8][4]\, io0|io_ports[8][4], sisa, 1
instance = comp, \io0|io_ports[10][4]\, io0|io_ports[10][4], sisa, 1
instance = comp, \pro0|e0|d[4]~285\, pro0|e0|d[4]~285, sisa, 1
instance = comp, \pro0|e0|d[4]~286\, pro0|e0|d[4]~286, sisa, 1
instance = comp, \pro0|e0|d[4]~289\, pro0|e0|d[4]~289, sisa, 1
instance = comp, \pro0|e0|d[4]~292\, pro0|e0|d[4]~292, sisa, 1
instance = comp, \pro0|e0|d[4]~293\, pro0|e0|d[4]~293, sisa, 1
instance = comp, \pro0|e0|d[4]~304\, pro0|e0|d[4]~304, sisa, 1
instance = comp, \pro0|e0|d[4]~305\, pro0|e0|d[4]~305, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][4]~39\, pro0|e0|reg0|registres_sistema[0][4]~39, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][4]~feeder\, pro0|e0|reg0|registres_sistema[0][4]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][4]\, pro0|e0|reg0|registres_sistema[0][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~124\, pro0|e0|reg0|registres_sistema~124, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][4]\, pro0|e0|reg0|registres_sistema[7][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][4]\, pro0|e0|reg0|registres_sistema[4][4], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][4]\, pro0|e0|reg0|registres_sistema[6][4], sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~40\, pro0|e0|reg0|a[4]~40, sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~41\, pro0|e0|reg0|a[4]~41, sisa, 1
instance = comp, \pro0|e0|reg0|registres[1][4]\, pro0|e0|reg0|registres[1][4], sisa, 1
instance = comp, \pro0|e0|reg0|Mux11~2\, pro0|e0|reg0|Mux11~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux11~3\, pro0|e0|reg0|Mux11~3, sisa, 1
instance = comp, \pro0|e0|reg0|registres[6][4]\, pro0|e0|reg0|registres[6][4], sisa, 1
instance = comp, \pro0|e0|reg0|Mux11~0\, pro0|e0|reg0|Mux11~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres[7][4]\, pro0|e0|reg0|registres[7][4], sisa, 1
instance = comp, \pro0|e0|reg0|Mux11~1\, pro0|e0|reg0|Mux11~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux11~4\, pro0|e0|reg0|Mux11~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~42\, pro0|e0|reg0|a[4]~42, sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~43\, pro0|e0|reg0|a[4]~43, sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~44\, pro0|e0|reg0|a[4]~44, sisa, 1
instance = comp, \pro0|e0|reg0|a[4]~45\, pro0|e0|reg0|a[4]~45, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~66\, pro0|e0|alu0|Mux13~66, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~68\, pro0|e0|alu0|Mux13~68, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~12\, pro0|e0|alu0|Mux12~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~13\, pro0|e0|alu0|Mux12~13, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~9\, pro0|e0|alu0|Mux12~9, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~10\, pro0|e0|alu0|Mux12~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~11\, pro0|e0|alu0|Mux12~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~14\, pro0|e0|alu0|Mux12~14, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~15\, pro0|e0|alu0|Mux12~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~16\, pro0|e0|alu0|Mux12~16, sisa, 1
instance = comp, \pro0|e0|alu0|Mux12~17\, pro0|e0|alu0|Mux12~17, sisa, 1
instance = comp, \pro0|c0|Selector12~2\, pro0|c0|Selector12~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[3]\, pro0|c0|nou_pc[3], sisa, 1
instance = comp, \pro0|e0|dir_efectiva[3]~2\, pro0|e0|dir_efectiva[3]~2, sisa, 1
instance = comp, \pro0|e0|reg0|desakoplo_d_efectiva[3]\, pro0|e0|reg0|desakoplo_d_efectiva[3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][3]~42\, pro0|e0|reg0|registres_sistema[3][3]~42, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[3][3]\, pro0|e0|reg0|registres_sistema[3][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~128\, pro0|e0|reg0|registres_sistema~128, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][3]\, pro0|e0|reg0|registres_sistema[7][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][3]\, pro0|e0|reg0|registres_sistema[6][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][3]~feeder\, pro0|e0|reg0|registres_sistema[0][3]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][3]\, pro0|e0|reg0|registres_sistema[0][3], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][3]\, pro0|e0|reg0|registres_sistema[4][3], sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~46\, pro0|e0|reg0|a[3]~46, sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~47\, pro0|e0|reg0|a[3]~47, sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~48\, pro0|e0|reg0|a[3]~48, sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~49\, pro0|e0|reg0|a[3]~49, sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~50\, pro0|e0|reg0|a[3]~50, sisa, 1
instance = comp, \pro0|e0|reg0|a[3]~51\, pro0|e0|reg0|a[3]~51, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~45\, pro0|e0|alu0|Mux13~45, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~46\, pro0|e0|alu0|Mux13~46, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~47\, pro0|e0|alu0|Mux13~47, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~53\, pro0|e0|alu0|Mux13~53, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~54\, pro0|e0|alu0|Mux13~54, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~58\, pro0|e0|alu0|Mux13~58, sisa, 1
instance = comp, \pro0|e0|alu0|Mux13~59\, pro0|e0|alu0|Mux13~59, sisa, 1
instance = comp, \pro0|e0|d[2]~362\, pro0|e0|d[2]~362, sisa, 1
instance = comp, \io0|io_ports[23][2]\, io0|io_ports[23][2], sisa, 1
instance = comp, \io0|io_ports[22][2]\, io0|io_ports[22][2], sisa, 1
instance = comp, \io0|io_ports[30][2]\, io0|io_ports[30][2], sisa, 1
instance = comp, \pro0|e0|d[2]~370\, pro0|e0|d[2]~370, sisa, 1
instance = comp, \pro0|e0|d[2]~371\, pro0|e0|d[2]~371, sisa, 1
instance = comp, \io0|io_ports[29][2]\, io0|io_ports[29][2], sisa, 1
instance = comp, \io0|io_ports[28][2]\, io0|io_ports[28][2], sisa, 1
instance = comp, \io0|io_ports~115\, io0|io_ports~115, sisa, 1
instance = comp, \io0|io_ports[20][2]\, io0|io_ports[20][2], sisa, 1
instance = comp, \pro0|e0|d[2]~365\, pro0|e0|d[2]~365, sisa, 1
instance = comp, \pro0|e0|d[2]~366\, pro0|e0|d[2]~366, sisa, 1
instance = comp, \io0|io_ports[24][2]\, io0|io_ports[24][2], sisa, 1
instance = comp, \io0|io_ports[25][2]\, io0|io_ports[25][2], sisa, 1
instance = comp, \io0|io_ports[17][2]\, io0|io_ports[17][2], sisa, 1
instance = comp, \io0|io_ports~116\, io0|io_ports~116, sisa, 1
instance = comp, \io0|io_ports[16][2]\, io0|io_ports[16][2], sisa, 1
instance = comp, \pro0|e0|d[2]~367\, pro0|e0|d[2]~367, sisa, 1
instance = comp, \pro0|e0|d[2]~368\, pro0|e0|d[2]~368, sisa, 1
instance = comp, \pro0|e0|d[2]~369\, pro0|e0|d[2]~369, sisa, 1
instance = comp, \pro0|e0|d[2]~372\, pro0|e0|d[2]~372, sisa, 1
instance = comp, \pro0|e0|d[2]~373\, pro0|e0|d[2]~373, sisa, 1
instance = comp, \pro0|e0|d[2]~374\, pro0|e0|d[2]~374, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][2]~43\, pro0|e0|reg0|registres_sistema[0][2]~43, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~123\, pro0|e0|reg0|registres_sistema~123, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][2]\, pro0|e0|reg0|registres_sistema[5][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][2]\, pro0|e0|reg0|registres_sistema[1][2], sisa, 1
instance = comp, \pro0|e0|reg0|Mux13~2\, pro0|e0|reg0|Mux13~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux13~3\, pro0|e0|reg0|Mux13~3, sisa, 1
instance = comp, \pro0|e0|reg0|Mux13~0\, pro0|e0|reg0|Mux13~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux13~1\, pro0|e0|reg0|Mux13~1, sisa, 1
instance = comp, \pro0|e0|reg0|Mux13~4\, pro0|e0|reg0|Mux13~4, sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~36\, pro0|e0|reg0|a[2]~36, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[4][2]\, pro0|e0|reg0|registres_sistema[4][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][2]~feeder\, pro0|e0|reg0|registres_sistema[0][2]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~121\, pro0|e0|reg0|registres_sistema~121, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][2]\, pro0|e0|reg0|registres_sistema[7][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][2]\, pro0|e0|reg0|registres_sistema[0][2], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[6][2]\, pro0|e0|reg0|registres_sistema[6][2], sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~34\, pro0|e0|reg0|a[2]~34, sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~35\, pro0|e0|reg0|a[2]~35, sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~37\, pro0|e0|reg0|a[2]~37, sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~38\, pro0|e0|reg0|a[2]~38, sisa, 1
instance = comp, \pro0|e0|reg0|a[2]~39\, pro0|e0|reg0|a[2]~39, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~3\, pro0|e0|alu0|Mux0~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0\, pro0|e0|alu0|Div0|auto_generated|divider|divider|add_sub_0|_~0, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|op_1~30\, pro0|e0|alu0|Div0|auto_generated|divider|op_1~30, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~4\, pro0|e0|alu0|Mux0~4, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~5\, pro0|e0|alu0|Mux0~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~6\, pro0|e0|alu0|Mux0~6, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~15\, pro0|e0|alu0|Mux0~15, sisa, 1
instance = comp, \pro0|e0|d[15]~62\, pro0|e0|d[15]~62, sisa, 1
instance = comp, \pro0|e0|d[15]~73\, pro0|e0|d[15]~73, sisa, 1
instance = comp, \pro0|c0|nou_pc[15]~feeder\, pro0|c0|nou_pc[15]~feeder, sisa, 1
instance = comp, \pro0|c0|Selector0~0\, pro0|c0|Selector0~0, sisa, 1
instance = comp, \pro0|c0|nou_pc[15]\, pro0|c0|nou_pc[15], sisa, 1
instance = comp, \pro0|c0|Add1~28\, pro0|c0|Add1~28, sisa, 1
instance = comp, \pro0|e0|d[15]~75\, pro0|e0|d[15]~75, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][15]~17\, pro0|e0|reg0|registres_sistema[0][15]~17, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][15]~feeder\, pro0|e0|reg0|registres[2][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][15]\, pro0|e0|reg0|registres[2][15], sisa, 1
instance = comp, \pro0|e0|reg0|Mux32~0\, pro0|e0|reg0|Mux32~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux32~1\, pro0|e0|reg0|Mux32~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][15]~feeder\, pro0|e0|reg0|registres[5][15]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][15]\, pro0|e0|reg0|registres[5][15], sisa, 1
instance = comp, \pro0|e0|reg0|registres[4][15]\, pro0|e0|reg0|registres[4][15], sisa, 1
instance = comp, \pro0|e0|reg0|Mux32~2\, pro0|e0|reg0|Mux32~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux32~3\, pro0|e0|reg0|Mux32~3, sisa, 1
instance = comp, \io0|io_ports[21][15]~2\, io0|io_ports[21][15]~2, sisa, 1
instance = comp, \pro0|e0|y[15]~5\, pro0|e0|y[15]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~15\, pro0|e0|alu0|Mux6~15, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~7\, pro0|e0|alu0|ShiftRight0~7, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~23\, pro0|e0|alu0|Mux6~23, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~24\, pro0|e0|alu0|Mux6~24, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~35\, pro0|e0|alu0|Mux6~35, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~27\, pro0|e0|alu0|Mux6~27, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~28\, pro0|e0|alu0|Mux6~28, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~29\, pro0|e0|alu0|Mux6~29, sisa, 1
instance = comp, \pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~3\, pro0|e0|alu0|Div0|auto_generated|divider|quotient[9]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~11\, pro0|e0|alu0|Mux6~11, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~12\, pro0|e0|alu0|Mux6~12, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~30\, pro0|e0|alu0|Mux6~30, sisa, 1
instance = comp, \mem0|rd_data[9]~7\, mem0|rd_data[9]~7, sisa, 1
instance = comp, \pro0|e0|d[9]~155\, pro0|e0|d[9]~155, sisa, 1
instance = comp, \pro0|e0|d[9]~166\, pro0|e0|d[9]~166, sisa, 1
instance = comp, \pro0|e0|d[9]~167\, pro0|e0|d[9]~167, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][9]~29\, pro0|e0|reg0|registres_sistema[0][9]~29, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][9]\, pro0|e0|reg0|registres[0][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux38~0\, pro0|e0|reg0|Mux38~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][9]\, pro0|e0|reg0|registres[3][9], sisa, 1
instance = comp, \pro0|e0|reg0|Mux38~1\, pro0|e0|reg0|Mux38~1, sisa, 1
instance = comp, \io0|io_ports[21][9]~8\, io0|io_ports[21][9]~8, sisa, 1
instance = comp, \io0|contador_milisegundos[9]\, io0|contador_milisegundos[9], sisa, 1
instance = comp, \io0|contador_milisegundos[11]~40\, io0|contador_milisegundos[11]~40, sisa, 1
instance = comp, \io0|contador_milisegundos[11]\, io0|contador_milisegundos[11], sisa, 1
instance = comp, \io0|contador_milisegundos[13]~44\, io0|contador_milisegundos[13]~44, sisa, 1
instance = comp, \io0|contador_milisegundos[13]\, io0|contador_milisegundos[13], sisa, 1
instance = comp, \io0|contador_milisegundos[14]\, io0|contador_milisegundos[14], sisa, 1
instance = comp, \io0|LessThan0~0\, io0|LessThan0~0, sisa, 1
instance = comp, \io0|LessThan0~2\, io0|LessThan0~2, sisa, 1
instance = comp, \io0|LessThan0~1\, io0|LessThan0~1, sisa, 1
instance = comp, \io0|LessThan0~4\, io0|LessThan0~4, sisa, 1
instance = comp, \io0|contador_milisegundos[15]~19\, io0|contador_milisegundos[15]~19, sisa, 1
instance = comp, \io0|contador_milisegundos[0]\, io0|contador_milisegundos[0], sisa, 1
instance = comp, \io0|contador_milisegundos[1]~20\, io0|contador_milisegundos[1]~20, sisa, 1
instance = comp, \io0|contador_milisegundos[1]\, io0|contador_milisegundos[1], sisa, 1
instance = comp, \io0|contador_milisegundos[2]~22\, io0|contador_milisegundos[2]~22, sisa, 1
instance = comp, \io0|contador_milisegundos[2]\, io0|contador_milisegundos[2], sisa, 1
instance = comp, \io0|contador_milisegundos[4]~26\, io0|contador_milisegundos[4]~26, sisa, 1
instance = comp, \io0|contador_milisegundos[4]\, io0|contador_milisegundos[4], sisa, 1
instance = comp, \io0|contador_milisegundos[5]\, io0|contador_milisegundos[5], sisa, 1
instance = comp, \io0|io_ports~105\, io0|io_ports~105, sisa, 1
instance = comp, \io0|io_ports[21][5]\, io0|io_ports[21][5], sisa, 1
instance = comp, \pro0|e0|d[5]~319\, pro0|e0|d[5]~319, sisa, 1
instance = comp, \pro0|e0|d[5]~320\, pro0|e0|d[5]~320, sisa, 1
instance = comp, \pro0|e0|d[5]~323\, pro0|e0|d[5]~323, sisa, 1
instance = comp, \io0|io_ports[30][5]~feeder\, io0|io_ports[30][5]~feeder, sisa, 1
instance = comp, \io0|io_ports[30][5]\, io0|io_ports[30][5], sisa, 1
instance = comp, \io0|io_ports[31][5]\, io0|io_ports[31][5], sisa, 1
instance = comp, \io0|io_ports[22][5]\, io0|io_ports[22][5], sisa, 1
instance = comp, \io0|io_ports[23][5]~feeder\, io0|io_ports[23][5]~feeder, sisa, 1
instance = comp, \io0|io_ports[23][5]\, io0|io_ports[23][5], sisa, 1
instance = comp, \pro0|e0|d[5]~324\, pro0|e0|d[5]~324, sisa, 1
instance = comp, \pro0|e0|d[5]~325\, pro0|e0|d[5]~325, sisa, 1
instance = comp, \pro0|e0|d[5]~326\, pro0|e0|d[5]~326, sisa, 1
instance = comp, \mem0|rd_data[5]~14\, mem0|rd_data[5]~14, sisa, 1
instance = comp, \pro0|e0|d[5]~316\, pro0|e0|d[5]~316, sisa, 1
instance = comp, \pro0|e0|d[5]~327\, pro0|e0|d[5]~327, sisa, 1
instance = comp, \pro0|e0|d[5]~328\, pro0|e0|d[5]~328, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][5]~37\, pro0|e0|reg0|registres_sistema[0][5]~37, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][5]\, pro0|e0|reg0|registres[2][5], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][5]~feeder\, pro0|e0|reg0|registres[0][5]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][5]\, pro0|e0|reg0|registres[0][5], sisa, 1
instance = comp, \pro0|e0|reg0|Mux42~0\, pro0|e0|reg0|Mux42~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux42~1\, pro0|e0|reg0|Mux42~1, sisa, 1
instance = comp, \pro0|e0|reg0|registres[5][5]\, pro0|e0|reg0|registres[5][5], sisa, 1
instance = comp, \pro0|e0|reg0|Mux42~2\, pro0|e0|reg0|Mux42~2, sisa, 1
instance = comp, \pro0|e0|reg0|Mux42~3\, pro0|e0|reg0|Mux42~3, sisa, 1
instance = comp, \io0|io_ports[8][5]~12\, io0|io_ports[8][5]~12, sisa, 1
instance = comp, \pro0|e0|y[5]~21\, pro0|e0|y[5]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~6\, pro0|e0|alu0|Div1|auto_generated|divider|divider|selnose[34]~6, sisa, 1
instance = comp, \pro0|e0|alu0|Equal1~0\, pro0|e0|alu0|Equal1~0, sisa, 1
instance = comp, \pro0|c0|tknbr.PC2~1\, pro0|c0|tknbr.PC2~1, sisa, 1
instance = comp, \pro0|c0|tknbr.ALU_OUT~1\, pro0|c0|tknbr.ALU_OUT~1, sisa, 1
instance = comp, \pro0|c0|tknbr.ALU_OUT~2\, pro0|c0|tknbr.ALU_OUT~2, sisa, 1
instance = comp, \pro0|c0|Selector14~2\, pro0|c0|Selector14~2, sisa, 1
instance = comp, \pro0|c0|nou_pc[1]\, pro0|c0|nou_pc[1], sisa, 1
instance = comp, \pro0|e0|d[1]~49\, pro0|e0|d[1]~49, sisa, 1
instance = comp, \pro0|e0|d[1]~22\, pro0|e0|d[1]~22, sisa, 1
instance = comp, \pro0|e0|d[1]~375\, pro0|e0|d[1]~375, sisa, 1
instance = comp, \pro0|e0|d[1]~23\, pro0|e0|d[1]~23, sisa, 1
instance = comp, \mem0|rd_data[1]~2\, mem0|rd_data[1]~2, sisa, 1
instance = comp, \pro0|e0|d[1]~47\, pro0|e0|d[1]~47, sisa, 1
instance = comp, \io0|io_ports[31][1]~feeder\, io0|io_ports[31][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[31][1]\, io0|io_ports[31][1], sisa, 1
instance = comp, \io0|io_ports[27][1]\, io0|io_ports[27][1], sisa, 1
instance = comp, \io0|io_ports[25][1]\, io0|io_ports[25][1], sisa, 1
instance = comp, \io0|io_ports[29][1]~feeder\, io0|io_ports[29][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[29][1]\, io0|io_ports[29][1], sisa, 1
instance = comp, \pro0|e0|d[1]~34\, pro0|e0|d[1]~34, sisa, 1
instance = comp, \pro0|e0|d[1]~35\, pro0|e0|d[1]~35, sisa, 1
instance = comp, \io0|io_ports[19][1]\, io0|io_ports[19][1], sisa, 1
instance = comp, \io0|io_ports[23][1]\, io0|io_ports[23][1], sisa, 1
instance = comp, \io0|io_ports[17][1]\, io0|io_ports[17][1], sisa, 1
instance = comp, \io0|io_ports[21][1]~feeder\, io0|io_ports[21][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[21][1]\, io0|io_ports[21][1], sisa, 1
instance = comp, \pro0|e0|d[1]~27\, pro0|e0|d[1]~27, sisa, 1
instance = comp, \pro0|e0|d[1]~28\, pro0|e0|d[1]~28, sisa, 1
instance = comp, \io0|io_ports[22][1]\, io0|io_ports[22][1], sisa, 1
instance = comp, \io0|io_ports[18][1]\, io0|io_ports[18][1], sisa, 1
instance = comp, \io0|io_ports~58\, io0|io_ports~58, sisa, 1
instance = comp, \io0|io_ports[16][1]\, io0|io_ports[16][1], sisa, 1
instance = comp, \pro0|e0|d[1]~31\, pro0|e0|d[1]~31, sisa, 1
instance = comp, \pro0|e0|d[1]~32\, pro0|e0|d[1]~32, sisa, 1
instance = comp, \io0|io_ports[28][1]~feeder\, io0|io_ports[28][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[28][1]\, io0|io_ports[28][1], sisa, 1
instance = comp, \io0|io_ports[30][1]\, io0|io_ports[30][1], sisa, 1
instance = comp, \io0|io_ports[24][1]\, io0|io_ports[24][1], sisa, 1
instance = comp, \io0|io_ports[26][1]~feeder\, io0|io_ports[26][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[26][1]\, io0|io_ports[26][1], sisa, 1
instance = comp, \pro0|e0|d[1]~29\, pro0|e0|d[1]~29, sisa, 1
instance = comp, \pro0|e0|d[1]~30\, pro0|e0|d[1]~30, sisa, 1
instance = comp, \pro0|e0|d[1]~33\, pro0|e0|d[1]~33, sisa, 1
instance = comp, \pro0|e0|d[1]~36\, pro0|e0|d[1]~36, sisa, 1
instance = comp, \pro0|e0|d[1]~48\, pro0|e0|d[1]~48, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][1]~15\, pro0|e0|reg0|registres_sistema[0][1]~15, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~86\, pro0|e0|reg0|registres_sistema~86, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[5][1]\, pro0|e0|reg0|registres_sistema[5][1], sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[1][1]\, pro0|e0|reg0|registres_sistema[1][1], sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~27\, pro0|e0|reg0|a[1]~27, sisa, 1
instance = comp, \pro0|e0|reg0|a[1]~28\, pro0|e0|reg0|a[1]~28, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~22\, pro0|e0|alu0|Mux15~22, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~1\, pro0|e0|alu0|LessThan0~1, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~3\, pro0|e0|alu0|LessThan0~3, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~5\, pro0|e0|alu0|LessThan0~5, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~7\, pro0|e0|alu0|LessThan0~7, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~9\, pro0|e0|alu0|LessThan0~9, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~11\, pro0|e0|alu0|LessThan0~11, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~13\, pro0|e0|alu0|LessThan0~13, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~15\, pro0|e0|alu0|LessThan0~15, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~17\, pro0|e0|alu0|LessThan0~17, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~19\, pro0|e0|alu0|LessThan0~19, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~21\, pro0|e0|alu0|LessThan0~21, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~23\, pro0|e0|alu0|LessThan0~23, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~25\, pro0|e0|alu0|LessThan0~25, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~27\, pro0|e0|alu0|LessThan0~27, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~29\, pro0|e0|alu0|LessThan0~29, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan0~30\, pro0|e0|alu0|LessThan0~30, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~7\, pro0|e0|alu0|Equal0~7, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~8\, pro0|e0|alu0|Equal0~8, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~3\, pro0|e0|alu0|Equal0~3, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~0\, pro0|e0|alu0|Equal0~0, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~2\, pro0|e0|alu0|Equal0~2, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~4\, pro0|e0|alu0|Equal0~4, sisa, 1
instance = comp, \pro0|e0|alu0|Equal0~9\, pro0|e0|alu0|Equal0~9, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~103\, pro0|e0|alu0|Add2~103, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~9\, pro0|e0|alu0|ShiftRight0~9, sisa, 1
instance = comp, \pro0|e0|alu0|ShiftRight0~11\, pro0|e0|alu0|ShiftRight0~11, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~89\, pro0|e0|alu0|Add2~89, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~90\, pro0|e0|alu0|Add2~90, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~14\, pro0|e0|alu0|Mux15~14, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~1\, pro0|e0|alu0|LessThan1~1, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~3\, pro0|e0|alu0|LessThan1~3, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~5\, pro0|e0|alu0|LessThan1~5, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~7\, pro0|e0|alu0|LessThan1~7, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~9\, pro0|e0|alu0|LessThan1~9, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~11\, pro0|e0|alu0|LessThan1~11, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~13\, pro0|e0|alu0|LessThan1~13, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~15\, pro0|e0|alu0|LessThan1~15, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~17\, pro0|e0|alu0|LessThan1~17, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~19\, pro0|e0|alu0|LessThan1~19, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~21\, pro0|e0|alu0|LessThan1~21, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~23\, pro0|e0|alu0|LessThan1~23, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~25\, pro0|e0|alu0|LessThan1~25, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~27\, pro0|e0|alu0|LessThan1~27, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~29\, pro0|e0|alu0|LessThan1~29, sisa, 1
instance = comp, \pro0|e0|alu0|LessThan1~30\, pro0|e0|alu0|LessThan1~30, sisa, 1
instance = comp, \pro0|e0|alu0|Add2~88\, pro0|e0|alu0|Add2~88, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~15\, pro0|e0|alu0|Mux15~15, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~18\, pro0|e0|alu0|Mux15~18, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~24\, pro0|e0|alu0|Mux15~24, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~20\, pro0|e0|alu0|Mux15~20, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[238]~105, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[237]~106, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[235]~108, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[233]~110, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[232]~111, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[231]~112, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[230]~113, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[229]~114, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[211]~101, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[228]~115, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117\, pro0|e0|alu0|Div1|auto_generated|divider|divider|StageOut[226]~117, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[0]~1, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[1]~3, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[2]~5, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[3]~7, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[4]~9, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[5]~11, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[6]~13, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[7]~15, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[8]~17, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[9]~19, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[10]~21, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[11]~23, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[12]~25, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[13]~27, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[14]~29, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[15]~31, sisa, 1
instance = comp, \pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32\, pro0|e0|alu0|Div1|auto_generated|divider|divider|add_sub_15_result_int[16]~32, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~19\, pro0|e0|alu0|Mux15~19, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~21\, pro0|e0|alu0|Mux15~21, sisa, 1
instance = comp, \pro0|e0|alu0|Mux15~23\, pro0|e0|alu0|Mux15~23, sisa, 1
instance = comp, \pro0|exc0|acces_no_alineat~2\, pro0|exc0|acces_no_alineat~2, sisa, 1
instance = comp, \pro0|c0|ac|estat~7\, pro0|c0|ac|estat~7, sisa, 1
instance = comp, \SW[9]~clkctrl\, SW[9]~clkctrl, sisa, 1
instance = comp, \pro0|c0|ac|estat.DEMW\, pro0|c0|ac|estat.DEMW, sisa, 1
instance = comp, \pro0|c0|ac|word_byte~0\, pro0|c0|ac|word_byte~0, sisa, 1
instance = comp, \mem0|rd_data[14]~0\, mem0|rd_data[14]~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[12]~8\, pro0|c0|ir_actual[12]~8, sisa, 1
instance = comp, \pro0|c0|ir_actual[12]\, pro0|c0|ir_actual[12], sisa, 1
instance = comp, \pro0|c0|c0|Equal6~0\, pro0|c0|c0|Equal6~0, sisa, 1
instance = comp, \pro0|e0|reg0|wrd_dades~0\, pro0|e0|reg0|wrd_dades~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~56\, pro0|e0|reg0|registres_sistema~56, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~57\, pro0|e0|reg0|registres_sistema~57, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][0]~feeder\, pro0|e0|reg0|registres_sistema[0][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][0]\, pro0|e0|reg0|registres_sistema[0][0], sisa, 1
instance = comp, \pro0|c0|c0|Equal10~1\, pro0|c0|c0|Equal10~1, sisa, 1
instance = comp, \pro0|c0|ac|di~2\, pro0|c0|ac|di~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~58\, pro0|e0|reg0|registres_sistema~58, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~59\, pro0|e0|reg0|registres_sistema~59, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~60\, pro0|e0|reg0|registres_sistema~60, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~61\, pro0|e0|reg0|registres_sistema~61, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~63\, pro0|e0|reg0|registres_sistema~63, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][0]~feeder\, pro0|e0|reg0|registres_sistema[7][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][0]\, pro0|e0|reg0|registres_sistema[7][0], sisa, 1
instance = comp, \mem0|addr_no_ok~0\, mem0|addr_no_ok~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[15]~0\, pro0|c0|ir_actual[15]~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[13]~5\, pro0|c0|ir_actual[13]~5, sisa, 1
instance = comp, \pro0|c0|ir_actual[13]\, pro0|c0|ir_actual[13], sisa, 1
instance = comp, \pro0|c0|c0|Mux12~1\, pro0|c0|c0|Mux12~1, sisa, 1
instance = comp, \pro0|c0|c0|Mux12~2\, pro0|c0|c0|Mux12~2, sisa, 1
instance = comp, \pro0|c0|c0|Mux12~3\, pro0|c0|c0|Mux12~3, sisa, 1
instance = comp, \pro0|e0|alu0|Mux6~10\, pro0|e0|alu0|Mux6~10, sisa, 1
instance = comp, \pro0|e0|alu0|Mux0~2\, pro0|e0|alu0|Mux0~2, sisa, 1
instance = comp, \pro0|e0|alu0|div_zero~0\, pro0|e0|alu0|div_zero~0, sisa, 1
instance = comp, \pro0|exc0|excpr~1\, pro0|exc0|excpr~1, sisa, 1
instance = comp, \pro0|exc0|excpr~2\, pro0|exc0|excpr~2, sisa, 1
instance = comp, \pro0|c0|ac|Selector1~0\, pro0|c0|ac|Selector1~0, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~62\, pro0|e0|reg0|registres_sistema~62, sisa, 1
instance = comp, \pro0|c0|ac|ei~2\, pro0|c0|ac|ei~2, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~80\, pro0|e0|reg0|registres_sistema~80, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~81\, pro0|e0|reg0|registres_sistema~81, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~82\, pro0|e0|reg0|registres_sistema~82, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~83\, pro0|e0|reg0|registres_sistema~83, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema~84\, pro0|e0|reg0|registres_sistema~84, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[7][1]\, pro0|e0|reg0|registres_sistema[7][1], sisa, 1
instance = comp, \pro0|c0|ac|process_0~1\, pro0|c0|ac|process_0~1, sisa, 1
instance = comp, \pro0|c0|ac|Selector1~1\, pro0|c0|ac|Selector1~1, sisa, 1
instance = comp, \pro0|c0|ac|estat.SYSTEM\, pro0|c0|ac|estat.SYSTEM, sisa, 1
instance = comp, \pro0|c0|ac|Selector0~0\, pro0|c0|ac|Selector0~0, sisa, 1
instance = comp, \pro0|c0|ac|estat.FETCH\, pro0|c0|ac|estat.FETCH, sisa, 1
instance = comp, \mem0|sram|SRAM_LB_N~0\, mem0|sram|SRAM_LB_N~0, sisa, 1
instance = comp, \pro0|c0|ir_actual[1]~10\, pro0|c0|ir_actual[1]~10, sisa, 1
instance = comp, \pro0|c0|ir_actual[1]\, pro0|c0|ir_actual[1], sisa, 1
instance = comp, \pro0|c0|Equal3~0\, pro0|c0|Equal3~0, sisa, 1
instance = comp, \pro0|c0|ac|in_d[1]~0\, pro0|c0|ac|in_d[1]~0, sisa, 1
instance = comp, \pro0|c0|ac|in_d[0]~2\, pro0|c0|ac|in_d[0]~2, sisa, 1
instance = comp, \pro0|e0|d[0]~26\, pro0|e0|d[0]~26, sisa, 1
instance = comp, \mem0|rd_data[0]~1\, mem0|rd_data[0]~1, sisa, 1
instance = comp, \pro0|e0|d[0]~24\, pro0|e0|d[0]~24, sisa, 1
instance = comp, \io0|io_ports[31][0]\, io0|io_ports[31][0], sisa, 1
instance = comp, \io0|io_ports[29][0]\, io0|io_ports[29][0], sisa, 1
instance = comp, \io0|io_ports[25][0]\, io0|io_ports[25][0], sisa, 1
instance = comp, \io0|io_ports[27][0]~feeder\, io0|io_ports[27][0]~feeder, sisa, 1
instance = comp, \io0|io_ports[27][0]\, io0|io_ports[27][0], sisa, 1
instance = comp, \pro0|e0|d[0]~9\, pro0|e0|d[0]~9, sisa, 1
instance = comp, \pro0|e0|d[0]~10\, pro0|e0|d[0]~10, sisa, 1
instance = comp, \io0|io_ports[26][0]\, io0|io_ports[26][0], sisa, 1
instance = comp, \io0|io_ports[24][0]\, io0|io_ports[24][0], sisa, 1
instance = comp, \io0|io_ports[28][0]~feeder\, io0|io_ports[28][0]~feeder, sisa, 1
instance = comp, \io0|io_ports[28][0]\, io0|io_ports[28][0], sisa, 1
instance = comp, \pro0|e0|d[0]~2\, pro0|e0|d[0]~2, sisa, 1
instance = comp, \pro0|e0|d[0]~3\, pro0|e0|d[0]~3, sisa, 1
instance = comp, \io0|io_ports~32\, io0|io_ports~32, sisa, 1
instance = comp, \io0|io_ports[20][0]\, io0|io_ports[20][0], sisa, 1
instance = comp, \io0|io_ports[22][0]\, io0|io_ports[22][0], sisa, 1
instance = comp, \io0|io_ports[18][0]\, io0|io_ports[18][0], sisa, 1
instance = comp, \io0|Decoder0~12\, io0|Decoder0~12, sisa, 1
instance = comp, \io0|io_ports~35\, io0|io_ports~35, sisa, 1
instance = comp, \io0|io_ports~36\, io0|io_ports~36, sisa, 1
instance = comp, \io0|io_ports[16][0]\, io0|io_ports[16][0], sisa, 1
instance = comp, \pro0|e0|d[0]~6\, pro0|e0|d[0]~6, sisa, 1
instance = comp, \pro0|e0|d[0]~7\, pro0|e0|d[0]~7, sisa, 1
instance = comp, \io0|io_ports[21][0]\, io0|io_ports[21][0], sisa, 1
instance = comp, \io0|io_ports[23][0]\, io0|io_ports[23][0], sisa, 1
instance = comp, \io0|io_ports[17][0]\, io0|io_ports[17][0], sisa, 1
instance = comp, \io0|io_ports[19][0]~feeder\, io0|io_ports[19][0]~feeder, sisa, 1
instance = comp, \io0|io_ports[19][0]\, io0|io_ports[19][0], sisa, 1
instance = comp, \pro0|e0|d[0]~4\, pro0|e0|d[0]~4, sisa, 1
instance = comp, \pro0|e0|d[0]~5\, pro0|e0|d[0]~5, sisa, 1
instance = comp, \pro0|e0|d[0]~8\, pro0|e0|d[0]~8, sisa, 1
instance = comp, \pro0|e0|d[0]~11\, pro0|e0|d[0]~11, sisa, 1
instance = comp, \io0|io_ports[14][0]\, io0|io_ports[14][0], sisa, 1
instance = comp, \io0|io_ports[6][0]\, io0|io_ports[6][0], sisa, 1
instance = comp, \KEY[0]~I\, KEY[0], sisa, 1
instance = comp, \io0|keys0|key_out[0]~feeder\, io0|keys0|key_out[0]~feeder, sisa, 1
instance = comp, \io0|keys0|key_out[0]\, io0|keys0|key_out[0], sisa, 1
instance = comp, \io0|io_ports~53\, io0|io_ports~53, sisa, 1
instance = comp, \io0|io_ports[7][0]\, io0|io_ports[7][0], sisa, 1
instance = comp, \pro0|e0|d[0]~19\, pro0|e0|d[0]~19, sisa, 1
instance = comp, \pro0|e0|d[0]~20\, pro0|e0|d[0]~20, sisa, 1
instance = comp, \io0|io_ports~16\, io0|io_ports~16, sisa, 1
instance = comp, \io0|io_ports[9][0]\, io0|io_ports[9][0], sisa, 1
instance = comp, \io0|io_ports[1][0]\, io0|io_ports[1][0], sisa, 1
instance = comp, \io0|io_ports[0][0]\, io0|io_ports[0][0], sisa, 1
instance = comp, \io0|io_ports~49\, io0|io_ports~49, sisa, 1
instance = comp, \io0|io_ports[8][0]\, io0|io_ports[8][0], sisa, 1
instance = comp, \pro0|e0|d[0]~16\, pro0|e0|d[0]~16, sisa, 1
instance = comp, \pro0|e0|d[0]~17\, pro0|e0|d[0]~17, sisa, 1
instance = comp, \io0|io_ports[12][0]~feeder\, io0|io_ports[12][0]~feeder, sisa, 1
instance = comp, \io0|io_ports[12][0]\, io0|io_ports[12][0], sisa, 1
instance = comp, \io0|io_ports[13][0]\, io0|io_ports[13][0], sisa, 1
instance = comp, \io0|io_ports[4][0]\, io0|io_ports[4][0], sisa, 1
instance = comp, \io0|io_ports[5][0]\, io0|io_ports[5][0], sisa, 1
instance = comp, \pro0|e0|d[0]~14\, pro0|e0|d[0]~14, sisa, 1
instance = comp, \pro0|e0|d[0]~15\, pro0|e0|d[0]~15, sisa, 1
instance = comp, \pro0|e0|d[0]~18\, pro0|e0|d[0]~18, sisa, 1
instance = comp, \io0|io_ports[3][0]\, io0|io_ports[3][0], sisa, 1
instance = comp, \io0|io_ports[11][0]\, io0|io_ports[11][0], sisa, 1
instance = comp, \io0|io_ports[2][0]\, io0|io_ports[2][0], sisa, 1
instance = comp, \io0|io_ports[10][0]\, io0|io_ports[10][0], sisa, 1
instance = comp, \pro0|e0|d[0]~12\, pro0|e0|d[0]~12, sisa, 1
instance = comp, \pro0|e0|d[0]~13\, pro0|e0|d[0]~13, sisa, 1
instance = comp, \pro0|e0|d[0]~21\, pro0|e0|d[0]~21, sisa, 1
instance = comp, \pro0|e0|d[0]~25\, pro0|e0|d[0]~25, sisa, 1
instance = comp, \pro0|e0|reg0|registres_sistema[0][0]~45\, pro0|e0|reg0|registres_sistema[0][0]~45, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][0]~feeder\, pro0|e0|reg0|registres[2][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[2][0]\, pro0|e0|reg0|registres[2][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres[3][0]\, pro0|e0|reg0|registres[3][0], sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][0]~feeder\, pro0|e0|reg0|registres[0][0]~feeder, sisa, 1
instance = comp, \pro0|e0|reg0|registres[0][0]\, pro0|e0|reg0|registres[0][0], sisa, 1
instance = comp, \pro0|e0|reg0|Mux47~0\, pro0|e0|reg0|Mux47~0, sisa, 1
instance = comp, \pro0|e0|reg0|Mux47~1\, pro0|e0|reg0|Mux47~1, sisa, 1
instance = comp, \io0|io_ports[21][0]~1\, io0|io_ports[21][0]~1, sisa, 1
instance = comp, \pro0|c0|c0|wr_m~0\, pro0|c0|c0|wr_m~0, sisa, 1
instance = comp, \mem0|wr_sram~0\, mem0|wr_sram~0, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[14]~13\, pro0|e0|dir_efectiva[14]~13, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[15]~14\, pro0|e0|dir_efectiva[15]~14, sisa, 1
instance = comp, \mem0|wr_sram~1\, mem0|wr_sram~1, sisa, 1
instance = comp, \mem0|sram|dataWR[0]~16\, mem0|sram|dataWR[0]~16, sisa, 1
instance = comp, \mem0|sram|dataWR[8]~18\, mem0|sram|dataWR[8]~18, sisa, 1
instance = comp, \mem0|sram|dataWR[8]~17\, mem0|sram|dataWR[8]~17, sisa, 1
instance = comp, \mem0|sram|dataWR[9]~19\, mem0|sram|dataWR[9]~19, sisa, 1
instance = comp, \mem0|sram|dataWR[10]~20\, mem0|sram|dataWR[10]~20, sisa, 1
instance = comp, \mem0|sram|dataWR[11]~21\, mem0|sram|dataWR[11]~21, sisa, 1
instance = comp, \mem0|sram|dataWR[12]~22\, mem0|sram|dataWR[12]~22, sisa, 1
instance = comp, \mem0|sram|dataWR[13]~23\, mem0|sram|dataWR[13]~23, sisa, 1
instance = comp, \mem0|sram|dataWR[14]~24\, mem0|sram|dataWR[14]~24, sisa, 1
instance = comp, \mem0|sram|dataWR[15]~25\, mem0|sram|dataWR[15]~25, sisa, 1
instance = comp, \io0|kb0|k0|Equal1~0\, io0|kb0|k0|Equal1~0, sisa, 1
instance = comp, \io0|kb0|k0|Selector5~0\, io0|kb0|k0|Selector5~0, sisa, 1
instance = comp, \io0|kb0|k0|m1_state.m1_tx_clk_h\, io0|kb0|k0|m1_state.m1_tx_clk_h, sisa, 1
instance = comp, \io0|kb0|k0|WideOr11~0\, io0|kb0|k0|WideOr11~0, sisa, 1
instance = comp, \io0|kb0|k0|q~0\, io0|kb0|k0|q~0, sisa, 1
instance = comp, \io0|kb0|k0|q[0]\, io0|kb0|k0|q[0], sisa, 1
instance = comp, \io0|kb0|k0|Selector10~0\, io0|kb0|k0|Selector10~0, sisa, 1
instance = comp, \pro0|e0|dir_efectiva[4]~3\, pro0|e0|dir_efectiva[4]~3, sisa, 1
instance = comp, \mem0|sram|SRAM_UB_N~0\, mem0|sram|SRAM_UB_N~0, sisa, 1
instance = comp, \mem0|sram|SRAM_LB_N~1\, mem0|sram|SRAM_LB_N~1, sisa, 1
instance = comp, \CLOCK_50~I\, CLOCK_50, sisa, 1
instance = comp, \CLOCK_50~clkctrl\, CLOCK_50~clkctrl, sisa, 1
instance = comp, \mem0|sram|espera~0\, mem0|sram|espera~0, sisa, 1
instance = comp, \mem0|wr_sram~2\, mem0|wr_sram~2, sisa, 1
instance = comp, \mem0|sram|espera\, mem0|sram|espera, sisa, 1
instance = comp, \mem0|sram|estat~0\, mem0|sram|estat~0, sisa, 1
instance = comp, \mem0|sram|estat\, mem0|sram|estat, sisa, 1
instance = comp, \io0|io_ports[10][3]~feeder\, io0|io_ports[10][3]~feeder, sisa, 1
instance = comp, \io0|io_ports[10][3]\, io0|io_ports[10][3], sisa, 1
instance = comp, \io0|io_ports[10][1]\, io0|io_ports[10][1], sisa, 1
instance = comp, \io0|driver|HEX0~43\, io0|driver|HEX0~43, sisa, 1
instance = comp, \io0|driver|HEX0~77\, io0|driver|HEX0~77, sisa, 1
instance = comp, \io0|driver|HEX0~61\, io0|driver|HEX0~61, sisa, 1
instance = comp, \io0|driver|HEX0~80\, io0|driver|HEX0~80, sisa, 1
instance = comp, \io0|driver|HEX0~49\, io0|driver|HEX0~49, sisa, 1
instance = comp, \io0|driver|HEX0~78\, io0|driver|HEX0~78, sisa, 1
instance = comp, \io0|driver|HEX0~67\, io0|driver|HEX0~67, sisa, 1
instance = comp, \io0|driver|HEX0~81\, io0|driver|HEX0~81, sisa, 1
instance = comp, \io0|driver|HEX0~37\, io0|driver|HEX0~37, sisa, 1
instance = comp, \io0|driver|HEX0~76\, io0|driver|HEX0~76, sisa, 1
instance = comp, \io0|driver|HEX0~73\, io0|driver|HEX0~73, sisa, 1
instance = comp, \io0|driver|HEX0~82\, io0|driver|HEX0~82, sisa, 1
instance = comp, \io0|driver|HEX0~55\, io0|driver|HEX0~55, sisa, 1
instance = comp, \io0|driver|HEX0~79\, io0|driver|HEX0~79, sisa, 1
instance = comp, \io0|io_ports~19\, io0|io_ports~19, sisa, 1
instance = comp, \io0|io_ports[9][1]\, io0|io_ports[9][1], sisa, 1
instance = comp, \io0|io_ports[10][5]~feeder\, io0|io_ports[10][5]~feeder, sisa, 1
instance = comp, \io0|io_ports[10][5]\, io0|io_ports[10][5], sisa, 1
instance = comp, \io0|driver|HEX1~41\, io0|driver|HEX1~41, sisa, 1
instance = comp, \io0|driver|HEX1~80\, io0|driver|HEX1~80, sisa, 1
instance = comp, \io0|driver|HEX1~65\, io0|driver|HEX1~65, sisa, 1
instance = comp, \io0|driver|HEX1~84\, io0|driver|HEX1~84, sisa, 1
instance = comp, \io0|driver|HEX1~59\, io0|driver|HEX1~59, sisa, 1
instance = comp, \io0|driver|HEX1~83\, io0|driver|HEX1~83, sisa, 1
instance = comp, \io0|driver|HEX1~71\, io0|driver|HEX1~71, sisa, 1
instance = comp, \io0|driver|HEX1~85\, io0|driver|HEX1~85, sisa, 1
instance = comp, \io0|driver|HEX1~47\, io0|driver|HEX1~47, sisa, 1
instance = comp, \io0|driver|HEX1~81\, io0|driver|HEX1~81, sisa, 1
instance = comp, \io0|driver|HEX1~77\, io0|driver|HEX1~77, sisa, 1
instance = comp, \io0|driver|HEX1~86\, io0|driver|HEX1~86, sisa, 1
instance = comp, \io0|driver|HEX1~53\, io0|driver|HEX1~53, sisa, 1
instance = comp, \io0|driver|HEX1~82\, io0|driver|HEX1~82, sisa, 1
instance = comp, \io0|io_ports[10][11]\, io0|io_ports[10][11], sisa, 1
instance = comp, \io0|driver|HEX2~33\, io0|driver|HEX2~33, sisa, 1
instance = comp, \io0|driver|HEX2~72\, io0|driver|HEX2~72, sisa, 1
instance = comp, \io0|driver|HEX2~57\, io0|driver|HEX2~57, sisa, 1
instance = comp, \io0|driver|HEX2~76\, io0|driver|HEX2~76, sisa, 1
instance = comp, \io0|driver|HEX2~39\, io0|driver|HEX2~39, sisa, 1
instance = comp, \io0|driver|HEX2~73\, io0|driver|HEX2~73, sisa, 1
instance = comp, \io0|driver|HEX2~63\, io0|driver|HEX2~63, sisa, 1
instance = comp, \io0|driver|HEX2~77\, io0|driver|HEX2~77, sisa, 1
instance = comp, \io0|driver|HEX2~45\, io0|driver|HEX2~45, sisa, 1
instance = comp, \io0|driver|HEX2~74\, io0|driver|HEX2~74, sisa, 1
instance = comp, \io0|driver|HEX2~69\, io0|driver|HEX2~69, sisa, 1
instance = comp, \io0|driver|HEX2~78\, io0|driver|HEX2~78, sisa, 1
instance = comp, \io0|driver|HEX2~51\, io0|driver|HEX2~51, sisa, 1
instance = comp, \io0|driver|HEX2~75\, io0|driver|HEX2~75, sisa, 1
instance = comp, \io0|io_ports[10][15]\, io0|io_ports[10][15], sisa, 1
instance = comp, \io0|io_ports[10][12]\, io0|io_ports[10][12], sisa, 1
instance = comp, \io0|driver|HEX3~33\, io0|driver|HEX3~33, sisa, 1
instance = comp, \io0|driver|HEX3~72\, io0|driver|HEX3~72, sisa, 1
instance = comp, \io0|driver|HEX3~57\, io0|driver|HEX3~57, sisa, 1
instance = comp, \io0|driver|HEX3~76\, io0|driver|HEX3~76, sisa, 1
instance = comp, \io0|driver|HEX3~39\, io0|driver|HEX3~39, sisa, 1
instance = comp, \io0|driver|HEX3~73\, io0|driver|HEX3~73, sisa, 1
instance = comp, \io0|driver|HEX3~63\, io0|driver|HEX3~63, sisa, 1
instance = comp, \io0|driver|HEX3~77\, io0|driver|HEX3~77, sisa, 1
instance = comp, \io0|driver|HEX3~45\, io0|driver|HEX3~45, sisa, 1
instance = comp, \io0|driver|HEX3~74\, io0|driver|HEX3~74, sisa, 1
instance = comp, \io0|driver|HEX3~69\, io0|driver|HEX3~69, sisa, 1
instance = comp, \io0|driver|HEX3~78\, io0|driver|HEX3~78, sisa, 1
instance = comp, \io0|driver|HEX3~51\, io0|driver|HEX3~51, sisa, 1
instance = comp, \io0|driver|HEX3~75\, io0|driver|HEX3~75, sisa, 1
instance = comp, \io0|io_ports[5][1]~feeder\, io0|io_ports[5][1]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][1]\, io0|io_ports[5][1], sisa, 1
instance = comp, \io0|io_ports[5][3]\, io0|io_ports[5][3], sisa, 1
instance = comp, \io0|io_ports[5][5]\, io0|io_ports[5][5], sisa, 1
instance = comp, \io0|io_ports[5][6]~feeder\, io0|io_ports[5][6]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][6]\, io0|io_ports[5][6], sisa, 1
instance = comp, \io0|io_ports[5][7]~feeder\, io0|io_ports[5][7]~feeder, sisa, 1
instance = comp, \io0|io_ports[5][7]\, io0|io_ports[5][7], sisa, 1
instance = comp, \io0|io_ports[6][1]\, io0|io_ports[6][1], sisa, 1
instance = comp, \io0|io_ports[6][2]~feeder\, io0|io_ports[6][2]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][2]\, io0|io_ports[6][2], sisa, 1
instance = comp, \io0|io_ports[6][3]\, io0|io_ports[6][3], sisa, 1
instance = comp, \io0|io_ports[6][4]\, io0|io_ports[6][4], sisa, 1
instance = comp, \io0|io_ports[6][5]~feeder\, io0|io_ports[6][5]~feeder, sisa, 1
instance = comp, \io0|io_ports[6][5]\, io0|io_ports[6][5], sisa, 1
instance = comp, \SRAM_ADDR[0]~I\, SRAM_ADDR[0], sisa, 1
instance = comp, \SRAM_ADDR[1]~I\, SRAM_ADDR[1], sisa, 1
instance = comp, \SRAM_ADDR[2]~I\, SRAM_ADDR[2], sisa, 1
instance = comp, \SRAM_ADDR[3]~I\, SRAM_ADDR[3], sisa, 1
instance = comp, \SRAM_ADDR[4]~I\, SRAM_ADDR[4], sisa, 1
instance = comp, \SRAM_ADDR[5]~I\, SRAM_ADDR[5], sisa, 1
instance = comp, \SRAM_ADDR[6]~I\, SRAM_ADDR[6], sisa, 1
instance = comp, \SRAM_ADDR[7]~I\, SRAM_ADDR[7], sisa, 1
instance = comp, \SRAM_ADDR[8]~I\, SRAM_ADDR[8], sisa, 1
instance = comp, \SRAM_ADDR[9]~I\, SRAM_ADDR[9], sisa, 1
instance = comp, \SRAM_ADDR[10]~I\, SRAM_ADDR[10], sisa, 1
instance = comp, \SRAM_ADDR[11]~I\, SRAM_ADDR[11], sisa, 1
instance = comp, \SRAM_ADDR[12]~I\, SRAM_ADDR[12], sisa, 1
instance = comp, \SRAM_ADDR[13]~I\, SRAM_ADDR[13], sisa, 1
instance = comp, \SRAM_ADDR[14]~I\, SRAM_ADDR[14], sisa, 1
instance = comp, \SRAM_ADDR[15]~I\, SRAM_ADDR[15], sisa, 1
instance = comp, \SRAM_ADDR[16]~I\, SRAM_ADDR[16], sisa, 1
instance = comp, \SRAM_ADDR[17]~I\, SRAM_ADDR[17], sisa, 1
instance = comp, \SRAM_UB_N~I\, SRAM_UB_N, sisa, 1
instance = comp, \SRAM_LB_N~I\, SRAM_LB_N, sisa, 1
instance = comp, \SRAM_CE_N~I\, SRAM_CE_N, sisa, 1
instance = comp, \SRAM_OE_N~I\, SRAM_OE_N, sisa, 1
instance = comp, \SRAM_WE_N~I\, SRAM_WE_N, sisa, 1
instance = comp, \SW[8]~I\, SW[8], sisa, 1
instance = comp, \HEX0[0]~I\, HEX0[0], sisa, 1
instance = comp, \HEX0[1]~I\, HEX0[1], sisa, 1
instance = comp, \HEX0[2]~I\, HEX0[2], sisa, 1
instance = comp, \HEX0[3]~I\, HEX0[3], sisa, 1
instance = comp, \HEX0[4]~I\, HEX0[4], sisa, 1
instance = comp, \HEX0[5]~I\, HEX0[5], sisa, 1
instance = comp, \HEX0[6]~I\, HEX0[6], sisa, 1
instance = comp, \HEX1[0]~I\, HEX1[0], sisa, 1
instance = comp, \HEX1[1]~I\, HEX1[1], sisa, 1
instance = comp, \HEX1[2]~I\, HEX1[2], sisa, 1
instance = comp, \HEX1[3]~I\, HEX1[3], sisa, 1
instance = comp, \HEX1[4]~I\, HEX1[4], sisa, 1
instance = comp, \HEX1[5]~I\, HEX1[5], sisa, 1
instance = comp, \HEX1[6]~I\, HEX1[6], sisa, 1
instance = comp, \HEX2[0]~I\, HEX2[0], sisa, 1
instance = comp, \HEX2[1]~I\, HEX2[1], sisa, 1
instance = comp, \HEX2[2]~I\, HEX2[2], sisa, 1
instance = comp, \HEX2[3]~I\, HEX2[3], sisa, 1
instance = comp, \HEX2[4]~I\, HEX2[4], sisa, 1
instance = comp, \HEX2[5]~I\, HEX2[5], sisa, 1
instance = comp, \HEX2[6]~I\, HEX2[6], sisa, 1
instance = comp, \HEX3[0]~I\, HEX3[0], sisa, 1
instance = comp, \HEX3[1]~I\, HEX3[1], sisa, 1
instance = comp, \HEX3[2]~I\, HEX3[2], sisa, 1
instance = comp, \HEX3[3]~I\, HEX3[3], sisa, 1
instance = comp, \HEX3[4]~I\, HEX3[4], sisa, 1
instance = comp, \HEX3[5]~I\, HEX3[5], sisa, 1
instance = comp, \HEX3[6]~I\, HEX3[6], sisa, 1
instance = comp, \LEDG[0]~I\, LEDG[0], sisa, 1
instance = comp, \LEDG[1]~I\, LEDG[1], sisa, 1
instance = comp, \LEDG[2]~I\, LEDG[2], sisa, 1
instance = comp, \LEDG[3]~I\, LEDG[3], sisa, 1
instance = comp, \LEDG[4]~I\, LEDG[4], sisa, 1
instance = comp, \LEDG[5]~I\, LEDG[5], sisa, 1
instance = comp, \LEDG[6]~I\, LEDG[6], sisa, 1
instance = comp, \LEDG[7]~I\, LEDG[7], sisa, 1
instance = comp, \LEDR[0]~I\, LEDR[0], sisa, 1
instance = comp, \LEDR[1]~I\, LEDR[1], sisa, 1
instance = comp, \LEDR[2]~I\, LEDR[2], sisa, 1
instance = comp, \LEDR[3]~I\, LEDR[3], sisa, 1
instance = comp, \LEDR[4]~I\, LEDR[4], sisa, 1
instance = comp, \LEDR[5]~I\, LEDR[5], sisa, 1
instance = comp, \LEDR[6]~I\, LEDR[6], sisa, 1
instance = comp, \LEDR[7]~I\, LEDR[7], sisa, 1
instance = comp, \VGA_R[0]~I\, VGA_R[0], sisa, 1
instance = comp, \VGA_R[1]~I\, VGA_R[1], sisa, 1
instance = comp, \VGA_R[2]~I\, VGA_R[2], sisa, 1
instance = comp, \VGA_R[3]~I\, VGA_R[3], sisa, 1
instance = comp, \VGA_G[0]~I\, VGA_G[0], sisa, 1
instance = comp, \VGA_G[1]~I\, VGA_G[1], sisa, 1
instance = comp, \VGA_G[2]~I\, VGA_G[2], sisa, 1
instance = comp, \VGA_G[3]~I\, VGA_G[3], sisa, 1
instance = comp, \VGA_B[0]~I\, VGA_B[0], sisa, 1
instance = comp, \VGA_B[1]~I\, VGA_B[1], sisa, 1
instance = comp, \VGA_B[2]~I\, VGA_B[2], sisa, 1
instance = comp, \VGA_B[3]~I\, VGA_B[3], sisa, 1
instance = comp, \VGA_HS~I\, VGA_HS, sisa, 1
instance = comp, \VGA_VS~I\, VGA_VS, sisa, 1
