#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5612a8269c90 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x5612a82f9840_0 .var "CLK", 0 0;
v0x5612a82f9900_0 .net "MemtoRegOut", 63 0, L_0x5612a82fa5a0;  1 drivers
v0x5612a82f9a10_0 .var "Reset_L", 0 0;
v0x5612a82f9ab0_0 .net "currentPC", 63 0, v0x5612a82f85f0_0;  1 drivers
v0x5612a82f9b50_0 .var "passed", 7 0;
v0x5612a82f9c60_0 .var "startPC", 63 0;
v0x5612a82f9d20_0 .var "watchdog", 15 0;
E_0x5612a82a0d40 .event edge, v0x5612a82f9d20_0;
S_0x5612a828f6b0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5612a8269c90;
 .timescale -9 -12;
v0x5612a82d11f0_0 .var "numTests", 7 0;
v0x5612a82d1400_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5612a82d1400_0;
    %load/vec4 v0x5612a82d11f0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5612a82d1400_0, v0x5612a82d11f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5612a82f0770 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5612a8269c90;
 .timescale -9 -12;
v0x5612a82d1900_0 .var "actualOut", 63 0;
v0x5612a82d1ad0_0 .var "expectedOut", 63 0;
v0x5612a82cfc30_0 .var "passed", 7 0;
v0x5612a82cc820_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5612a82d1900_0;
    %load/vec4 v0x5612a82d1ad0_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5612a82cc820_0 {0 0 0};
    %load/vec4 v0x5612a82cfc30_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5612a82cfc30_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5612a82cc820_0, v0x5612a82d1900_0, v0x5612a82d1ad0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5612a82f0a40 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0x5612a8269c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl"
    .port_info 1 /INPUT 64 "startpc"
    .port_info 2 /OUTPUT 64 "currentpc"
    .port_info 3 /OUTPUT 64 "MemtoRegOut"
    .port_info 4 /INPUT 1 "CLK"
v0x5612a82f7ec0_0 .net "CLK", 0 0, v0x5612a82f9840_0;  1 drivers
v0x5612a82f7f60_0 .net "MemtoRegOut", 63 0, L_0x5612a82fa5a0;  alias, 1 drivers
v0x5612a82f8020_0 .net *"_s5", 4 0, L_0x5612a82fa030;  1 drivers
v0x5612a82f80c0_0 .net *"_s7", 4 0, L_0x5612a82fa0d0;  1 drivers
v0x5612a82f81a0_0 .net "aluctrl", 3 0, v0x5612a82f18d0_0;  1 drivers
v0x5612a82f8300_0 .net "aluout", 63 0, v0x5612a82f1120_0;  1 drivers
v0x5612a82f8410_0 .net "alusrc", 0 0, v0x5612a82f19b0_0;  1 drivers
v0x5612a82f84b0_0 .net "alusrc_out", 63 0, L_0x5612a82fa460;  1 drivers
v0x5612a82f8550_0 .net "branch", 0 0, v0x5612a82f1a50_0;  1 drivers
v0x5612a82f85f0_0 .var "currentpc", 63 0;
v0x5612a82f86e0_0 .net "extimm", 63 0, L_0x5612a830e2f0;  1 drivers
v0x5612a82f87f0_0 .net "instruction", 31 0, v0x5612a82f3410_0;  1 drivers
v0x5612a82f88b0_0 .net "mem2reg", 0 0, v0x5612a82f1b20_0;  1 drivers
v0x5612a82f8950_0 .net "memread", 0 0, v0x5612a82f1be0_0;  1 drivers
v0x5612a82f8a40_0 .net "memwrite", 0 0, v0x5612a82f1cf0_0;  1 drivers
v0x5612a82f8b30_0 .net "nextpc", 63 0, L_0x5612a830e7a0;  1 drivers
v0x5612a82f8bd0_0 .net "opcode", 10 0, L_0x5612a82fa330;  1 drivers
v0x5612a82f8c70_0 .net "rd", 4 0, L_0x5612a82f9de0;  1 drivers
v0x5612a82f8d10_0 .net "readData", 63 0, v0x5612a82f2ca0_0;  1 drivers
v0x5612a82f8db0_0 .net "reg2loc", 0 0, v0x5612a82f1e90_0;  1 drivers
v0x5612a82f8e80_0 .net "regoutA", 63 0, L_0x5612a830ece0;  1 drivers
v0x5612a82f8f70_0 .net "regoutB", 63 0, L_0x5612a830f430;  1 drivers
v0x5612a82f9060_0 .net "regwrite", 0 0, v0x5612a82f1f50_0;  1 drivers
v0x5612a82f9150_0 .net "resetl", 0 0, v0x5612a82f9a10_0;  1 drivers
v0x5612a82f91f0_0 .net "rm", 4 0, L_0x5612a82f9f40;  1 drivers
v0x5612a82f92b0_0 .net "rn", 4 0, L_0x5612a82fa1a0;  1 drivers
v0x5612a82f9350_0 .net "seInput", 25 0, L_0x5612a82fa730;  1 drivers
v0x5612a82f93f0_0 .net "signop", 1 0, v0x5612a82f2010_0;  1 drivers
v0x5612a82f94e0_0 .net "startpc", 63 0, v0x5612a82f9c60_0;  1 drivers
v0x5612a82f95c0_0 .net "uncond_branch", 0 0, v0x5612a82f20f0_0;  1 drivers
v0x5612a82f96b0_0 .net "zero", 0 0, L_0x5612a830a920;  1 drivers
L_0x5612a82f9de0 .part v0x5612a82f3410_0, 0, 5;
L_0x5612a82f9f40 .part v0x5612a82f3410_0, 5, 5;
L_0x5612a82fa030 .part v0x5612a82f3410_0, 0, 5;
L_0x5612a82fa0d0 .part v0x5612a82f3410_0, 16, 5;
L_0x5612a82fa1a0 .functor MUXZ 5, L_0x5612a82fa0d0, L_0x5612a82fa030, v0x5612a82f1e90_0, C4<>;
L_0x5612a82fa330 .part v0x5612a82f3410_0, 21, 11;
L_0x5612a82fa460 .functor MUXZ 64, L_0x5612a830f430, L_0x5612a830e2f0, v0x5612a82f19b0_0, C4<>;
L_0x5612a82fa5a0 .functor MUXZ 64, v0x5612a82f1120_0, v0x5612a82f2ca0_0, v0x5612a82f1b20_0, C4<>;
L_0x5612a82fa730 .part v0x5612a82f3410_0, 0, 26;
S_0x5612a82f0c90 .scope module, "alu" "ALU" 3 100, 4 8 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW"
    .port_info 1 /INPUT 64 "BusA"
    .port_info 2 /INPUT 64 "BusB"
    .port_info 3 /INPUT 4 "ALUCtrl"
    .port_info 4 /OUTPUT 1 "Zero"
v0x5612a8294220_0 .net "ALUCtrl", 3 0, v0x5612a82f18d0_0;  alias, 1 drivers
v0x5612a82f0f80_0 .net "BusA", 63 0, L_0x5612a830ece0;  alias, 1 drivers
v0x5612a82f1060_0 .net "BusB", 63 0, L_0x5612a82fa460;  alias, 1 drivers
v0x5612a82f1120_0 .var "BusW", 63 0;
v0x5612a82f1200_0 .net "Zero", 0 0, L_0x5612a830a920;  alias, 1 drivers
L_0x7fbca053d018 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a82f1310_0 .net/2u *"_s0", 63 0, L_0x7fbca053d018;  1 drivers
v0x5612a82f13f0_0 .net *"_s2", 0 0, L_0x5612a830a880;  1 drivers
L_0x7fbca053d060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5612a82f14b0_0 .net/2u *"_s4", 0 0, L_0x7fbca053d060;  1 drivers
L_0x7fbca053d0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5612a82f1590_0 .net/2u *"_s6", 0 0, L_0x7fbca053d0a8;  1 drivers
E_0x5612a82a09c0 .event edge, v0x5612a82f1060_0, v0x5612a82f0f80_0, v0x5612a8294220_0;
L_0x5612a830a880 .cmp/eq 64, v0x5612a82f1120_0, L_0x7fbca053d018;
L_0x5612a830a920 .functor MUXZ 1, L_0x7fbca053d0a8, L_0x7fbca053d060, L_0x5612a830a880, C4<>;
S_0x5612a82f1710 .scope module, "control" "control" 3 80, 5 19 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc"
    .port_info 1 /OUTPUT 1 "alusrc"
    .port_info 2 /OUTPUT 1 "mem2reg"
    .port_info 3 /OUTPUT 1 "regwrite"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "branch"
    .port_info 7 /OUTPUT 1 "uncond_branch"
    .port_info 8 /OUTPUT 4 "aluop"
    .port_info 9 /OUTPUT 2 "signop"
    .port_info 10 /INPUT 11 "opcode"
v0x5612a82f18d0_0 .var "aluop", 3 0;
v0x5612a82f19b0_0 .var "alusrc", 0 0;
v0x5612a82f1a50_0 .var "branch", 0 0;
v0x5612a82f1b20_0 .var "mem2reg", 0 0;
v0x5612a82f1be0_0 .var "memread", 0 0;
v0x5612a82f1cf0_0 .var "memwrite", 0 0;
v0x5612a82f1db0_0 .net "opcode", 10 0, L_0x5612a82fa330;  alias, 1 drivers
v0x5612a82f1e90_0 .var "reg2loc", 0 0;
v0x5612a82f1f50_0 .var "regwrite", 0 0;
v0x5612a82f2010_0 .var "signop", 1 0;
v0x5612a82f20f0_0 .var "uncond_branch", 0 0;
E_0x5612a82a0b00 .event edge, v0x5612a82f1db0_0;
S_0x5612a82f2310 .scope module, "dmem" "DataMemory" 3 137, 6 5 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "Address"
    .port_info 2 /INPUT 64 "WriteData"
    .port_info 3 /INPUT 1 "MemoryRead"
    .port_info 4 /INPUT 1 "MemoryWrite"
    .port_info 5 /INPUT 1 "Clock"
v0x5612a82f2920_0 .net "Address", 63 0, v0x5612a82f1120_0;  alias, 1 drivers
v0x5612a82f2a30_0 .net "Clock", 0 0, v0x5612a82f9840_0;  alias, 1 drivers
v0x5612a82f2ad0_0 .net "MemoryRead", 0 0, v0x5612a82f1be0_0;  alias, 1 drivers
v0x5612a82f2bd0_0 .net "MemoryWrite", 0 0, v0x5612a82f1cf0_0;  alias, 1 drivers
v0x5612a82f2ca0_0 .var "ReadData", 63 0;
v0x5612a82f2d90_0 .net "WriteData", 63 0, L_0x5612a830f430;  alias, 1 drivers
v0x5612a82f2e50 .array "memBank", 0 1023, 7 0;
E_0x5612a82a0e50 .event posedge, v0x5612a82f2a30_0;
S_0x5612a82f2550 .scope task, "initset" "initset" 6 16, 6 16 0, S_0x5612a82f2310;
 .timescale -9 -12;
v0x5612a82f2740_0 .var "addr", 63 0;
v0x5612a82f2840_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.dmem.initset ;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5612a82f2740_0;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %load/vec4 v0x5612a82f2840_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5612a82f2740_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5612a82f2e50, 4, 0;
    %end;
S_0x5612a82f2fd0 .scope module, "imem" "InstructionMemory" 3 75, 7 8 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data"
    .port_info 1 /INPUT 64 "Address"
P_0x5612a82d0b40 .param/l "MemSize" 0 7 10, +C4<00000000000000000000000000101000>;
P_0x5612a82d0b80 .param/l "T_rd" 0 7 9, +C4<00000000000000000000000000010100>;
v0x5612a82f3310_0 .net "Address", 63 0, v0x5612a82f85f0_0;  alias, 1 drivers
v0x5612a82f3410_0 .var "Data", 31 0;
E_0x5612a82f3290 .event edge, v0x5612a82f3310_0;
S_0x5612a82f3550 .scope module, "pclogic" "NextPClogic" 3 115, 8 15 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC"
    .port_info 1 /INPUT 64 "CurrentPC"
    .port_info 2 /INPUT 64 "SignExtImm64"
    .port_info 3 /INPUT 1 "Branch"
    .port_info 4 /INPUT 1 "ALUZero"
    .port_info 5 /INPUT 1 "Uncondbranch"
L_0x5612a830bcd0 .functor AND 1, L_0x5612a830a920, v0x5612a82f1a50_0, C4<1>, C4<1>;
L_0x5612a828fe60 .functor OR 1, L_0x5612a830bcd0, v0x5612a82f20f0_0, C4<0>, C4<0>;
v0x5612a82f3850_0 .net "ALUZero", 0 0, L_0x5612a830a920;  alias, 1 drivers
v0x5612a82f38f0_0 .net "Branch", 0 0, v0x5612a82f1a50_0;  alias, 1 drivers
v0x5612a82f39c0_0 .net "CurrentPC", 63 0, v0x5612a82f85f0_0;  alias, 1 drivers
v0x5612a82f3ac0_0 .net "NextPC", 63 0, L_0x5612a830e7a0;  alias, 1 drivers
v0x5612a82f3b60_0 .net "SignExtImm64", 63 0, L_0x5612a830e2f0;  alias, 1 drivers
v0x5612a82f3c70_0 .net "Uncondbranch", 0 0, v0x5612a82f20f0_0;  alias, 1 drivers
v0x5612a82f3d10_0 .net *"_s0", 0 0, L_0x5612a830bcd0;  1 drivers
L_0x7fbca053d2e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5612a82f3dd0_0 .net/2u *"_s10", 63 0, L_0x7fbca053d2e8;  1 drivers
v0x5612a82f3eb0_0 .net *"_s12", 63 0, L_0x5612a830e610;  1 drivers
v0x5612a82f3f90_0 .net *"_s4", 63 0, L_0x5612a830e4d0;  1 drivers
v0x5612a82f4070_0 .net *"_s6", 61 0, L_0x5612a830e430;  1 drivers
L_0x7fbca053d2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a82f4150_0 .net *"_s8", 1 0, L_0x7fbca053d2a0;  1 drivers
v0x5612a82f4230_0 .net "sel", 0 0, L_0x5612a828fe60;  1 drivers
L_0x5612a830e430 .part L_0x5612a830e2f0, 0, 62;
L_0x5612a830e4d0 .concat [ 2 62 0 0], L_0x7fbca053d2a0, L_0x5612a830e430;
L_0x5612a830e610 .functor MUXZ 64, L_0x7fbca053d2e8, L_0x5612a830e4d0, L_0x5612a828fe60, C4<>;
L_0x5612a830e7a0 .arith/sum 64, v0x5612a82f85f0_0, L_0x5612a830e610;
S_0x5612a82f43f0 .scope module, "rf" "RegisterFile" 3 124, 9 1 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA"
    .port_info 1 /OUTPUT 64 "BusB"
    .port_info 2 /INPUT 64 "BusW"
    .port_info 3 /INPUT 5 "RA"
    .port_info 4 /INPUT 5 "RB"
    .port_info 5 /INPUT 5 "RW"
    .port_info 6 /INPUT 1 "RegWr"
    .port_info 7 /INPUT 1 "Clk"
v0x5612a82f46d0_0 .net "BusA", 63 0, L_0x5612a830ece0;  alias, 1 drivers
v0x5612a82f47e0_0 .net "BusB", 63 0, L_0x5612a830f430;  alias, 1 drivers
v0x5612a82f48b0_0 .net "BusW", 63 0, L_0x5612a82fa5a0;  alias, 1 drivers
v0x5612a82f4980_0 .net "Clk", 0 0, v0x5612a82f9840_0;  alias, 1 drivers
v0x5612a82f4a50_0 .net "RA", 4 0, L_0x5612a82f9f40;  alias, 1 drivers
v0x5612a82f4b60_0 .net "RB", 4 0, L_0x5612a82fa1a0;  alias, 1 drivers
v0x5612a82f4c40_0 .net "RW", 4 0, L_0x5612a82f9de0;  alias, 1 drivers
v0x5612a82f4d20_0 .net "RegWr", 0 0, v0x5612a82f1f50_0;  alias, 1 drivers
v0x5612a82f4dc0_0 .net *"_s0", 31 0, L_0x5612a830e890;  1 drivers
v0x5612a82f4e80_0 .net *"_s10", 63 0, L_0x5612a830eac0;  1 drivers
v0x5612a82f4f60_0 .net *"_s12", 6 0, L_0x5612a830eb60;  1 drivers
L_0x7fbca053d408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5040_0 .net *"_s15", 1 0, L_0x7fbca053d408;  1 drivers
v0x5612a82f5120_0 .net *"_s18", 31 0, L_0x5612a830f020;  1 drivers
L_0x7fbca053d450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5200_0 .net *"_s21", 26 0, L_0x7fbca053d450;  1 drivers
L_0x7fbca053d498 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5612a82f52e0_0 .net/2u *"_s22", 31 0, L_0x7fbca053d498;  1 drivers
v0x5612a82f53c0_0 .net *"_s24", 0 0, L_0x5612a830f110;  1 drivers
L_0x7fbca053d4e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5480_0 .net/2u *"_s26", 63 0, L_0x7fbca053d4e0;  1 drivers
v0x5612a82f5560_0 .net *"_s28", 63 0, L_0x5612a830f250;  1 drivers
L_0x7fbca053d330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5640_0 .net *"_s3", 26 0, L_0x7fbca053d330;  1 drivers
v0x5612a82f5720_0 .net *"_s30", 6 0, L_0x5612a830f340;  1 drivers
L_0x7fbca053d528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5800_0 .net *"_s33", 1 0, L_0x7fbca053d528;  1 drivers
L_0x7fbca053d378 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x5612a82f58e0_0 .net/2u *"_s4", 31 0, L_0x7fbca053d378;  1 drivers
v0x5612a82f59c0_0 .net *"_s6", 0 0, L_0x5612a830e980;  1 drivers
L_0x7fbca053d3c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5612a82f5a80_0 .net/2u *"_s8", 63 0, L_0x7fbca053d3c0;  1 drivers
v0x5612a82f5b60 .array "registers", 0 31, 63 0;
E_0x5612a82f3770 .event negedge, v0x5612a82f2a30_0;
L_0x5612a830e890 .concat [ 5 27 0 0], L_0x5612a82f9f40, L_0x7fbca053d330;
L_0x5612a830e980 .cmp/eq 32, L_0x5612a830e890, L_0x7fbca053d378;
L_0x5612a830eac0 .array/port v0x5612a82f5b60, L_0x5612a830eb60;
L_0x5612a830eb60 .concat [ 5 2 0 0], L_0x5612a82f9f40, L_0x7fbca053d408;
L_0x5612a830ece0 .delay 64 (2000,2000,2000) L_0x5612a830ece0/d;
L_0x5612a830ece0/d .functor MUXZ 64, L_0x5612a830eac0, L_0x7fbca053d3c0, L_0x5612a830e980, C4<>;
L_0x5612a830f020 .concat [ 5 27 0 0], L_0x5612a82fa1a0, L_0x7fbca053d450;
L_0x5612a830f110 .cmp/eq 32, L_0x5612a830f020, L_0x7fbca053d498;
L_0x5612a830f250 .array/port v0x5612a82f5b60, L_0x5612a830f340;
L_0x5612a830f340 .concat [ 5 2 0 0], L_0x5612a82fa1a0, L_0x7fbca053d528;
L_0x5612a830f430 .delay 64 (2000,2000,2000) L_0x5612a830f430/d;
L_0x5612a830f430/d .functor MUXZ 64, L_0x5612a830f250, L_0x7fbca053d4e0, L_0x5612a830f110, C4<>;
S_0x5612a82f5d20 .scope module, "se" "SignExtender" 3 108, 10 6 0, S_0x5612a82f0a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm"
    .port_info 1 /INPUT 26 "Input"
    .port_info 2 /INPUT 2 "Ctrl"
v0x5612a82f5f10_0 .net "BusImm", 63 0, L_0x5612a830e2f0;  alias, 1 drivers
v0x5612a82f6020_0 .net "Ctrl", 1 0, v0x5612a82f2010_0;  alias, 1 drivers
v0x5612a82f60f0_0 .net "Input", 25 0, L_0x5612a82fa730;  alias, 1 drivers
L_0x7fbca053d0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a82f61c0_0 .net/2u *"_s0", 1 0, L_0x7fbca053d0f0;  1 drivers
v0x5612a82f62a0_0 .net *"_s11", 0 0, L_0x5612a830ad30;  1 drivers
L_0x7fbca053d180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5612a82f63d0_0 .net/2u *"_s12", 1 0, L_0x7fbca053d180;  1 drivers
v0x5612a82f64b0_0 .net *"_s14", 0 0, L_0x5612a830ae60;  1 drivers
v0x5612a82f6570_0 .net *"_s17", 0 0, L_0x5612a830af00;  1 drivers
v0x5612a82f6650_0 .net *"_s19", 0 0, L_0x5612a830afe0;  1 drivers
v0x5612a82f6730_0 .net *"_s2", 0 0, L_0x5612a830aab0;  1 drivers
v0x5612a82f67f0_0 .net *"_s20", 0 0, L_0x5612a830b080;  1 drivers
v0x5612a82f68d0_0 .net *"_s22", 0 0, L_0x5612a830b260;  1 drivers
L_0x7fbca053d1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5612a82f69b0_0 .net/2u *"_s26", 1 0, L_0x7fbca053d1c8;  1 drivers
v0x5612a82f6a90_0 .net *"_s28", 0 0, L_0x5612a830b590;  1 drivers
v0x5612a82f6b50_0 .net *"_s30", 51 0, L_0x5612a830b680;  1 drivers
v0x5612a82f6c30_0 .net *"_s33", 11 0, L_0x5612a830bd40;  1 drivers
v0x5612a82f6d10_0 .net *"_s34", 63 0, L_0x5612a830bde0;  1 drivers
L_0x7fbca053d210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5612a82f6f00_0 .net/2u *"_s36", 1 0, L_0x7fbca053d210;  1 drivers
v0x5612a82f6fe0_0 .net *"_s38", 0 0, L_0x5612a830bf50;  1 drivers
v0x5612a82f70a0_0 .net *"_s40", 54 0, L_0x5612a830c040;  1 drivers
v0x5612a82f7180_0 .net *"_s43", 8 0, L_0x5612a830cb50;  1 drivers
v0x5612a82f7260_0 .net *"_s44", 63 0, L_0x5612a830cbf0;  1 drivers
L_0x7fbca053d258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5612a82f7340_0 .net/2u *"_s46", 1 0, L_0x7fbca053d258;  1 drivers
v0x5612a82f7420_0 .net *"_s48", 0 0, L_0x5612a830cdd0;  1 drivers
v0x5612a82f74e0_0 .net *"_s5", 0 0, L_0x5612a830aba0;  1 drivers
v0x5612a82f75c0_0 .net *"_s50", 37 0, L_0x5612a830cf80;  1 drivers
v0x5612a82f76a0_0 .net *"_s52", 63 0, L_0x5612a830cd30;  1 drivers
v0x5612a82f7780_0 .net *"_s54", 44 0, L_0x5612a830c3b0;  1 drivers
v0x5612a82f7860_0 .net *"_s57", 18 0, L_0x5612a830c690;  1 drivers
v0x5612a82f7940_0 .net *"_s58", 63 0, L_0x5612a830c730;  1 drivers
L_0x7fbca053d138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5612a82f7a20_0 .net/2u *"_s6", 1 0, L_0x7fbca053d138;  1 drivers
v0x5612a82f7b00_0 .net *"_s60", 63 0, L_0x5612a830c940;  1 drivers
v0x5612a82f7be0_0 .net *"_s62", 63 0, L_0x5612a830e080;  1 drivers
v0x5612a82f7cc0_0 .net *"_s8", 0 0, L_0x5612a830ac90;  1 drivers
v0x5612a82f7d80_0 .net "extBit", 0 0, L_0x5612a830b3f0;  1 drivers
L_0x5612a830aab0 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d0f0;
L_0x5612a830aba0 .part L_0x5612a82fa730, 21, 1;
L_0x5612a830ac90 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d138;
L_0x5612a830ad30 .part L_0x5612a82fa730, 20, 1;
L_0x5612a830ae60 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d180;
L_0x5612a830af00 .part L_0x5612a82fa730, 25, 1;
L_0x5612a830afe0 .part L_0x5612a82fa730, 23, 1;
L_0x5612a830b080 .functor MUXZ 1, L_0x5612a830afe0, L_0x5612a830af00, L_0x5612a830ae60, C4<>;
L_0x5612a830b260 .functor MUXZ 1, L_0x5612a830b080, L_0x5612a830ad30, L_0x5612a830ac90, C4<>;
L_0x5612a830b3f0 .functor MUXZ 1, L_0x5612a830b260, L_0x5612a830aba0, L_0x5612a830aab0, C4<>;
L_0x5612a830b590 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d1c8;
LS_0x5612a830b680_0_0 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_4 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_8 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_12 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_16 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_20 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_24 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_28 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_32 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_36 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_40 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_44 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_0_48 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830b680_1_0 .concat [ 4 4 4 4], LS_0x5612a830b680_0_0, LS_0x5612a830b680_0_4, LS_0x5612a830b680_0_8, LS_0x5612a830b680_0_12;
LS_0x5612a830b680_1_4 .concat [ 4 4 4 4], LS_0x5612a830b680_0_16, LS_0x5612a830b680_0_20, LS_0x5612a830b680_0_24, LS_0x5612a830b680_0_28;
LS_0x5612a830b680_1_8 .concat [ 4 4 4 4], LS_0x5612a830b680_0_32, LS_0x5612a830b680_0_36, LS_0x5612a830b680_0_40, LS_0x5612a830b680_0_44;
LS_0x5612a830b680_1_12 .concat [ 4 0 0 0], LS_0x5612a830b680_0_48;
L_0x5612a830b680 .concat [ 16 16 16 4], LS_0x5612a830b680_1_0, LS_0x5612a830b680_1_4, LS_0x5612a830b680_1_8, LS_0x5612a830b680_1_12;
L_0x5612a830bd40 .part L_0x5612a82fa730, 10, 12;
L_0x5612a830bde0 .concat [ 12 52 0 0], L_0x5612a830bd40, L_0x5612a830b680;
L_0x5612a830bf50 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d210;
LS_0x5612a830c040_0_0 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_4 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_8 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_12 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_16 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_20 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_24 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_28 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_32 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_36 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_40 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_44 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_48 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_0_52 .concat [ 1 1 1 0], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c040_1_0 .concat [ 4 4 4 4], LS_0x5612a830c040_0_0, LS_0x5612a830c040_0_4, LS_0x5612a830c040_0_8, LS_0x5612a830c040_0_12;
LS_0x5612a830c040_1_4 .concat [ 4 4 4 4], LS_0x5612a830c040_0_16, LS_0x5612a830c040_0_20, LS_0x5612a830c040_0_24, LS_0x5612a830c040_0_28;
LS_0x5612a830c040_1_8 .concat [ 4 4 4 4], LS_0x5612a830c040_0_32, LS_0x5612a830c040_0_36, LS_0x5612a830c040_0_40, LS_0x5612a830c040_0_44;
LS_0x5612a830c040_1_12 .concat [ 4 3 0 0], LS_0x5612a830c040_0_48, LS_0x5612a830c040_0_52;
L_0x5612a830c040 .concat [ 16 16 16 7], LS_0x5612a830c040_1_0, LS_0x5612a830c040_1_4, LS_0x5612a830c040_1_8, LS_0x5612a830c040_1_12;
L_0x5612a830cb50 .part L_0x5612a82fa730, 12, 9;
L_0x5612a830cbf0 .concat [ 9 55 0 0], L_0x5612a830cb50, L_0x5612a830c040;
L_0x5612a830cdd0 .cmp/eq 2, v0x5612a82f2010_0, L_0x7fbca053d258;
LS_0x5612a830cf80_0_0 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_4 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_8 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_12 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_16 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_20 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_24 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_28 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_32 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_0_36 .concat [ 1 1 0 0], L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830cf80_1_0 .concat [ 4 4 4 4], LS_0x5612a830cf80_0_0, LS_0x5612a830cf80_0_4, LS_0x5612a830cf80_0_8, LS_0x5612a830cf80_0_12;
LS_0x5612a830cf80_1_4 .concat [ 4 4 4 4], LS_0x5612a830cf80_0_16, LS_0x5612a830cf80_0_20, LS_0x5612a830cf80_0_24, LS_0x5612a830cf80_0_28;
LS_0x5612a830cf80_1_8 .concat [ 4 2 0 0], LS_0x5612a830cf80_0_32, LS_0x5612a830cf80_0_36;
L_0x5612a830cf80 .concat [ 16 16 6 0], LS_0x5612a830cf80_1_0, LS_0x5612a830cf80_1_4, LS_0x5612a830cf80_1_8;
L_0x5612a830cd30 .concat [ 26 38 0 0], L_0x5612a82fa730, L_0x5612a830cf80;
LS_0x5612a830c3b0_0_0 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_4 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_8 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_12 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_16 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_20 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_24 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_28 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_32 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_36 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_40 .concat [ 1 1 1 1], L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0, L_0x5612a830b3f0;
LS_0x5612a830c3b0_0_44 .concat [ 1 0 0 0], L_0x5612a830b3f0;
LS_0x5612a830c3b0_1_0 .concat [ 4 4 4 4], LS_0x5612a830c3b0_0_0, LS_0x5612a830c3b0_0_4, LS_0x5612a830c3b0_0_8, LS_0x5612a830c3b0_0_12;
LS_0x5612a830c3b0_1_4 .concat [ 4 4 4 4], LS_0x5612a830c3b0_0_16, LS_0x5612a830c3b0_0_20, LS_0x5612a830c3b0_0_24, LS_0x5612a830c3b0_0_28;
LS_0x5612a830c3b0_1_8 .concat [ 4 4 4 1], LS_0x5612a830c3b0_0_32, LS_0x5612a830c3b0_0_36, LS_0x5612a830c3b0_0_40, LS_0x5612a830c3b0_0_44;
L_0x5612a830c3b0 .concat [ 16 16 13 0], LS_0x5612a830c3b0_1_0, LS_0x5612a830c3b0_1_4, LS_0x5612a830c3b0_1_8;
L_0x5612a830c690 .part L_0x5612a82fa730, 5, 19;
L_0x5612a830c730 .concat [ 19 45 0 0], L_0x5612a830c690, L_0x5612a830c3b0;
L_0x5612a830c940 .functor MUXZ 64, L_0x5612a830c730, L_0x5612a830cd30, L_0x5612a830cdd0, C4<>;
L_0x5612a830e080 .functor MUXZ 64, L_0x5612a830c940, L_0x5612a830cbf0, L_0x5612a830bf50, C4<>;
L_0x5612a830e2f0 .functor MUXZ 64, L_0x5612a830e080, L_0x5612a830bde0, L_0x5612a830b590, C4<>;
    .scope S_0x5612a82f2fd0;
T_3 ;
    %wait E_0x5612a82f3290;
    %load/vec4 v0x5612a82f3310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5612a82f3410_0, 0, 32;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5612a82f1710;
T_4 ;
    %wait E_0x5612a82a0b00;
    %load/vec4 v0x5612a82f1db0_0;
    %dup/vec4;
    %pushi/vec4 1104, 0, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 1360, 0, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 1112, 0, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 1624, 0, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 1160, 1, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 1672, 1, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 31, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 1440, 7, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 1986, 0, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 1984, 0, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 3, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f20f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1be0_0, 0, 1;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x5612a82f1b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f1cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f1f50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5612a82f2010_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5612a82f18d0_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5612a82f0c90;
T_5 ;
    %wait E_0x5612a82a09c0;
    %load/vec4 v0x5612a8294220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 3537031890, 0, 33;
    %concati/vec4 1768515945, 0, 31;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x5612a82f0f80_0;
    %load/vec4 v0x5612a82f1060_0;
    %and;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x5612a82f0f80_0;
    %load/vec4 v0x5612a82f1060_0;
    %or;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x5612a82f0f80_0;
    %load/vec4 v0x5612a82f1060_0;
    %add;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x5612a82f0f80_0;
    %load/vec4 v0x5612a82f1060_0;
    %sub;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x5612a82f1060_0;
    %store/vec4 v0x5612a82f1120_0, 0, 64;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5612a82f43f0;
T_6 ;
    %wait E_0x5612a82f3770;
    %load/vec4 v0x5612a82f4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5612a82f48b0_0;
    %load/vec4 v0x5612a82f4c40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f5b60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5612a82f2310;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5612a82f2740_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5612a82f2840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5612a82f2550;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5612a82f2740_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5612a82f2840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5612a82f2550;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5612a82f2740_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5612a82f2840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5612a82f2550;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5612a82f2740_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5612a82f2840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5612a82f2550;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5612a82f2740_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5612a82f2840_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.dmem.initset, S_0x5612a82f2550;
    %join;
    %end;
    .thread T_7;
    .scope S_0x5612a82f2310;
T_8 ;
    %wait E_0x5612a82a0e50;
    %load/vec4 v0x5612a82f2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x5612a82f2920_0;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5612a82f2e50, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5612a82f2ca0_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5612a82f2310;
T_9 ;
    %wait E_0x5612a82a0e50;
    %load/vec4 v0x5612a82f2bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5612a82f2920_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
    %load/vec4 v0x5612a82f2d90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5612a82f2920_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5612a82f2e50, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5612a82f0a40;
T_10 ;
    %wait E_0x5612a82f3770;
    %load/vec4 v0x5612a82f9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5612a82f8b30_0;
    %assign/vec4 v0x5612a82f85f0_0, 3000;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5612a82f94e0_0;
    %assign/vec4 v0x5612a82f85f0_0, 3000;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5612a8269c90;
T_11 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5612a8269c90;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f9a10_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5612a82f9c60_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5612a82f9b50_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5612a82f9d20_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f9a10_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5612a82f9c60_0, 0, 64;
    %wait E_0x5612a82a0e50;
    %wait E_0x5612a82f3770;
    %wait E_0x5612a82a0e50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5612a82f9a10_0, 0, 1;
T_12.0 ;
    %load/vec4 v0x5612a82f9ab0_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_12.1, 5;
    %wait E_0x5612a82a0e50;
    %wait E_0x5612a82f3770;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x5612a82f9ab0_0 {0 0 0};
    %jmp T_12.0;
T_12.1 ;
    %load/vec4 v0x5612a82f9900_0;
    %store/vec4 v0x5612a82d1900_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5612a82d1ad0_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5612a82cc820_0, 0, 257;
    %load/vec4 v0x5612a82f9b50_0;
    %store/vec4 v0x5612a82cfc30_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5612a82f0770;
    %join;
    %load/vec4 v0x5612a82cfc30_0;
    %store/vec4 v0x5612a82f9b50_0, 0, 8;
    %load/vec4 v0x5612a82f9b50_0;
    %store/vec4 v0x5612a82d1400_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5612a82d11f0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5612a828f6b0;
    %join;
    %vpi_call 2 97 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5612a8269c90;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5612a82f9840_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5612a8269c90;
T_14 ;
    %delay 60000, 0;
    %load/vec4 v0x5612a82f9840_0;
    %inv;
    %store/vec4 v0x5612a82f9840_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5612a82f9840_0;
    %inv;
    %store/vec4 v0x5612a82f9840_0, 0, 1;
    %load/vec4 v0x5612a82f9d20_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5612a82f9d20_0, 0, 16;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5612a8269c90;
T_15 ;
    %wait E_0x5612a82a0d40;
    %load/vec4 v0x5612a82f9d20_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 2 116 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 117 "$finish" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "prevlabs/ALU.v";
    "SingleCycleControl.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "prevlabs/NextPClogic.v";
    "prevlabs/RegisterFile.v";
    "prevlabs/SignExtender.v";
