// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _LSTM_Top_HH_
#define _LSTM_Top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lipnet_lstm.h"

namespace ap_rtl {

struct LSTM_Top : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > in_r_TDATA;
    sc_in< sc_logic > in_r_TVALID;
    sc_out< sc_logic > in_r_TREADY;
    sc_in< sc_lv<4> > in_r_TKEEP;
    sc_in< sc_lv<4> > in_r_TSTRB;
    sc_in< sc_lv<1> > in_r_TUSER;
    sc_in< sc_lv<1> > in_r_TLAST;
    sc_in< sc_lv<1> > in_r_TID;
    sc_in< sc_lv<1> > in_r_TDEST;
    sc_out< sc_lv<32> > out_r_TDATA;
    sc_out< sc_logic > out_r_TVALID;
    sc_in< sc_logic > out_r_TREADY;
    sc_out< sc_lv<4> > out_r_TKEEP;
    sc_out< sc_lv<4> > out_r_TSTRB;
    sc_out< sc_lv<1> > out_r_TUSER;
    sc_out< sc_lv<1> > out_r_TLAST;
    sc_out< sc_lv<1> > out_r_TID;
    sc_out< sc_lv<1> > out_r_TDEST;


    // Module declarations
    LSTM_Top(sc_module_name name);
    SC_HAS_PROCESS(LSTM_Top);

    ~LSTM_Top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lipnet_lstm* grp_lipnet_lstm_fu_196;
    regslice_both<32>* regslice_both_in_data_V_U;
    regslice_both<4>* regslice_both_in_keep_V_U;
    regslice_both<4>* regslice_both_in_strb_V_U;
    regslice_both<1>* regslice_both_in_user_V_U;
    regslice_both<1>* regslice_both_in_last_V_U;
    regslice_both<1>* regslice_both_in_id_V_U;
    regslice_both<1>* regslice_both_in_dest_V_U;
    regslice_both<32>* regslice_both_out_data_V_U;
    regslice_both<4>* regslice_both_out_keep_V_U;
    regslice_both<4>* regslice_both_out_strb_V_U;
    regslice_both<1>* regslice_both_out_user_V_U;
    regslice_both<1>* regslice_both_out_last_V_U;
    regslice_both<1>* regslice_both_out_id_V_U;
    regslice_both<1>* regslice_both_out_dest_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_ap_start;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_ap_done;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_ap_idle;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_ap_ready;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_in_r_TREADY;
    sc_signal< sc_lv<32> > grp_lipnet_lstm_fu_196_out_r_TDATA;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_out_r_TVALID;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_out_r_TREADY;
    sc_signal< sc_lv<4> > grp_lipnet_lstm_fu_196_out_r_TKEEP;
    sc_signal< sc_lv<4> > grp_lipnet_lstm_fu_196_out_r_TSTRB;
    sc_signal< sc_lv<1> > grp_lipnet_lstm_fu_196_out_r_TUSER;
    sc_signal< sc_lv<1> > grp_lipnet_lstm_fu_196_out_r_TLAST;
    sc_signal< sc_lv<1> > grp_lipnet_lstm_fu_196_out_r_TID;
    sc_signal< sc_lv<1> > grp_lipnet_lstm_fu_196_out_r_TDEST;
    sc_signal< sc_logic > grp_lipnet_lstm_fu_196_ap_start_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > regslice_both_out_data_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_in_data_V_U_apdone_blk;
    sc_signal< sc_lv<32> > in_r_TDATA_int;
    sc_signal< sc_logic > in_r_TVALID_int;
    sc_signal< sc_logic > in_r_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_keep_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_r_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_strb_V_U_apdone_blk;
    sc_signal< sc_lv<4> > in_r_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_r_TUSER_int;
    sc_signal< sc_logic > regslice_both_in_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_r_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_last_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_id_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_r_TID_int;
    sc_signal< sc_logic > regslice_both_in_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_id_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_dest_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_r_TDEST_int;
    sc_signal< sc_logic > regslice_both_in_dest_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_dest_V_U_ack_in;
    sc_signal< sc_logic > out_r_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_id_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_id_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_id_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_dest_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_dest_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_dest_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_rst_n_inv();
    void thread_grp_lipnet_lstm_fu_196_ap_start();
    void thread_grp_lipnet_lstm_fu_196_out_r_TREADY();
    void thread_in_r_TREADY();
    void thread_in_r_TREADY_int();
    void thread_out_r_TVALID();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
