Item(by='zdw', descendants=None, kids=[24698352, 24698796], score=None, time=1601993869, title=None, item_type='comment', url=None, parent=24697771, text='Adds a latency hop, which generally can be dealt with by prefetching and larger caches on the CPU side.<p>There&#x27;s speculation that AMD is going to do the same - in Zen 2 and later designs the CPU chiplets are coupled with different IO dies depending on the design (Ryzen, Threadripper, Epyc), and swapping out the IO die for one that has support for new&#x2F;different memory types would less work than taping out a whole new monolithic CPU.')