`timescale 1ns/1ps
module simple_dff_tb;
  reg clk;
  reg d;
  wire q;
  simple_dff uut(.clk(clk), .d(d), .q(q));
  always #5 clk=~clk;
  initial
    begin
      clk=0;
      d=0;
      #3 d=1;
      #8 d=0;
      #7 d=1;
      #10 d=0;
      #20 $finish;
    end
  initial
    begin
      $monitor("time=%0t | clk=%b | d=%b | q=%b",$time, clk,d,q);
    end 
endmodule
