Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 30 18:31:08 2018
| Host         : nonordon-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.062        0.000                      0                  779        0.152        0.000                      0                  779        4.500        0.000                       0                   344  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.062        0.000                      0                  779        0.152        0.000                      0                  779        4.500        0.000                       0                   344  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 2.969ns (42.775%)  route 3.972ns (57.225%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  total_reg[2]/Q
                         net (fo=20, routed)          0.948     6.558    total_reg_n_0_[2]
    SLICE_X63Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.682 r  total[4]_i_11/O
                         net (fo=1, routed)           0.000     6.682    total[4]_i_11_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  total_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.232    total_reg[4]_i_7_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  total_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.346    total_reg[8]_i_7_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  total_reg[12]_i_7/O[1]
                         net (fo=4, routed)           0.815     8.494    total_reg[12]_i_7_n_6
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.303     8.797 r  total[13]_i_38/O
                         net (fo=1, routed)           0.000     8.797    total[13]_i_38_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.347 f  total_reg[13]_i_14/CO[3]
                         net (fo=14, routed)          1.138    10.485    total_reg[13]_i_14_n_0
    SLICE_X64Y7          LUT4 (Prop_lut4_I1_O)        0.148    10.633 r  total[11]_i_4/O
                         net (fo=1, routed)           1.071    11.704    total[11]_i_4_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.328    12.032 r  total[11]_i_1/O
                         net (fo=1, routed)           0.000    12.032    total[11]
    SLICE_X56Y9          FDCE                                         r  total_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X56Y9          FDCE                                         r  total_reg[11]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y9          FDCE (Setup_fdce_C_D)        0.077    15.094    total_reg[11]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -12.032    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 3.039ns (43.660%)  route 3.922ns (56.340%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[2]/Q
                         net (fo=20, routed)          0.725     6.334    total_reg_n_0_[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.098 r  total_reg[4]_i_5/O[3]
                         net (fo=4, routed)           0.956     8.054    total_reg[4]_i_5_n_4
    SLICE_X58Y8          LUT4 (Prop_lut4_I2_O)        0.306     8.360 r  total[13]_i_48/O
                         net (fo=1, routed)           0.000     8.360    total[13]_i_48_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.910 r  total_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    total_reg[13]_i_18_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.138 f  total_reg[13]_i_6/CO[2]
                         net (fo=14, routed)          1.221    10.360    total_reg[13]_i_6_n_1
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.342    10.702 r  total[6]_i_2/O
                         net (fo=1, routed)           1.019    11.721    total[6]_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.331    12.052 r  total[6]_i_1/O
                         net (fo=1, routed)           0.000    12.052    total[6]
    SLICE_X59Y5          FDCE                                         r  total_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X59Y5          FDCE                                         r  total_reg[6]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)        0.031    15.115    total_reg[6]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 2.741ns (39.988%)  route 4.114ns (60.012%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  total_reg[2]/Q
                         net (fo=20, routed)          0.948     6.558    total_reg_n_0_[2]
    SLICE_X63Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.682 r  total[4]_i_11/O
                         net (fo=1, routed)           0.000     6.682    total[4]_i_11_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  total_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.232    total_reg[4]_i_7_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  total_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.346    total_reg[8]_i_7_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  total_reg[12]_i_7/O[1]
                         net (fo=4, routed)           0.815     8.494    total_reg[12]_i_7_n_6
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.303     8.797 r  total[13]_i_38/O
                         net (fo=1, routed)           0.000     8.797    total[13]_i_38_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.347 r  total_reg[13]_i_14/CO[3]
                         net (fo=14, routed)          1.321    10.669    total_reg[13]_i_14_n_0
    SLICE_X60Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.793 r  total[0]_i_4/O
                         net (fo=1, routed)           1.029    11.822    total[0]_i_4_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.946 r  total[0]_i_1/O
                         net (fo=1, routed)           0.000    11.946    total[0]
    SLICE_X56Y5          FDCE                                         r  total_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X56Y5          FDCE                                         r  total_reg[0]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.079    15.098    total_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 2.969ns (43.633%)  route 3.835ns (56.367%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  total_reg[2]/Q
                         net (fo=20, routed)          0.948     6.558    total_reg_n_0_[2]
    SLICE_X63Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.682 r  total[4]_i_11/O
                         net (fo=1, routed)           0.000     6.682    total[4]_i_11_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  total_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.232    total_reg[4]_i_7_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  total_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.346    total_reg[8]_i_7_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  total_reg[12]_i_7/O[1]
                         net (fo=4, routed)           0.815     8.494    total_reg[12]_i_7_n_6
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.303     8.797 r  total[13]_i_38/O
                         net (fo=1, routed)           0.000     8.797    total[13]_i_38_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.347 f  total_reg[13]_i_14/CO[3]
                         net (fo=14, routed)          1.093    10.441    total_reg[13]_i_14_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I1_O)        0.150    10.591 r  total[12]_i_4/O
                         net (fo=1, routed)           0.979    11.570    total[12]_i_4_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.326    11.896 r  total[12]_i_1/O
                         net (fo=1, routed)           0.000    11.896    total[12]
    SLICE_X56Y9          FDCE                                         r  total_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.451    14.792    clk_IBUF_BUFG
    SLICE_X56Y9          FDCE                                         r  total_reg[12]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y9          FDCE (Setup_fdce_C_D)        0.079    15.096    total_reg[12]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.896    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 2.803ns (41.606%)  route 3.934ns (58.394%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[2]/Q
                         net (fo=20, routed)          0.725     6.334    total_reg_n_0_[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.098 r  total_reg[4]_i_5/O[3]
                         net (fo=4, routed)           0.956     8.054    total_reg[4]_i_5_n_4
    SLICE_X58Y8          LUT4 (Prop_lut4_I2_O)        0.306     8.360 r  total[13]_i_48/O
                         net (fo=1, routed)           0.000     8.360    total[13]_i_48_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.910 r  total_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    total_reg[13]_i_18_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.138 f  total_reg[13]_i_6/CO[2]
                         net (fo=14, routed)          1.221    10.360    total_reg[13]_i_6_n_1
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.313    10.673 r  total[5]_i_2/O
                         net (fo=1, routed)           1.032    11.704    total[5]_i_2_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.828 r  total[5]_i_1/O
                         net (fo=1, routed)           0.000    11.828    total[5]
    SLICE_X59Y5          FDCE                                         r  total_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.518    14.859    clk_IBUF_BUFG
    SLICE_X59Y5          FDCE                                         r  total_reg[5]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X59Y5          FDCE (Setup_fdce_C_D)        0.029    15.113    total_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 total_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.710ns  (logic 1.262ns (18.808%)  route 5.448ns (81.192%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  total_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[13]/Q
                         net (fo=20, routed)          1.602     7.211    total_reg_n_0_[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.335 r  displayVal[15]_i_22/O
                         net (fo=5, routed)           0.846     8.181    displayVal[15]_i_22_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.305 r  displayVal[9]_i_12/O
                         net (fo=2, routed)           0.646     8.951    displayVal[9]_i_12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.075 r  displayVal[9]_i_7/O
                         net (fo=7, routed)           0.761     9.837    displayVal[9]_i_7_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.961 r  displayVal[15]_i_7/O
                         net (fo=10, routed)          1.189    11.149    displayVal[15]_i_7_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.273 r  displayVal[9]_i_2/O
                         net (fo=1, routed)           0.404    11.677    displayVal[9]_i_2_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I0_O)        0.124    11.801 r  displayVal[9]_i_1/O
                         net (fo=1, routed)           0.000    11.801    displayVal[9]
    SLICE_X65Y15         FDCE                                         r  displayVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  displayVal_reg[9]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.031    15.110    displayVal_reg[9]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 2.741ns (41.268%)  route 3.901ns (58.732%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 f  total_reg[2]/Q
                         net (fo=20, routed)          0.948     6.558    total_reg_n_0_[2]
    SLICE_X63Y6          LUT1 (Prop_lut1_I0_O)        0.124     6.682 r  total[4]_i_11/O
                         net (fo=1, routed)           0.000     6.682    total[4]_i_11_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.232 r  total_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.232    total_reg[4]_i_7_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  total_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.346    total_reg[8]_i_7_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.680 r  total_reg[12]_i_7/O[1]
                         net (fo=4, routed)           0.815     8.494    total_reg[12]_i_7_n_6
    SLICE_X62Y8          LUT4 (Prop_lut4_I2_O)        0.303     8.797 r  total[13]_i_38/O
                         net (fo=1, routed)           0.000     8.797    total[13]_i_38_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.347 r  total_reg[13]_i_14/CO[3]
                         net (fo=14, routed)          1.093    10.441    total_reg[13]_i_14_n_0
    SLICE_X61Y7          LUT4 (Prop_lut4_I0_O)        0.124    10.565 r  total[1]_i_4/O
                         net (fo=1, routed)           1.045    11.609    total[1]_i_4_n_0
    SLICE_X56Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.733 r  total[1]_i_1/O
                         net (fo=1, routed)           0.000    11.733    total[1]
    SLICE_X56Y5          FDCE                                         r  total_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453    14.794    clk_IBUF_BUFG
    SLICE_X56Y5          FDCE                                         r  total_reg[1]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y5          FDCE (Setup_fdce_C_D)        0.077    15.096    total_reg[1]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 total_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 1.262ns (18.992%)  route 5.383ns (81.008%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  total_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[13]/Q
                         net (fo=20, routed)          1.448     7.057    total_reg_n_0_[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.181 r  displayVal[9]_i_9/O
                         net (fo=8, routed)           0.871     8.052    displayVal[9]_i_9_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.176 r  displayVal[9]_i_5/O
                         net (fo=9, routed)           0.856     9.032    displayVal[9]_i_5_n_0
    SLICE_X64Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  displayVal[9]_i_4/O
                         net (fo=4, routed)           0.837     9.993    displayVal[9]_i_4_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.117 r  displayVal[9]_i_3/O
                         net (fo=5, routed)           0.827    10.944    displayVal[9]_i_3_n_0
    SLICE_X65Y14         LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  displayVal[10]_i_2/O
                         net (fo=1, routed)           0.544    11.612    displayVal[10]_i_2_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I0_O)        0.124    11.736 r  displayVal[10]_i_1/O
                         net (fo=1, routed)           0.000    11.736    displayVal[10]
    SLICE_X65Y15         FDCE                                         r  displayVal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X65Y15         FDCE                                         r  displayVal_reg[10]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.032    15.111    displayVal_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 total_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.525ns (22.793%)  route 5.166ns (77.207%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  total_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[13]/Q
                         net (fo=20, routed)          1.602     7.211    total_reg_n_0_[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.335 r  displayVal[15]_i_22/O
                         net (fo=5, routed)           0.846     8.181    displayVal[15]_i_22_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I2_O)        0.124     8.305 r  displayVal[9]_i_12/O
                         net (fo=2, routed)           0.646     8.951    displayVal[9]_i_12_n_0
    SLICE_X61Y10         LUT6 (Prop_lut6_I1_O)        0.124     9.075 r  displayVal[9]_i_7/O
                         net (fo=7, routed)           1.066    10.142    displayVal[9]_i_7_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.266 r  displayVal[6]_i_2/O
                         net (fo=3, routed)           0.841    11.107    displayVal[6]_i_2_n_0
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.156    11.263 r  displayVal[7]_i_4/O
                         net (fo=1, routed)           0.164    11.427    displayVal[7]_i_4_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.355    11.782 r  displayVal[7]_i_1/O
                         net (fo=1, routed)           0.000    11.782    displayVal[7]
    SLICE_X64Y15         FDCE                                         r  displayVal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.513    14.854    clk_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  displayVal_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.079    15.158    displayVal_reg[7]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -11.782    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 total_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            total_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 2.803ns (41.997%)  route 3.871ns (58.003%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.570     5.091    clk_IBUF_BUFG
    SLICE_X54Y7          FDCE                                         r  total_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDCE (Prop_fdce_C_Q)         0.518     5.609 r  total_reg[2]/Q
                         net (fo=20, routed)          0.725     6.334    total_reg_n_0_[2]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.098 r  total_reg[4]_i_5/O[3]
                         net (fo=4, routed)           0.956     8.054    total_reg[4]_i_5_n_4
    SLICE_X58Y8          LUT4 (Prop_lut4_I2_O)        0.306     8.360 r  total[13]_i_48/O
                         net (fo=1, routed)           0.000     8.360    total[13]_i_48_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.910 r  total_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.910    total_reg[13]_i_18_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.138 f  total_reg[13]_i_6/CO[2]
                         net (fo=14, routed)          1.149    10.288    total_reg[13]_i_6_n_1
    SLICE_X55Y7          LUT4 (Prop_lut4_I1_O)        0.313    10.601 r  total[7]_i_2/O
                         net (fo=1, routed)           1.041    11.642    total[7]_i_2_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.766 r  total[7]_i_1/O
                         net (fo=1, routed)           0.000    11.766    total[7]
    SLICE_X60Y7          FDCE                                         r  total_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.517    14.858    clk_IBUF_BUFG
    SLICE_X60Y7          FDCE                                         r  total_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X60Y7          FDCE (Setup_fdce_C_D)        0.079    15.162    total_reg[7]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  3.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ledo_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  ledo_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  ledo_reg[13]/Q
                         net (fo=1, routed)           0.114     1.720    lede/ledo_reg[15][10]
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.980    lede/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[13]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.066     1.568    lede/led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kypdd/debouncer3/val1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kypdd/debouncer3/val2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.298%)  route 0.145ns (50.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.584     1.467    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X58Y21         FDRE                                         r  kypdd/debouncer3/val1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  kypdd/debouncer3/val1_reg/Q
                         net (fo=4, routed)           0.145     1.753    kypdd/debouncer3/val1
    SLICE_X62Y21         FDRE                                         r  kypdd/debouncer3/val2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.854     1.981    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  kypdd/debouncer3/val2_reg/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.070     1.573    kypdd/debouncer3/val2_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ledo_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.223%)  route 0.122ns (48.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  ledo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.128     1.593 r  ledo_reg[15]/Q
                         net (fo=1, routed)           0.122     1.715    lede/ledo_reg[15][12]
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.980    lede/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[15]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.019     1.521    lede/led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 kypdd/debouncer3/val2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kypdd/debouncer3/val3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.351%)  route 0.151ns (51.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.585     1.468    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  kypdd/debouncer3/val2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kypdd/debouncer3/val2_reg/Q
                         net (fo=4, routed)           0.151     1.760    kypdd/debouncer3/val2
    SLICE_X62Y22         FDRE                                         r  kypdd/debouncer3/val3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.980    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  kypdd/debouncer3/val3_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.075     1.556    kypdd/debouncer3/val3_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 kypdd/debouncer2/val1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kypdd/debouncer2/val2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.283%)  route 0.177ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.582     1.465    kypdd/debouncer2/clk_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  kypdd/debouncer2/val1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  kypdd/debouncer2/val1_reg/Q
                         net (fo=4, routed)           0.177     1.784    kypdd/debouncer2/val1
    SLICE_X62Y23         FDRE                                         r  kypdd/debouncer2/val2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.851     1.978    kypdd/debouncer2/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  kypdd/debouncer2/val2_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.070     1.570    kypdd/debouncer2/val2_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 btnd/debouncer0/val2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer0/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.562     1.445    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X52Y13         FDRE                                         r  btnd/debouncer0/val2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y13         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  btnd/debouncer0/val2_reg/Q
                         net (fo=4, routed)           0.088     1.681    btnd/debouncer0/val2
    SLICE_X52Y13         LUT6 (Prop_lut6_I3_O)        0.098     1.779 r  btnd/debouncer0/output_i_1/O
                         net (fo=1, routed)           0.000     1.779    btnd/debouncer0/output_i_1_n_0
    SLICE_X52Y13         FDRE                                         r  btnd/debouncer0/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.832     1.959    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X52Y13         FDRE                                         r  btnd/debouncer0/output_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X52Y13         FDRE (Hold_fdre_C_D)         0.120     1.565    btnd/debouncer0/output_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 btnd/debouncer3/val1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559     1.442    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  btnd/debouncer3/val1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  btnd/debouncer3/val1_reg/Q
                         net (fo=4, routed)           0.088     1.678    btnd/debouncer3/val1
    SLICE_X52Y18         LUT6 (Prop_lut6_I1_O)        0.098     1.776 r  btnd/debouncer3/output_i_1__2/O
                         net (fo=1, routed)           0.000     1.776    btnd/debouncer3/output_i_1__2_n_0
    SLICE_X52Y18         FDRE                                         r  btnd/debouncer3/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.828     1.955    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X52Y18         FDRE                                         r  btnd/debouncer3/output_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X52Y18         FDRE (Hold_fdre_C_D)         0.120     1.562    btnd/debouncer3/output_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 btnd/debouncer2/val1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer2/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.590     1.473    btnd/debouncer2/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  btnd/debouncer2/val1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  btnd/debouncer2/val1_reg/Q
                         net (fo=4, routed)           0.088     1.709    btnd/debouncer2/val1
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.098     1.807 r  btnd/debouncer2/output_i_1__1/O
                         net (fo=1, routed)           0.000     1.807    btnd/debouncer2/output_i_1__1_n_0
    SLICE_X60Y14         FDRE                                         r  btnd/debouncer2/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.859     1.986    btnd/debouncer2/clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  btnd/debouncer2/output_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.120     1.593    btnd/debouncer2/output_reg
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 kypdd/debouncer3/val3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kypdd/debouncer3/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.585     1.468    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  kypdd/debouncer3/val3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  kypdd/debouncer3/val3_reg/Q
                         net (fo=3, routed)           0.078     1.674    kypdd/debouncer3/val3
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.099     1.773 r  kypdd/debouncer3/output_i_1__6/O
                         net (fo=1, routed)           0.000     1.773    kypdd/debouncer3/output_i_1__6_n_0
    SLICE_X62Y22         FDRE                                         r  kypdd/debouncer3/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.980    kypdd/debouncer3/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  kypdd/debouncer3/output_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.559    kypdd/debouncer3/output_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ledo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.884%)  route 0.180ns (56.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  ledo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  ledo_reg[12]/Q
                         net (fo=1, routed)           0.180     1.786    lede/ledo_reg[15][9]
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.853     1.980    lede/clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  lede/led_reg[12]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.070     1.572    lede/led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y18   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y15   btnd/debouncer0/counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y10   btnd/debouncer0/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y10   btnd/debouncer0/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11   btnd/debouncer0/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11   btnd/debouncer0/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y11   btnd/debouncer0/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   btnd/debouncer0/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   btnd/debouncer1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   btnd/debouncer1/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   btnd/debouncer1/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   key_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kypdd/debouncer2/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kypdd/debouncer2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kypdd/debouncer2/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y13   btnd/debouncer0/output_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   btnd/debouncer0/val1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y10   btnd/debouncer0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y10   btnd/debouncer0/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   btnd/debouncer0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   btnd/debouncer0/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   btnd/debouncer0/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y11   btnd/debouncer0/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   btnd/debouncer0/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y12   btnd/debouncer0/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y17   btnd/debouncer1/counter_reg[16]/C



