// Seed: 2589583014
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5
);
  wire id_7;
  wor  id_8 = -1'h0;
  assign id_0 = $display(id_2);
  assign id_0 = 1;
  id_9(
      1, 1, 1
  );
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    output uwire id_8,
    output tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12,
    output tri0 id_13
);
  always id_1 <= -1;
  assign id_12 = id_6;
  wire id_15;
  tri1 id_16;
  wire id_17;
  assign id_16 = $realtime;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_2,
      id_0,
      id_11,
      id_7
  );
  assign modCall_1.type_2 = 0;
endmodule
