vhdl xil_defaultlib "../../../bd/design_1/ip/design_1_PipelinedMIPS_export_0_0/sim/design_1_PipelinedMIPS_export_0_0.vhd" 
nosort
