# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name unit_ind \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind \
    op interface \
    ports { unit_ind { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name x_t \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t \
    op interface \
    ports { x_t { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name p_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read \
    op interface \
    ports { p_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name p_read1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1 \
    op interface \
    ports { p_read1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name p_read2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2 \
    op interface \
    ports { p_read2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name p_read3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read3 \
    op interface \
    ports { p_read3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name p_read4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read4 \
    op interface \
    ports { p_read4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name p_read5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read5 \
    op interface \
    ports { p_read5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name p_read6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read6 \
    op interface \
    ports { p_read6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name p_read7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read7 \
    op interface \
    ports { p_read7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name p_read8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read8 \
    op interface \
    ports { p_read8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name p_read9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read9 \
    op interface \
    ports { p_read9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name p_read10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read10 \
    op interface \
    ports { p_read10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name p_read11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read11 \
    op interface \
    ports { p_read11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name p_read12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read12 \
    op interface \
    ports { p_read12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name p_read13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read13 \
    op interface \
    ports { p_read13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name p_read14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read14 \
    op interface \
    ports { p_read14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name p_read15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read15 \
    op interface \
    ports { p_read15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name p_read16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read16 \
    op interface \
    ports { p_read16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name p_read17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read17 \
    op interface \
    ports { p_read17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name p_read18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read18 \
    op interface \
    ports { p_read18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name p_read19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read19 \
    op interface \
    ports { p_read19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name p_read20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read20 \
    op interface \
    ports { p_read20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name p_read21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read21 \
    op interface \
    ports { p_read21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name p_read22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read22 \
    op interface \
    ports { p_read22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name p_read23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read23 \
    op interface \
    ports { p_read23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name p_read24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read24 \
    op interface \
    ports { p_read24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name p_read25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read25 \
    op interface \
    ports { p_read25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name p_read26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read26 \
    op interface \
    ports { p_read26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name p_read27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read27 \
    op interface \
    ports { p_read27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name p_read28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read28 \
    op interface \
    ports { p_read28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name p_read29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read29 \
    op interface \
    ports { p_read29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name p_read30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read30 \
    op interface \
    ports { p_read30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name p_read31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read31 \
    op interface \
    ports { p_read31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name p_read32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read32 \
    op interface \
    ports { p_read32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name p_read33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read33 \
    op interface \
    ports { p_read33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name p_read34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read34 \
    op interface \
    ports { p_read34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name p_read35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read35 \
    op interface \
    ports { p_read35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name p_read36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read36 \
    op interface \
    ports { p_read36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name p_read37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read37 \
    op interface \
    ports { p_read37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name p_read38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read38 \
    op interface \
    ports { p_read38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name p_read39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read39 \
    op interface \
    ports { p_read39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name p_read40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read40 \
    op interface \
    ports { p_read40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name p_read41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read41 \
    op interface \
    ports { p_read41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name p_read42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read42 \
    op interface \
    ports { p_read42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name p_read43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read43 \
    op interface \
    ports { p_read43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name p_read44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read44 \
    op interface \
    ports { p_read44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name p_read45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read45 \
    op interface \
    ports { p_read45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name p_read46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read46 \
    op interface \
    ports { p_read46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name p_read47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read47 \
    op interface \
    ports { p_read47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name p_read48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read48 \
    op interface \
    ports { p_read48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name p_read49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read49 \
    op interface \
    ports { p_read49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name p_read50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read50 \
    op interface \
    ports { p_read50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name p_read51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read51 \
    op interface \
    ports { p_read51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name p_read52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read52 \
    op interface \
    ports { p_read52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name p_read53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read53 \
    op interface \
    ports { p_read53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name p_read54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read54 \
    op interface \
    ports { p_read54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name p_read55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read55 \
    op interface \
    ports { p_read55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name p_read56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read56 \
    op interface \
    ports { p_read56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name p_read57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read57 \
    op interface \
    ports { p_read57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name p_read58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read58 \
    op interface \
    ports { p_read58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name p_read59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read59 \
    op interface \
    ports { p_read59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name p_read60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read60 \
    op interface \
    ports { p_read60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name p_read61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read61 \
    op interface \
    ports { p_read61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name p_read62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read62 \
    op interface \
    ports { p_read62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name p_read63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read63 \
    op interface \
    ports { p_read63 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name c_tp \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_c_tp \
    op interface \
    ports { c_tp { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name unit_ind_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out \
    op interface \
    ports { unit_ind_out_din { O 6 vector } unit_ind_out_full_n { I 1 bit } unit_ind_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name unit_ind_out1 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out1 \
    op interface \
    ports { unit_ind_out1_din { O 6 vector } unit_ind_out1_full_n { I 1 bit } unit_ind_out1_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name unit_ind_out2 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out2 \
    op interface \
    ports { unit_ind_out2_din { O 6 vector } unit_ind_out2_full_n { I 1 bit } unit_ind_out2_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name unit_ind_out3 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out3 \
    op interface \
    ports { unit_ind_out3_din { O 6 vector } unit_ind_out3_full_n { I 1 bit } unit_ind_out3_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name unit_ind_out4 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_unit_ind_out4 \
    op interface \
    ports { unit_ind_out4_din { O 6 vector } unit_ind_out4_full_n { I 1 bit } unit_ind_out4_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name x_t_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out \
    op interface \
    ports { x_t_out_din { O 32 vector } x_t_out_full_n { I 1 bit } x_t_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name x_t_out5 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out5 \
    op interface \
    ports { x_t_out5_din { O 32 vector } x_t_out5_full_n { I 1 bit } x_t_out5_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name x_t_out6 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out6 \
    op interface \
    ports { x_t_out6_din { O 32 vector } x_t_out6_full_n { I 1 bit } x_t_out6_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name x_t_out7 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_x_t_out7 \
    op interface \
    ports { x_t_out7_din { O 32 vector } x_t_out7_full_n { I 1 bit } x_t_out7_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name h_tps_0_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_0_out \
    op interface \
    ports { h_tps_0_out_din { O 32 vector } h_tps_0_out_full_n { I 1 bit } h_tps_0_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name h_tps_0_out8 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_0_out8 \
    op interface \
    ports { h_tps_0_out8_din { O 32 vector } h_tps_0_out8_full_n { I 1 bit } h_tps_0_out8_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name h_tps_1_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_1_out \
    op interface \
    ports { h_tps_1_out_din { O 32 vector } h_tps_1_out_full_n { I 1 bit } h_tps_1_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name h_tps_1_out9 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_1_out9 \
    op interface \
    ports { h_tps_1_out9_din { O 32 vector } h_tps_1_out9_full_n { I 1 bit } h_tps_1_out9_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name h_tps_2_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_2_out \
    op interface \
    ports { h_tps_2_out_din { O 32 vector } h_tps_2_out_full_n { I 1 bit } h_tps_2_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name h_tps_2_out10 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_2_out10 \
    op interface \
    ports { h_tps_2_out10_din { O 32 vector } h_tps_2_out10_full_n { I 1 bit } h_tps_2_out10_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name h_tps_3_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_3_out \
    op interface \
    ports { h_tps_3_out_din { O 32 vector } h_tps_3_out_full_n { I 1 bit } h_tps_3_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name h_tps_3_out11 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_3_out11 \
    op interface \
    ports { h_tps_3_out11_din { O 32 vector } h_tps_3_out11_full_n { I 1 bit } h_tps_3_out11_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name h_tps_4_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_4_out \
    op interface \
    ports { h_tps_4_out_din { O 32 vector } h_tps_4_out_full_n { I 1 bit } h_tps_4_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name h_tps_4_out12 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_4_out12 \
    op interface \
    ports { h_tps_4_out12_din { O 32 vector } h_tps_4_out12_full_n { I 1 bit } h_tps_4_out12_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name h_tps_5_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_5_out \
    op interface \
    ports { h_tps_5_out_din { O 32 vector } h_tps_5_out_full_n { I 1 bit } h_tps_5_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name h_tps_5_out13 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_5_out13 \
    op interface \
    ports { h_tps_5_out13_din { O 32 vector } h_tps_5_out13_full_n { I 1 bit } h_tps_5_out13_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name h_tps_6_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_6_out \
    op interface \
    ports { h_tps_6_out_din { O 32 vector } h_tps_6_out_full_n { I 1 bit } h_tps_6_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name h_tps_6_out14 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_6_out14 \
    op interface \
    ports { h_tps_6_out14_din { O 32 vector } h_tps_6_out14_full_n { I 1 bit } h_tps_6_out14_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name h_tps_7_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_7_out \
    op interface \
    ports { h_tps_7_out_din { O 32 vector } h_tps_7_out_full_n { I 1 bit } h_tps_7_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name h_tps_7_out15 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_7_out15 \
    op interface \
    ports { h_tps_7_out15_din { O 32 vector } h_tps_7_out15_full_n { I 1 bit } h_tps_7_out15_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name h_tps_8_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_8_out \
    op interface \
    ports { h_tps_8_out_din { O 32 vector } h_tps_8_out_full_n { I 1 bit } h_tps_8_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name h_tps_8_out16 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_8_out16 \
    op interface \
    ports { h_tps_8_out16_din { O 32 vector } h_tps_8_out16_full_n { I 1 bit } h_tps_8_out16_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name h_tps_9_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_9_out \
    op interface \
    ports { h_tps_9_out_din { O 32 vector } h_tps_9_out_full_n { I 1 bit } h_tps_9_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name h_tps_9_out17 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_9_out17 \
    op interface \
    ports { h_tps_9_out17_din { O 32 vector } h_tps_9_out17_full_n { I 1 bit } h_tps_9_out17_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name h_tps_10_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_10_out \
    op interface \
    ports { h_tps_10_out_din { O 32 vector } h_tps_10_out_full_n { I 1 bit } h_tps_10_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name h_tps_10_out18 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_10_out18 \
    op interface \
    ports { h_tps_10_out18_din { O 32 vector } h_tps_10_out18_full_n { I 1 bit } h_tps_10_out18_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name h_tps_11_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_11_out \
    op interface \
    ports { h_tps_11_out_din { O 32 vector } h_tps_11_out_full_n { I 1 bit } h_tps_11_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name h_tps_11_out19 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_11_out19 \
    op interface \
    ports { h_tps_11_out19_din { O 32 vector } h_tps_11_out19_full_n { I 1 bit } h_tps_11_out19_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name h_tps_12_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_12_out \
    op interface \
    ports { h_tps_12_out_din { O 32 vector } h_tps_12_out_full_n { I 1 bit } h_tps_12_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name h_tps_12_out20 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_12_out20 \
    op interface \
    ports { h_tps_12_out20_din { O 32 vector } h_tps_12_out20_full_n { I 1 bit } h_tps_12_out20_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name h_tps_13_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_13_out \
    op interface \
    ports { h_tps_13_out_din { O 32 vector } h_tps_13_out_full_n { I 1 bit } h_tps_13_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name h_tps_13_out21 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_13_out21 \
    op interface \
    ports { h_tps_13_out21_din { O 32 vector } h_tps_13_out21_full_n { I 1 bit } h_tps_13_out21_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name h_tps_14_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_14_out \
    op interface \
    ports { h_tps_14_out_din { O 32 vector } h_tps_14_out_full_n { I 1 bit } h_tps_14_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name h_tps_14_out22 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_14_out22 \
    op interface \
    ports { h_tps_14_out22_din { O 32 vector } h_tps_14_out22_full_n { I 1 bit } h_tps_14_out22_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name h_tps_15_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_15_out \
    op interface \
    ports { h_tps_15_out_din { O 32 vector } h_tps_15_out_full_n { I 1 bit } h_tps_15_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name h_tps_15_out23 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_15_out23 \
    op interface \
    ports { h_tps_15_out23_din { O 32 vector } h_tps_15_out23_full_n { I 1 bit } h_tps_15_out23_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name h_tps_16_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_16_out \
    op interface \
    ports { h_tps_16_out_din { O 32 vector } h_tps_16_out_full_n { I 1 bit } h_tps_16_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name h_tps_16_out24 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_16_out24 \
    op interface \
    ports { h_tps_16_out24_din { O 32 vector } h_tps_16_out24_full_n { I 1 bit } h_tps_16_out24_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name h_tps_17_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_17_out \
    op interface \
    ports { h_tps_17_out_din { O 32 vector } h_tps_17_out_full_n { I 1 bit } h_tps_17_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name h_tps_17_out25 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_17_out25 \
    op interface \
    ports { h_tps_17_out25_din { O 32 vector } h_tps_17_out25_full_n { I 1 bit } h_tps_17_out25_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name h_tps_18_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_18_out \
    op interface \
    ports { h_tps_18_out_din { O 32 vector } h_tps_18_out_full_n { I 1 bit } h_tps_18_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name h_tps_18_out26 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_18_out26 \
    op interface \
    ports { h_tps_18_out26_din { O 32 vector } h_tps_18_out26_full_n { I 1 bit } h_tps_18_out26_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name h_tps_19_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_19_out \
    op interface \
    ports { h_tps_19_out_din { O 32 vector } h_tps_19_out_full_n { I 1 bit } h_tps_19_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name h_tps_19_out27 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_19_out27 \
    op interface \
    ports { h_tps_19_out27_din { O 32 vector } h_tps_19_out27_full_n { I 1 bit } h_tps_19_out27_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name h_tps_20_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_20_out \
    op interface \
    ports { h_tps_20_out_din { O 32 vector } h_tps_20_out_full_n { I 1 bit } h_tps_20_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name h_tps_20_out28 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_20_out28 \
    op interface \
    ports { h_tps_20_out28_din { O 32 vector } h_tps_20_out28_full_n { I 1 bit } h_tps_20_out28_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name h_tps_21_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_21_out \
    op interface \
    ports { h_tps_21_out_din { O 32 vector } h_tps_21_out_full_n { I 1 bit } h_tps_21_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name h_tps_21_out29 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_21_out29 \
    op interface \
    ports { h_tps_21_out29_din { O 32 vector } h_tps_21_out29_full_n { I 1 bit } h_tps_21_out29_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name h_tps_22_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_22_out \
    op interface \
    ports { h_tps_22_out_din { O 32 vector } h_tps_22_out_full_n { I 1 bit } h_tps_22_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name h_tps_22_out30 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_22_out30 \
    op interface \
    ports { h_tps_22_out30_din { O 32 vector } h_tps_22_out30_full_n { I 1 bit } h_tps_22_out30_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name h_tps_23_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_23_out \
    op interface \
    ports { h_tps_23_out_din { O 32 vector } h_tps_23_out_full_n { I 1 bit } h_tps_23_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name h_tps_23_out31 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_23_out31 \
    op interface \
    ports { h_tps_23_out31_din { O 32 vector } h_tps_23_out31_full_n { I 1 bit } h_tps_23_out31_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name h_tps_24_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_24_out \
    op interface \
    ports { h_tps_24_out_din { O 32 vector } h_tps_24_out_full_n { I 1 bit } h_tps_24_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name h_tps_24_out32 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_24_out32 \
    op interface \
    ports { h_tps_24_out32_din { O 32 vector } h_tps_24_out32_full_n { I 1 bit } h_tps_24_out32_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name h_tps_25_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_25_out \
    op interface \
    ports { h_tps_25_out_din { O 32 vector } h_tps_25_out_full_n { I 1 bit } h_tps_25_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name h_tps_25_out33 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_25_out33 \
    op interface \
    ports { h_tps_25_out33_din { O 32 vector } h_tps_25_out33_full_n { I 1 bit } h_tps_25_out33_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name h_tps_26_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_26_out \
    op interface \
    ports { h_tps_26_out_din { O 32 vector } h_tps_26_out_full_n { I 1 bit } h_tps_26_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name h_tps_26_out34 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_26_out34 \
    op interface \
    ports { h_tps_26_out34_din { O 32 vector } h_tps_26_out34_full_n { I 1 bit } h_tps_26_out34_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name h_tps_27_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_27_out \
    op interface \
    ports { h_tps_27_out_din { O 32 vector } h_tps_27_out_full_n { I 1 bit } h_tps_27_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name h_tps_27_out35 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_27_out35 \
    op interface \
    ports { h_tps_27_out35_din { O 32 vector } h_tps_27_out35_full_n { I 1 bit } h_tps_27_out35_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name h_tps_28_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_28_out \
    op interface \
    ports { h_tps_28_out_din { O 32 vector } h_tps_28_out_full_n { I 1 bit } h_tps_28_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name h_tps_28_out36 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_28_out36 \
    op interface \
    ports { h_tps_28_out36_din { O 32 vector } h_tps_28_out36_full_n { I 1 bit } h_tps_28_out36_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name h_tps_29_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_29_out \
    op interface \
    ports { h_tps_29_out_din { O 32 vector } h_tps_29_out_full_n { I 1 bit } h_tps_29_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name h_tps_29_out37 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_29_out37 \
    op interface \
    ports { h_tps_29_out37_din { O 32 vector } h_tps_29_out37_full_n { I 1 bit } h_tps_29_out37_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name h_tps_30_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_30_out \
    op interface \
    ports { h_tps_30_out_din { O 32 vector } h_tps_30_out_full_n { I 1 bit } h_tps_30_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name h_tps_30_out38 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_30_out38 \
    op interface \
    ports { h_tps_30_out38_din { O 32 vector } h_tps_30_out38_full_n { I 1 bit } h_tps_30_out38_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name h_tps_31_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_31_out \
    op interface \
    ports { h_tps_31_out_din { O 32 vector } h_tps_31_out_full_n { I 1 bit } h_tps_31_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name h_tps_31_out39 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_31_out39 \
    op interface \
    ports { h_tps_31_out39_din { O 32 vector } h_tps_31_out39_full_n { I 1 bit } h_tps_31_out39_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name h_tps_32_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_32_out \
    op interface \
    ports { h_tps_32_out_din { O 32 vector } h_tps_32_out_full_n { I 1 bit } h_tps_32_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name h_tps_32_out40 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_32_out40 \
    op interface \
    ports { h_tps_32_out40_din { O 32 vector } h_tps_32_out40_full_n { I 1 bit } h_tps_32_out40_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name h_tps_33_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_33_out \
    op interface \
    ports { h_tps_33_out_din { O 32 vector } h_tps_33_out_full_n { I 1 bit } h_tps_33_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name h_tps_33_out41 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_33_out41 \
    op interface \
    ports { h_tps_33_out41_din { O 32 vector } h_tps_33_out41_full_n { I 1 bit } h_tps_33_out41_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name h_tps_34_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_34_out \
    op interface \
    ports { h_tps_34_out_din { O 32 vector } h_tps_34_out_full_n { I 1 bit } h_tps_34_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name h_tps_34_out42 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_34_out42 \
    op interface \
    ports { h_tps_34_out42_din { O 32 vector } h_tps_34_out42_full_n { I 1 bit } h_tps_34_out42_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name h_tps_35_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_35_out \
    op interface \
    ports { h_tps_35_out_din { O 32 vector } h_tps_35_out_full_n { I 1 bit } h_tps_35_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name h_tps_35_out43 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_35_out43 \
    op interface \
    ports { h_tps_35_out43_din { O 32 vector } h_tps_35_out43_full_n { I 1 bit } h_tps_35_out43_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name h_tps_36_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_36_out \
    op interface \
    ports { h_tps_36_out_din { O 32 vector } h_tps_36_out_full_n { I 1 bit } h_tps_36_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name h_tps_36_out44 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_36_out44 \
    op interface \
    ports { h_tps_36_out44_din { O 32 vector } h_tps_36_out44_full_n { I 1 bit } h_tps_36_out44_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name h_tps_37_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_37_out \
    op interface \
    ports { h_tps_37_out_din { O 32 vector } h_tps_37_out_full_n { I 1 bit } h_tps_37_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name h_tps_37_out45 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_37_out45 \
    op interface \
    ports { h_tps_37_out45_din { O 32 vector } h_tps_37_out45_full_n { I 1 bit } h_tps_37_out45_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name h_tps_38_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_38_out \
    op interface \
    ports { h_tps_38_out_din { O 32 vector } h_tps_38_out_full_n { I 1 bit } h_tps_38_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name h_tps_38_out46 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_38_out46 \
    op interface \
    ports { h_tps_38_out46_din { O 32 vector } h_tps_38_out46_full_n { I 1 bit } h_tps_38_out46_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name h_tps_39_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_39_out \
    op interface \
    ports { h_tps_39_out_din { O 32 vector } h_tps_39_out_full_n { I 1 bit } h_tps_39_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name h_tps_39_out47 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_39_out47 \
    op interface \
    ports { h_tps_39_out47_din { O 32 vector } h_tps_39_out47_full_n { I 1 bit } h_tps_39_out47_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name h_tps_40_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_40_out \
    op interface \
    ports { h_tps_40_out_din { O 32 vector } h_tps_40_out_full_n { I 1 bit } h_tps_40_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name h_tps_40_out48 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_40_out48 \
    op interface \
    ports { h_tps_40_out48_din { O 32 vector } h_tps_40_out48_full_n { I 1 bit } h_tps_40_out48_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name h_tps_41_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_41_out \
    op interface \
    ports { h_tps_41_out_din { O 32 vector } h_tps_41_out_full_n { I 1 bit } h_tps_41_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name h_tps_41_out49 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_41_out49 \
    op interface \
    ports { h_tps_41_out49_din { O 32 vector } h_tps_41_out49_full_n { I 1 bit } h_tps_41_out49_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name h_tps_42_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_42_out \
    op interface \
    ports { h_tps_42_out_din { O 32 vector } h_tps_42_out_full_n { I 1 bit } h_tps_42_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name h_tps_42_out50 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_42_out50 \
    op interface \
    ports { h_tps_42_out50_din { O 32 vector } h_tps_42_out50_full_n { I 1 bit } h_tps_42_out50_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name h_tps_43_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_43_out \
    op interface \
    ports { h_tps_43_out_din { O 32 vector } h_tps_43_out_full_n { I 1 bit } h_tps_43_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name h_tps_43_out51 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_43_out51 \
    op interface \
    ports { h_tps_43_out51_din { O 32 vector } h_tps_43_out51_full_n { I 1 bit } h_tps_43_out51_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name h_tps_44_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_44_out \
    op interface \
    ports { h_tps_44_out_din { O 32 vector } h_tps_44_out_full_n { I 1 bit } h_tps_44_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name h_tps_44_out52 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_44_out52 \
    op interface \
    ports { h_tps_44_out52_din { O 32 vector } h_tps_44_out52_full_n { I 1 bit } h_tps_44_out52_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name h_tps_45_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_45_out \
    op interface \
    ports { h_tps_45_out_din { O 32 vector } h_tps_45_out_full_n { I 1 bit } h_tps_45_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name h_tps_45_out53 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_45_out53 \
    op interface \
    ports { h_tps_45_out53_din { O 32 vector } h_tps_45_out53_full_n { I 1 bit } h_tps_45_out53_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name h_tps_46_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_46_out \
    op interface \
    ports { h_tps_46_out_din { O 32 vector } h_tps_46_out_full_n { I 1 bit } h_tps_46_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name h_tps_46_out54 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_46_out54 \
    op interface \
    ports { h_tps_46_out54_din { O 32 vector } h_tps_46_out54_full_n { I 1 bit } h_tps_46_out54_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name h_tps_47_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_47_out \
    op interface \
    ports { h_tps_47_out_din { O 32 vector } h_tps_47_out_full_n { I 1 bit } h_tps_47_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name h_tps_47_out55 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_47_out55 \
    op interface \
    ports { h_tps_47_out55_din { O 32 vector } h_tps_47_out55_full_n { I 1 bit } h_tps_47_out55_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name h_tps_48_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_48_out \
    op interface \
    ports { h_tps_48_out_din { O 32 vector } h_tps_48_out_full_n { I 1 bit } h_tps_48_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name h_tps_48_out56 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_48_out56 \
    op interface \
    ports { h_tps_48_out56_din { O 32 vector } h_tps_48_out56_full_n { I 1 bit } h_tps_48_out56_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name h_tps_49_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_49_out \
    op interface \
    ports { h_tps_49_out_din { O 32 vector } h_tps_49_out_full_n { I 1 bit } h_tps_49_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name h_tps_49_out57 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_49_out57 \
    op interface \
    ports { h_tps_49_out57_din { O 32 vector } h_tps_49_out57_full_n { I 1 bit } h_tps_49_out57_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name h_tps_50_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_50_out \
    op interface \
    ports { h_tps_50_out_din { O 32 vector } h_tps_50_out_full_n { I 1 bit } h_tps_50_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name h_tps_50_out58 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_50_out58 \
    op interface \
    ports { h_tps_50_out58_din { O 32 vector } h_tps_50_out58_full_n { I 1 bit } h_tps_50_out58_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name h_tps_51_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_51_out \
    op interface \
    ports { h_tps_51_out_din { O 32 vector } h_tps_51_out_full_n { I 1 bit } h_tps_51_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name h_tps_51_out59 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_51_out59 \
    op interface \
    ports { h_tps_51_out59_din { O 32 vector } h_tps_51_out59_full_n { I 1 bit } h_tps_51_out59_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name h_tps_52_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_52_out \
    op interface \
    ports { h_tps_52_out_din { O 32 vector } h_tps_52_out_full_n { I 1 bit } h_tps_52_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name h_tps_52_out60 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_52_out60 \
    op interface \
    ports { h_tps_52_out60_din { O 32 vector } h_tps_52_out60_full_n { I 1 bit } h_tps_52_out60_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name h_tps_53_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_53_out \
    op interface \
    ports { h_tps_53_out_din { O 32 vector } h_tps_53_out_full_n { I 1 bit } h_tps_53_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name h_tps_53_out61 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_53_out61 \
    op interface \
    ports { h_tps_53_out61_din { O 32 vector } h_tps_53_out61_full_n { I 1 bit } h_tps_53_out61_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name h_tps_54_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_54_out \
    op interface \
    ports { h_tps_54_out_din { O 32 vector } h_tps_54_out_full_n { I 1 bit } h_tps_54_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name h_tps_54_out62 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_54_out62 \
    op interface \
    ports { h_tps_54_out62_din { O 32 vector } h_tps_54_out62_full_n { I 1 bit } h_tps_54_out62_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name h_tps_55_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_55_out \
    op interface \
    ports { h_tps_55_out_din { O 32 vector } h_tps_55_out_full_n { I 1 bit } h_tps_55_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name h_tps_55_out63 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_55_out63 \
    op interface \
    ports { h_tps_55_out63_din { O 32 vector } h_tps_55_out63_full_n { I 1 bit } h_tps_55_out63_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name h_tps_56_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_56_out \
    op interface \
    ports { h_tps_56_out_din { O 32 vector } h_tps_56_out_full_n { I 1 bit } h_tps_56_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name h_tps_56_out64 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_56_out64 \
    op interface \
    ports { h_tps_56_out64_din { O 32 vector } h_tps_56_out64_full_n { I 1 bit } h_tps_56_out64_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name h_tps_57_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_57_out \
    op interface \
    ports { h_tps_57_out_din { O 32 vector } h_tps_57_out_full_n { I 1 bit } h_tps_57_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name h_tps_57_out65 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_57_out65 \
    op interface \
    ports { h_tps_57_out65_din { O 32 vector } h_tps_57_out65_full_n { I 1 bit } h_tps_57_out65_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name h_tps_58_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_58_out \
    op interface \
    ports { h_tps_58_out_din { O 32 vector } h_tps_58_out_full_n { I 1 bit } h_tps_58_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name h_tps_58_out66 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_58_out66 \
    op interface \
    ports { h_tps_58_out66_din { O 32 vector } h_tps_58_out66_full_n { I 1 bit } h_tps_58_out66_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name h_tps_59_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_59_out \
    op interface \
    ports { h_tps_59_out_din { O 32 vector } h_tps_59_out_full_n { I 1 bit } h_tps_59_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name h_tps_59_out67 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_59_out67 \
    op interface \
    ports { h_tps_59_out67_din { O 32 vector } h_tps_59_out67_full_n { I 1 bit } h_tps_59_out67_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name h_tps_60_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_60_out \
    op interface \
    ports { h_tps_60_out_din { O 32 vector } h_tps_60_out_full_n { I 1 bit } h_tps_60_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name h_tps_60_out68 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_60_out68 \
    op interface \
    ports { h_tps_60_out68_din { O 32 vector } h_tps_60_out68_full_n { I 1 bit } h_tps_60_out68_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name h_tps_61_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_61_out \
    op interface \
    ports { h_tps_61_out_din { O 32 vector } h_tps_61_out_full_n { I 1 bit } h_tps_61_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name h_tps_61_out69 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_61_out69 \
    op interface \
    ports { h_tps_61_out69_din { O 32 vector } h_tps_61_out69_full_n { I 1 bit } h_tps_61_out69_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name h_tps_62_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_62_out \
    op interface \
    ports { h_tps_62_out_din { O 32 vector } h_tps_62_out_full_n { I 1 bit } h_tps_62_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name h_tps_62_out70 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_62_out70 \
    op interface \
    ports { h_tps_62_out70_din { O 32 vector } h_tps_62_out70_full_n { I 1 bit } h_tps_62_out70_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name h_tps_63_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_63_out \
    op interface \
    ports { h_tps_63_out_din { O 32 vector } h_tps_63_out_full_n { I 1 bit } h_tps_63_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name h_tps_63_out71 \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_h_tps_63_out71 \
    op interface \
    ports { h_tps_63_out71_din { O 32 vector } h_tps_63_out71_full_n { I 1 bit } h_tps_63_out71_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name c_tp_out \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_c_tp_out \
    op interface \
    ports { c_tp_out_din { O 32 vector } c_tp_out_full_n { I 1 bit } c_tp_out_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


