
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003620                       # Number of seconds simulated
sim_ticks                                  3619779759                       # Number of ticks simulated
final_tick                               533229298695                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161037                       # Simulator instruction rate (inst/s)
host_op_rate                                   203945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287860                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891748                       # Number of bytes of host memory used
host_seconds                                 12574.80                       # Real time elapsed on the host
sim_insts                                  2025012100                       # Number of instructions simulated
sim_ops                                    2564570457                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       246272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       249728                       # Number of bytes read from this memory
system.physmem.bytes_read::total               507136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6016                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       123520                       # Number of bytes written to this memory
system.physmem.bytes_written::total            123520                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           47                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1951                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3962                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             965                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  965                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1661980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68035078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1414451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68989833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140101341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1661980                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1414451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3076430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34123623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34123623                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34123623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1661980                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68035078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1414451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68989833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              174224964                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8680528                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086931                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206878                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1286891                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195397                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300529                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8911                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3324732                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16801058                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086931                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495926                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3595532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039775                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        760191                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1635868                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91979                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8510032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.420841                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.316171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4914500     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354387      4.16%     61.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335341      3.94%     65.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315440      3.71%     69.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260826      3.06%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187825      2.21%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137803      1.62%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          210478      2.47%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793432     21.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8510032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355616                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.935488                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3481631                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       726183                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435141                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41462                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825608                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496219                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3967                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19954853                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10806                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825608                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662598                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         360530                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        83900                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3288846                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288544                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19366158                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155181                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26845926                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90211880                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90211880                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788545                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10057319                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3681                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1988                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           704552                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1899393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1020788                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23639                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443447                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18047906                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3619                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14616684                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23125                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5716814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17447531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8510032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717583                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3022651     35.52%     35.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1708091     20.07%     55.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1367909     16.07%     71.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819689      9.63%     81.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       831019      9.77%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380007      4.47%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244296      2.87%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67139      0.79%     99.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69231      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8510032                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63540     58.32%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20915     19.20%     77.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24488     22.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12012658     82.18%     82.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200154      1.37%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1552320     10.62%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849961      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14616684                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.683847                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108943                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007453                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37875466                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23768595                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14241760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14725627                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46599                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       664191                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          451                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237083                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           73                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825608                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         270164                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14097                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051527                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        79694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1899393                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1020788                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1969                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9546                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1492                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123040                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238814                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14373042                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1472144                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243640                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308341                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019831                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836197                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.655780                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14252677                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14241760                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200443                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24877336                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640656                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369832                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812429                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206069                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7684424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.592839                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.112836                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3094762     40.27%     40.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047893     26.65%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849934     11.06%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432023      5.62%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449088      5.84%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228445      2.97%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155416      2.02%     94.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89753      1.17%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337110      4.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7684424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018907                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235202                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758291                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009303                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337110                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25399472                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36931154                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.868053                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.868053                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152004                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152004                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64979809                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19478449                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18745518                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus1.numCycles                 8680528                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3138833                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2547269                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214066                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1311232                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1234175                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334292                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9297                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3287900                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17291227                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3138833                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1568467                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3651044                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125744                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        613127                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1619167                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        99781                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8458658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323083                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4807614     56.84%     56.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          228830      2.71%     59.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          259802      3.07%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          473991      5.60%     68.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          215000      2.54%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          327700      3.87%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180325      2.13%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          152842      1.81%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1812554     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8458658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361595                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991956                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3469005                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       565413                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3484416                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35362                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904458                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533353                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2127                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20588679                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4823                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904458                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3658911                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         141477                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       165196                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3325538                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       263074                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19776523                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3707                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141030                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        77229                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          767                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27686428                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92126085                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92126085                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17018669                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10667746                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4334                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2684                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677844                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1849302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       944167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14528                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       301367                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18579283                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14956767                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29922                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6278328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18802964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          929                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8458658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.768220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922195                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2983417     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1786265     21.12%     56.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1217383     14.39%     70.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       844334      9.98%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       707304      8.36%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381306      4.51%     93.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377690      4.47%     98.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        86824      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74135      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8458658                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108523     76.52%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15246     10.75%     87.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18051     12.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12463666     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211357      1.41%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1495234     10.00%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       784866      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14956767                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.723025                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141823                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009482                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38543937                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24862151                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14521721                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15098590                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29858                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723443                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          221                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238771                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904458                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56606                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18583653                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66080                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1849302                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       944167                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249375                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14672317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1393678                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284450                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2148064                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2078395                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            754386                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690256                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14533377                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14521721                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9502505                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26655148                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.672908                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356498                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9979226                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12257309                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6326413                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3438                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216916                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7554200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622582                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3004151     39.77%     39.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2047481     27.10%     66.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       840646     11.13%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       418159      5.54%     83.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427509      5.66%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167757      2.22%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184171      2.44%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94396      1.25%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       369930      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7554200                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9979226                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12257309                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1831255                       # Number of memory references committed
system.switch_cpus1.commit.loads              1125859                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1762875                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11041856                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249234                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       369930                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25767654                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38072724                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 221870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9979226                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12257309                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9979226                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.869860                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.869860                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.149610                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.149610                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65968088                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20066896                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19048999                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3432                       # number of misc regfile writes
system.l20.replacements                          1971                       # number of replacements
system.l20.tagsinuse                      8190.050977                       # Cycle average of tags in use
system.l20.total_refs                          656379                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10159                       # Sample count of references to valid blocks.
system.l20.avg_refs                         64.610592                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           25.274482                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    44.976233                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   982.668363                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7137.131899                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003085                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005490                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.119955                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.871232                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999762                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8870                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8871                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1994                       # number of Writeback hits
system.l20.Writeback_hits::total                 1994                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          103                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  103                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         8973                       # number of demand (read+write) hits
system.l20.demand_hits::total                    8974                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         8973                       # number of overall hits
system.l20.overall_hits::total                   8974                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1924                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1971                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1924                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1971                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1924                       # number of overall misses
system.l20.overall_misses::total                 1971                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4941527                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    178995518                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      183937045                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4941527                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    178995518                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       183937045                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4941527                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    178995518                       # number of overall miss cycles
system.l20.overall_miss_latency::total      183937045                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10794                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10842                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1994                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1994                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          103                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              103                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10897                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10897                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.178247                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.181793                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176562                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.180082                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.979167                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176562                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.180082                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 105138.872340                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93033.013514                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93321.686961                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 105138.872340                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93033.013514                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93321.686961                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 105138.872340                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93033.013514                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93321.686961                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 528                       # number of writebacks
system.l20.writebacks::total                      528                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1924                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1971                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1924                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1971                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1924                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1971                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4593195                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    164707661                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    169300856                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4593195                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    164707661                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    169300856                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4593195                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    164707661                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    169300856                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.178247                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.181793                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176562                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.180082                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.979167                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176562                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.180082                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97727.553191                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85606.892412                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85895.918823                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 97727.553191                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85606.892412                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85895.918823                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 97727.553191                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85606.892412                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85895.918823                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1990                       # number of replacements
system.l21.tagsinuse                      8188.921295                       # Cycle average of tags in use
system.l21.total_refs                          738371                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10180                       # Sample count of references to valid blocks.
system.l21.avg_refs                         72.531532                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          208.702201                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.584475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   963.863059                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6979.771560                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025476                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004466                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.117659                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.852023                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999624                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5767                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5771                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2172                       # number of Writeback hits
system.l21.Writeback_hits::total                 2172                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          110                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  110                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5877                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5881                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5877                       # number of overall hits
system.l21.overall_hits::total                   5881                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1951                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1991                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1951                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1991                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1951                       # number of overall misses
system.l21.overall_misses::total                 1991                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4266699                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    175083821                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      179350520                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4266699                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    175083821                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       179350520                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4266699                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    175083821                       # number of overall miss cycles
system.l21.overall_miss_latency::total      179350520                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7718                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7762                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2172                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2172                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          110                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              110                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7828                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7872                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7828                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7872                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.252786                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.256506                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.249234                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.252922                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.249234                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.252922                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 106667.475000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 89740.554075                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90080.622803                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 106667.475000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 89740.554075                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90080.622803                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 106667.475000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 89740.554075                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90080.622803                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 437                       # number of writebacks
system.l21.writebacks::total                      437                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1951                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1991                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1951                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1991                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1951                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1991                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3957954                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    159911784                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    163869738                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3957954                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    159911784                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    163869738                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3957954                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    159911784                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    163869738                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252786                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.256506                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.249234                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.252922                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.249234                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.252922                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 98948.850000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81964.010251                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82305.242592                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 98948.850000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 81964.010251                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82305.242592                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 98948.850000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 81964.010251                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82305.242592                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               584.160227                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645481                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   589                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1700586.555178                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.946080                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.214147                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.073632                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862523                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.936154                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1635804                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1635804                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1635804                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1635804                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1635804                       # number of overall hits
system.cpu0.icache.overall_hits::total        1635804                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6577069                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6577069                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6577069                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6577069                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6577069                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6577069                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1635868                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1635868                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1635868                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1635868                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1635868                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1635868                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 102766.703125                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 102766.703125                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 102766.703125                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 102766.703125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 102766.703125                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 102766.703125                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5201474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5201474                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5201474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5201474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5201474                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5201474                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 108364.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 108364.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 108364.041667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 108364.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 108364.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 108364.041667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10897                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174237125                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11153                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15622.444634                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.578116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.421884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134836                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779881                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779881                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1816                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1816                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1914717                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1914717                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1914717                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1914717                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37172                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37172                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          369                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          369                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37541                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37541                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37541                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37541                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1379778094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1379778094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12711392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12711392                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1392489486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1392489486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1392489486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1392489486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1172008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1172008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1952258                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1952258                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1952258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1952258                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031717                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031717                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000473                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000473                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019230                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019230                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019230                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019230                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37118.747821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37118.747821                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34448.216802                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34448.216802                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37092.498495                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37092.498495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37092.498495                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37092.498495                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1994                       # number of writebacks
system.cpu0.dcache.writebacks::total             1994                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26378                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26378                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          266                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26644                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26644                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26644                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10794                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10794                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          103                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10897                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    267824482                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    267824482                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2254360                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2254360                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    270078842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    270078842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    270078842                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    270078842                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000132                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005582                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005582                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005582                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005582                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 24812.347786                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24812.347786                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21886.990291                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21886.990291                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 24784.696889                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24784.696889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 24784.696889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24784.696889                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.386544                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006661810                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950894.980620                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.386544                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067927                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824337                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1619103                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1619103                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1619103                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1619103                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1619103                       # number of overall hits
system.cpu1.icache.overall_hits::total        1619103                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7254035                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7254035                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7254035                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7254035                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7254035                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7254035                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1619167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1619167                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1619167                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1619167                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1619167                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1619167                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113344.296875                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113344.296875                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113344.296875                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113344.296875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113344.296875                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113344.296875                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4470926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4470926                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4470926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4470926                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4470926                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4470926                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101611.954545                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101611.954545                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 101611.954545                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101611.954545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 101611.954545                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101611.954545                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7828                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165201398                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  8084                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              20435.600940                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.231504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.768496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.887623                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.112377                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1086284                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1086284                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701414                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701414                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2565                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2565                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1716                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1787698                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1787698                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1787698                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1787698                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15188                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15188                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          414                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15602                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15602                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15602                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15602                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    620838062                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    620838062                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16508044                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16508044                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    637346106                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    637346106                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    637346106                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    637346106                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1101472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1101472                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701828                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1716                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1803300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1803300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1803300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1803300                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013789                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013789                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000590                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000590                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008652                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008652                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008652                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008652                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40876.880564                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40876.880564                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39874.502415                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39874.502415                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40850.282400                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40850.282400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40850.282400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40850.282400                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2172                       # number of writebacks
system.cpu1.dcache.writebacks::total             2172                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7469                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7469                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7774                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7774                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7774                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7719                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          109                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7828                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7828                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    227395591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    227395591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2888745                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2888745                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    230284336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    230284336                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    230284336                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    230284336                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004341                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004341                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004341                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004341                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29459.203394                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29459.203394                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26502.247706                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26502.247706                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29418.029637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29418.029637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29418.029637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29418.029637                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
