
Lab 1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014960  08010000  08010000  00010000  2**16
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  08024960  08024960  00024960  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024eb8  08024eb8  000251d4  2**0
                  CONTENTS
  4 .ARM          00000008  08024eb8  08024eb8  00024eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024ec0  08024ec0  000251d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024ec0  08024ec0  00024ec0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08024ec4  08024ec4  00024ec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08024ec8  00025000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  200001d4  0802509c  000251d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  0802509c  00025344  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000251d4  2**0
                  CONTENTS, READONLY
 12 .debug_line   000065b7  00000000  00000000  00025204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 00000070  00000000  00000000  0002b7bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   00004868  00000000  00000000  0002b82b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000114b  00000000  00000000  00030093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000640  00000000  00000000  000311e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000fd285  00000000  00000000  00031820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000472  00000000  00000000  0012eaa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000283dd  00000000  00000000  0012ef17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001572f4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002680  00000000  00000000  00157338  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010000 <__do_global_dtors_aux>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4c05      	ldr	r4, [pc, #20]	@ (8010018 <__do_global_dtors_aux+0x18>)
 8010004:	7823      	ldrb	r3, [r4, #0]
 8010006:	b933      	cbnz	r3, 8010016 <__do_global_dtors_aux+0x16>
 8010008:	4b04      	ldr	r3, [pc, #16]	@ (801001c <__do_global_dtors_aux+0x1c>)
 801000a:	b113      	cbz	r3, 8010012 <__do_global_dtors_aux+0x12>
 801000c:	4804      	ldr	r0, [pc, #16]	@ (8010020 <__do_global_dtors_aux+0x20>)
 801000e:	f3af 8000 	nop.w
 8010012:	2301      	movs	r3, #1
 8010014:	7023      	strb	r3, [r4, #0]
 8010016:	bd10      	pop	{r4, pc}
 8010018:	200001d4 	.word	0x200001d4
 801001c:	00000000 	.word	0x00000000
 8010020:	08024948 	.word	0x08024948

08010024 <frame_dummy>:
 8010024:	b508      	push	{r3, lr}
 8010026:	4b03      	ldr	r3, [pc, #12]	@ (8010034 <frame_dummy+0x10>)
 8010028:	b11b      	cbz	r3, 8010032 <frame_dummy+0xe>
 801002a:	4903      	ldr	r1, [pc, #12]	@ (8010038 <frame_dummy+0x14>)
 801002c:	4803      	ldr	r0, [pc, #12]	@ (801003c <frame_dummy+0x18>)
 801002e:	f3af 8000 	nop.w
 8010032:	bd08      	pop	{r3, pc}
 8010034:	00000000 	.word	0x00000000
 8010038:	200001d8 	.word	0x200001d8
 801003c:	08024948 	.word	0x08024948
	...

08020000 <KalmanFilter>:
.align 16

.global KalmanFilter

KalmanFilter:
	push {lr}
 8020000:	b500      	push	{lr}
    vpush {s16-s21}
 8020002:	ed2d 8a06 	vpush	{s16-s21}
    // s0 contains measurement
    vldr s16, [r0, #0]		// q
 8020006:	ed90 8a00 	vldr	s16, [r0]
    vldr s17, [r0, #4]		// r
 802000a:	edd0 8a01 	vldr	s17, [r0, #4]
    vldr s18, [r0, #8]		// x
 802000e:	ed90 9a02 	vldr	s18, [r0, #8]
    vldr s19, [r0, #12]		// p
 8020012:	edd0 9a03 	vldr	s19, [r0, #12]
    vldr s20, [r0, #16]		// k
 8020016:	ed90 aa04 	vldr	s20, [r0, #16]
    vsub.f32 s21, s21, s21	// -> 0.0
 802001a:	ee7a aaea 	vsub.f32	s21, s21, s21

    vadd.f32 s19, s19, s16	// self.p = self.p + self.q
 802001e:	ee79 9a88 	vadd.f32	s19, s19, s16
	vmrs r1, FPSCR
 8020022:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 8020026:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 802002a:	d140      	bne.n	80200ae <overflow_handler>

    vadd.f32 s20, s19, s17	// self.k = self.p + self.r
 802002c:	ee39 aaa8 	vadd.f32	s20, s19, s17
    vmrs r1, FPSCR
 8020030:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 8020034:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 8020038:	d139      	bne.n	80200ae <overflow_handler>

    // handle zero div error (see epsilon method)
    vcmp.f32 s20, #0
 802003a:	eeb5 aa40 	vcmp.f32	s20, #0.0
    vmrs APSR_nzcv, FPSCR
 802003e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    beq div_by_zero_handler
 8020042:	d031      	beq.n	80200a8 <div_by_zero_handler>


    vdiv.f32 s20, s19, s20 // self.k = selp.p / self.k
 8020044:	ee89 aa8a 	vdiv.f32	s20, s19, s20
    vmrs r1, FPSCR
 8020048:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 802004c:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 8020050:	d12d      	bne.n	80200ae <overflow_handler>

    vsub.f32 s21, s0, s18  // y = measurement - self.x
 8020052:	ee70 aa49 	vsub.f32	s21, s0, s18
    vmrs r1, FPSCR
 8020056:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 802005a:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 802005e:	d126      	bne.n	80200ae <overflow_handler>

    vmla.f32 s18, s20, s21 // self.x = self.x + self.k * y
 8020060:	ee0a 9a2a 	vmla.f32	s18, s20, s21
    vmrs r1, FPSCR
 8020064:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 8020068:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 802006c:	d11f      	bne.n	80200ae <overflow_handler>

    vmov.f32 s21, #1.0 // y = 1 check if load 1 works
 802006e:	eef7 aa00 	vmov.f32	s21, #112	@ 0x3f800000  1.0
    vsub.f32 s21, s21, s20 // y = 1 - self.k
 8020072:	ee7a aaca 	vsub.f32	s21, s21, s20
    vmrs r1, FPSCR
 8020076:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 802007a:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 802007e:	d116      	bne.n	80200ae <overflow_handler>

    vmul.f32 s19, s21, s19 // self.p = y * self.p
 8020080:	ee6a 9aa9 	vmul.f32	s19, s21, s19
    vmrs r1, FPSCR
 8020084:	eef1 1a10 	vmrs	r1, fpscr
	tst r1, #0b1111
 8020088:	f011 0f0f 	tst.w	r1, #15
	bne overflow_handler
 802008c:	d10f      	bne.n	80200ae <overflow_handler>

    vstr s16, [r0]      // q
 802008e:	ed80 8a00 	vstr	s16, [r0]
    vstr s17, [r0, #4]  // r
 8020092:	edc0 8a01 	vstr	s17, [r0, #4]
    vstr s18, [r0, #8]  // x
 8020096:	ed80 9a02 	vstr	s18, [r0, #8]
    vstr s19, [r0, #12] // p
 802009a:	edc0 9a03 	vstr	s19, [r0, #12]
    vstr s20, [r0, #16] // k
 802009e:	ed80 aa04 	vstr	s20, [r0, #16]
    mov r0, #0 			// If success, return code 0
 80200a2:	f04f 0000 	mov.w	r0, #0
    B return
 80200a6:	e005      	b.n	80200b4 <return>

080200a8 <div_by_zero_handler>:

div_by_zero_handler:
	mov r0, #1
 80200a8:	f04f 0001 	mov.w	r0, #1
	B return
 80200ac:	e002      	b.n	80200b4 <return>

080200ae <overflow_handler>:

overflow_handler:
	mov r0, #2
 80200ae:	f04f 0002 	mov.w	r0, #2
	B return
 80200b2:	e7ff      	b.n	80200b4 <return>

080200b4 <return>:

return:
	vpop {s16-s21}
 80200b4:	ecbd 8a06 	vpop	{s16-s21}
    bx lr // return to C
 80200b8:	4770      	bx	lr
 80200ba:	bf00      	nop
 80200bc:	0000      	movs	r0, r0
	...

080200c0 <memchr>:
 80200c0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80200c4:	2a10      	cmp	r2, #16
 80200c6:	db2b      	blt.n	8020120 <memchr+0x60>
 80200c8:	f010 0f07 	tst.w	r0, #7
 80200cc:	d008      	beq.n	80200e0 <memchr+0x20>
 80200ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80200d2:	3a01      	subs	r2, #1
 80200d4:	428b      	cmp	r3, r1
 80200d6:	d02d      	beq.n	8020134 <memchr+0x74>
 80200d8:	f010 0f07 	tst.w	r0, #7
 80200dc:	b342      	cbz	r2, 8020130 <memchr+0x70>
 80200de:	d1f6      	bne.n	80200ce <memchr+0xe>
 80200e0:	b4f0      	push	{r4, r5, r6, r7}
 80200e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80200e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80200ea:	f022 0407 	bic.w	r4, r2, #7
 80200ee:	f07f 0700 	mvns.w	r7, #0
 80200f2:	2300      	movs	r3, #0
 80200f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80200f8:	3c08      	subs	r4, #8
 80200fa:	ea85 0501 	eor.w	r5, r5, r1
 80200fe:	ea86 0601 	eor.w	r6, r6, r1
 8020102:	fa85 f547 	uadd8	r5, r5, r7
 8020106:	faa3 f587 	sel	r5, r3, r7
 802010a:	fa86 f647 	uadd8	r6, r6, r7
 802010e:	faa5 f687 	sel	r6, r5, r7
 8020112:	b98e      	cbnz	r6, 8020138 <memchr+0x78>
 8020114:	d1ee      	bne.n	80200f4 <memchr+0x34>
 8020116:	bcf0      	pop	{r4, r5, r6, r7}
 8020118:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 802011c:	f002 0207 	and.w	r2, r2, #7
 8020120:	b132      	cbz	r2, 8020130 <memchr+0x70>
 8020122:	f810 3b01 	ldrb.w	r3, [r0], #1
 8020126:	3a01      	subs	r2, #1
 8020128:	ea83 0301 	eor.w	r3, r3, r1
 802012c:	b113      	cbz	r3, 8020134 <memchr+0x74>
 802012e:	d1f8      	bne.n	8020122 <memchr+0x62>
 8020130:	2000      	movs	r0, #0
 8020132:	4770      	bx	lr
 8020134:	3801      	subs	r0, #1
 8020136:	4770      	bx	lr
 8020138:	2d00      	cmp	r5, #0
 802013a:	bf06      	itte	eq
 802013c:	4635      	moveq	r5, r6
 802013e:	3803      	subeq	r0, #3
 8020140:	3807      	subne	r0, #7
 8020142:	f015 0f01 	tst.w	r5, #1
 8020146:	d107      	bne.n	8020158 <memchr+0x98>
 8020148:	3001      	adds	r0, #1
 802014a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 802014e:	bf02      	ittt	eq
 8020150:	3001      	addeq	r0, #1
 8020152:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8020156:	3001      	addeq	r0, #1
 8020158:	bcf0      	pop	{r4, r5, r6, r7}
 802015a:	3801      	subs	r0, #1
 802015c:	4770      	bx	lr
 802015e:	bf00      	nop

08020160 <strlen>:
 8020160:	4603      	mov	r3, r0
 8020162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020166:	2a00      	cmp	r2, #0
 8020168:	d1fb      	bne.n	8020162 <strlen+0x2>
 802016a:	1a18      	subs	r0, r3, r0
 802016c:	3801      	subs	r0, #1
 802016e:	4770      	bx	lr

08020170 <__aeabi_drsub>:
 8020170:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8020174:	e002      	b.n	802017c <__adddf3>
 8020176:	bf00      	nop

08020178 <__aeabi_dsub>:
 8020178:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0802017c <__adddf3>:
 802017c:	b530      	push	{r4, r5, lr}
 802017e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8020182:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8020186:	ea94 0f05 	teq	r4, r5
 802018a:	bf08      	it	eq
 802018c:	ea90 0f02 	teqeq	r0, r2
 8020190:	bf1f      	itttt	ne
 8020192:	ea54 0c00 	orrsne.w	ip, r4, r0
 8020196:	ea55 0c02 	orrsne.w	ip, r5, r2
 802019a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 802019e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80201a2:	f000 80e2 	beq.w	802036a <__adddf3+0x1ee>
 80201a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80201aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80201ae:	bfb8      	it	lt
 80201b0:	426d      	neglt	r5, r5
 80201b2:	dd0c      	ble.n	80201ce <__adddf3+0x52>
 80201b4:	442c      	add	r4, r5
 80201b6:	ea80 0202 	eor.w	r2, r0, r2
 80201ba:	ea81 0303 	eor.w	r3, r1, r3
 80201be:	ea82 0000 	eor.w	r0, r2, r0
 80201c2:	ea83 0101 	eor.w	r1, r3, r1
 80201c6:	ea80 0202 	eor.w	r2, r0, r2
 80201ca:	ea81 0303 	eor.w	r3, r1, r3
 80201ce:	2d36      	cmp	r5, #54	@ 0x36
 80201d0:	bf88      	it	hi
 80201d2:	bd30      	pophi	{r4, r5, pc}
 80201d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80201d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80201dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80201e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80201e4:	d002      	beq.n	80201ec <__adddf3+0x70>
 80201e6:	4240      	negs	r0, r0
 80201e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80201ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80201f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80201f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80201f8:	d002      	beq.n	8020200 <__adddf3+0x84>
 80201fa:	4252      	negs	r2, r2
 80201fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8020200:	ea94 0f05 	teq	r4, r5
 8020204:	f000 80a7 	beq.w	8020356 <__adddf3+0x1da>
 8020208:	f1a4 0401 	sub.w	r4, r4, #1
 802020c:	f1d5 0e20 	rsbs	lr, r5, #32
 8020210:	db0d      	blt.n	802022e <__adddf3+0xb2>
 8020212:	fa02 fc0e 	lsl.w	ip, r2, lr
 8020216:	fa22 f205 	lsr.w	r2, r2, r5
 802021a:	1880      	adds	r0, r0, r2
 802021c:	f141 0100 	adc.w	r1, r1, #0
 8020220:	fa03 f20e 	lsl.w	r2, r3, lr
 8020224:	1880      	adds	r0, r0, r2
 8020226:	fa43 f305 	asr.w	r3, r3, r5
 802022a:	4159      	adcs	r1, r3
 802022c:	e00e      	b.n	802024c <__adddf3+0xd0>
 802022e:	f1a5 0520 	sub.w	r5, r5, #32
 8020232:	f10e 0e20 	add.w	lr, lr, #32
 8020236:	2a01      	cmp	r2, #1
 8020238:	fa03 fc0e 	lsl.w	ip, r3, lr
 802023c:	bf28      	it	cs
 802023e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8020242:	fa43 f305 	asr.w	r3, r3, r5
 8020246:	18c0      	adds	r0, r0, r3
 8020248:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 802024c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020250:	d507      	bpl.n	8020262 <__adddf3+0xe6>
 8020252:	f04f 0e00 	mov.w	lr, #0
 8020256:	f1dc 0c00 	rsbs	ip, ip, #0
 802025a:	eb7e 0000 	sbcs.w	r0, lr, r0
 802025e:	eb6e 0101 	sbc.w	r1, lr, r1
 8020262:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8020266:	d31b      	bcc.n	80202a0 <__adddf3+0x124>
 8020268:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 802026c:	d30c      	bcc.n	8020288 <__adddf3+0x10c>
 802026e:	0849      	lsrs	r1, r1, #1
 8020270:	ea5f 0030 	movs.w	r0, r0, rrx
 8020274:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8020278:	f104 0401 	add.w	r4, r4, #1
 802027c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8020280:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8020284:	f080 809a 	bcs.w	80203bc <__adddf3+0x240>
 8020288:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 802028c:	bf08      	it	eq
 802028e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020292:	f150 0000 	adcs.w	r0, r0, #0
 8020296:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802029a:	ea41 0105 	orr.w	r1, r1, r5
 802029e:	bd30      	pop	{r4, r5, pc}
 80202a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80202a4:	4140      	adcs	r0, r0
 80202a6:	eb41 0101 	adc.w	r1, r1, r1
 80202aa:	3c01      	subs	r4, #1
 80202ac:	bf28      	it	cs
 80202ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80202b2:	d2e9      	bcs.n	8020288 <__adddf3+0x10c>
 80202b4:	f091 0f00 	teq	r1, #0
 80202b8:	bf04      	itt	eq
 80202ba:	4601      	moveq	r1, r0
 80202bc:	2000      	moveq	r0, #0
 80202be:	fab1 f381 	clz	r3, r1
 80202c2:	bf08      	it	eq
 80202c4:	3320      	addeq	r3, #32
 80202c6:	f1a3 030b 	sub.w	r3, r3, #11
 80202ca:	f1b3 0220 	subs.w	r2, r3, #32
 80202ce:	da0c      	bge.n	80202ea <__adddf3+0x16e>
 80202d0:	320c      	adds	r2, #12
 80202d2:	dd08      	ble.n	80202e6 <__adddf3+0x16a>
 80202d4:	f102 0c14 	add.w	ip, r2, #20
 80202d8:	f1c2 020c 	rsb	r2, r2, #12
 80202dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80202e0:	fa21 f102 	lsr.w	r1, r1, r2
 80202e4:	e00c      	b.n	8020300 <__adddf3+0x184>
 80202e6:	f102 0214 	add.w	r2, r2, #20
 80202ea:	bfd8      	it	le
 80202ec:	f1c2 0c20 	rsble	ip, r2, #32
 80202f0:	fa01 f102 	lsl.w	r1, r1, r2
 80202f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80202f8:	bfdc      	itt	le
 80202fa:	ea41 010c 	orrle.w	r1, r1, ip
 80202fe:	4090      	lslle	r0, r2
 8020300:	1ae4      	subs	r4, r4, r3
 8020302:	bfa2      	ittt	ge
 8020304:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8020308:	4329      	orrge	r1, r5
 802030a:	bd30      	popge	{r4, r5, pc}
 802030c:	ea6f 0404 	mvn.w	r4, r4
 8020310:	3c1f      	subs	r4, #31
 8020312:	da1c      	bge.n	802034e <__adddf3+0x1d2>
 8020314:	340c      	adds	r4, #12
 8020316:	dc0e      	bgt.n	8020336 <__adddf3+0x1ba>
 8020318:	f104 0414 	add.w	r4, r4, #20
 802031c:	f1c4 0220 	rsb	r2, r4, #32
 8020320:	fa20 f004 	lsr.w	r0, r0, r4
 8020324:	fa01 f302 	lsl.w	r3, r1, r2
 8020328:	ea40 0003 	orr.w	r0, r0, r3
 802032c:	fa21 f304 	lsr.w	r3, r1, r4
 8020330:	ea45 0103 	orr.w	r1, r5, r3
 8020334:	bd30      	pop	{r4, r5, pc}
 8020336:	f1c4 040c 	rsb	r4, r4, #12
 802033a:	f1c4 0220 	rsb	r2, r4, #32
 802033e:	fa20 f002 	lsr.w	r0, r0, r2
 8020342:	fa01 f304 	lsl.w	r3, r1, r4
 8020346:	ea40 0003 	orr.w	r0, r0, r3
 802034a:	4629      	mov	r1, r5
 802034c:	bd30      	pop	{r4, r5, pc}
 802034e:	fa21 f004 	lsr.w	r0, r1, r4
 8020352:	4629      	mov	r1, r5
 8020354:	bd30      	pop	{r4, r5, pc}
 8020356:	f094 0f00 	teq	r4, #0
 802035a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 802035e:	bf06      	itte	eq
 8020360:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8020364:	3401      	addeq	r4, #1
 8020366:	3d01      	subne	r5, #1
 8020368:	e74e      	b.n	8020208 <__adddf3+0x8c>
 802036a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 802036e:	bf18      	it	ne
 8020370:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8020374:	d029      	beq.n	80203ca <__adddf3+0x24e>
 8020376:	ea94 0f05 	teq	r4, r5
 802037a:	bf08      	it	eq
 802037c:	ea90 0f02 	teqeq	r0, r2
 8020380:	d005      	beq.n	802038e <__adddf3+0x212>
 8020382:	ea54 0c00 	orrs.w	ip, r4, r0
 8020386:	bf04      	itt	eq
 8020388:	4619      	moveq	r1, r3
 802038a:	4610      	moveq	r0, r2
 802038c:	bd30      	pop	{r4, r5, pc}
 802038e:	ea91 0f03 	teq	r1, r3
 8020392:	bf1e      	ittt	ne
 8020394:	2100      	movne	r1, #0
 8020396:	2000      	movne	r0, #0
 8020398:	bd30      	popne	{r4, r5, pc}
 802039a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 802039e:	d105      	bne.n	80203ac <__adddf3+0x230>
 80203a0:	0040      	lsls	r0, r0, #1
 80203a2:	4149      	adcs	r1, r1
 80203a4:	bf28      	it	cs
 80203a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80203aa:	bd30      	pop	{r4, r5, pc}
 80203ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80203b0:	bf3c      	itt	cc
 80203b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80203b6:	bd30      	popcc	{r4, r5, pc}
 80203b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80203bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80203c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80203c4:	f04f 0000 	mov.w	r0, #0
 80203c8:	bd30      	pop	{r4, r5, pc}
 80203ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80203ce:	bf1a      	itte	ne
 80203d0:	4619      	movne	r1, r3
 80203d2:	4610      	movne	r0, r2
 80203d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80203d8:	bf1c      	itt	ne
 80203da:	460b      	movne	r3, r1
 80203dc:	4602      	movne	r2, r0
 80203de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80203e2:	bf06      	itte	eq
 80203e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80203e8:	ea91 0f03 	teqeq	r1, r3
 80203ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80203f0:	bd30      	pop	{r4, r5, pc}
 80203f2:	bf00      	nop

080203f4 <__aeabi_ui2d>:
 80203f4:	f090 0f00 	teq	r0, #0
 80203f8:	bf04      	itt	eq
 80203fa:	2100      	moveq	r1, #0
 80203fc:	4770      	bxeq	lr
 80203fe:	b530      	push	{r4, r5, lr}
 8020400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020408:	f04f 0500 	mov.w	r5, #0
 802040c:	f04f 0100 	mov.w	r1, #0
 8020410:	e750      	b.n	80202b4 <__adddf3+0x138>
 8020412:	bf00      	nop

08020414 <__aeabi_i2d>:
 8020414:	f090 0f00 	teq	r0, #0
 8020418:	bf04      	itt	eq
 802041a:	2100      	moveq	r1, #0
 802041c:	4770      	bxeq	lr
 802041e:	b530      	push	{r4, r5, lr}
 8020420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8020424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8020428:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 802042c:	bf48      	it	mi
 802042e:	4240      	negmi	r0, r0
 8020430:	f04f 0100 	mov.w	r1, #0
 8020434:	e73e      	b.n	80202b4 <__adddf3+0x138>
 8020436:	bf00      	nop

08020438 <__aeabi_f2d>:
 8020438:	0042      	lsls	r2, r0, #1
 802043a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 802043e:	ea4f 0131 	mov.w	r1, r1, rrx
 8020442:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8020446:	bf1f      	itttt	ne
 8020448:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 802044c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8020450:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8020454:	4770      	bxne	lr
 8020456:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 802045a:	bf08      	it	eq
 802045c:	4770      	bxeq	lr
 802045e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8020462:	bf04      	itt	eq
 8020464:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8020468:	4770      	bxeq	lr
 802046a:	b530      	push	{r4, r5, lr}
 802046c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8020470:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8020474:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020478:	e71c      	b.n	80202b4 <__adddf3+0x138>
 802047a:	bf00      	nop

0802047c <__aeabi_ul2d>:
 802047c:	ea50 0201 	orrs.w	r2, r0, r1
 8020480:	bf08      	it	eq
 8020482:	4770      	bxeq	lr
 8020484:	b530      	push	{r4, r5, lr}
 8020486:	f04f 0500 	mov.w	r5, #0
 802048a:	e00a      	b.n	80204a2 <__aeabi_l2d+0x16>

0802048c <__aeabi_l2d>:
 802048c:	ea50 0201 	orrs.w	r2, r0, r1
 8020490:	bf08      	it	eq
 8020492:	4770      	bxeq	lr
 8020494:	b530      	push	{r4, r5, lr}
 8020496:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 802049a:	d502      	bpl.n	80204a2 <__aeabi_l2d+0x16>
 802049c:	4240      	negs	r0, r0
 802049e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80204a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80204a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80204aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80204ae:	f43f aed8 	beq.w	8020262 <__adddf3+0xe6>
 80204b2:	f04f 0203 	mov.w	r2, #3
 80204b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80204ba:	bf18      	it	ne
 80204bc:	3203      	addne	r2, #3
 80204be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80204c2:	bf18      	it	ne
 80204c4:	3203      	addne	r2, #3
 80204c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80204ca:	f1c2 0320 	rsb	r3, r2, #32
 80204ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80204d2:	fa20 f002 	lsr.w	r0, r0, r2
 80204d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80204da:	ea40 000e 	orr.w	r0, r0, lr
 80204de:	fa21 f102 	lsr.w	r1, r1, r2
 80204e2:	4414      	add	r4, r2
 80204e4:	e6bd      	b.n	8020262 <__adddf3+0xe6>
 80204e6:	bf00      	nop

080204e8 <__aeabi_dmul>:
 80204e8:	b570      	push	{r4, r5, r6, lr}
 80204ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80204ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80204f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80204f6:	bf1d      	ittte	ne
 80204f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80204fc:	ea94 0f0c 	teqne	r4, ip
 8020500:	ea95 0f0c 	teqne	r5, ip
 8020504:	f000 f8de 	bleq	80206c4 <__aeabi_dmul+0x1dc>
 8020508:	442c      	add	r4, r5
 802050a:	ea81 0603 	eor.w	r6, r1, r3
 802050e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8020512:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8020516:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 802051a:	bf18      	it	ne
 802051c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8020520:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8020524:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020528:	d038      	beq.n	802059c <__aeabi_dmul+0xb4>
 802052a:	fba0 ce02 	umull	ip, lr, r0, r2
 802052e:	f04f 0500 	mov.w	r5, #0
 8020532:	fbe1 e502 	umlal	lr, r5, r1, r2
 8020536:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 802053a:	fbe0 e503 	umlal	lr, r5, r0, r3
 802053e:	f04f 0600 	mov.w	r6, #0
 8020542:	fbe1 5603 	umlal	r5, r6, r1, r3
 8020546:	f09c 0f00 	teq	ip, #0
 802054a:	bf18      	it	ne
 802054c:	f04e 0e01 	orrne.w	lr, lr, #1
 8020550:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8020554:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8020558:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 802055c:	d204      	bcs.n	8020568 <__aeabi_dmul+0x80>
 802055e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8020562:	416d      	adcs	r5, r5
 8020564:	eb46 0606 	adc.w	r6, r6, r6
 8020568:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 802056c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8020570:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8020574:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8020578:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 802057c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8020580:	bf88      	it	hi
 8020582:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020586:	d81e      	bhi.n	80205c6 <__aeabi_dmul+0xde>
 8020588:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 802058c:	bf08      	it	eq
 802058e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8020592:	f150 0000 	adcs.w	r0, r0, #0
 8020596:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802059a:	bd70      	pop	{r4, r5, r6, pc}
 802059c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80205a0:	ea46 0101 	orr.w	r1, r6, r1
 80205a4:	ea40 0002 	orr.w	r0, r0, r2
 80205a8:	ea81 0103 	eor.w	r1, r1, r3
 80205ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80205b0:	bfc2      	ittt	gt
 80205b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80205b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80205ba:	bd70      	popgt	{r4, r5, r6, pc}
 80205bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80205c0:	f04f 0e00 	mov.w	lr, #0
 80205c4:	3c01      	subs	r4, #1
 80205c6:	f300 80ab 	bgt.w	8020720 <__aeabi_dmul+0x238>
 80205ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80205ce:	bfde      	ittt	le
 80205d0:	2000      	movle	r0, #0
 80205d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80205d6:	bd70      	pople	{r4, r5, r6, pc}
 80205d8:	f1c4 0400 	rsb	r4, r4, #0
 80205dc:	3c20      	subs	r4, #32
 80205de:	da35      	bge.n	802064c <__aeabi_dmul+0x164>
 80205e0:	340c      	adds	r4, #12
 80205e2:	dc1b      	bgt.n	802061c <__aeabi_dmul+0x134>
 80205e4:	f104 0414 	add.w	r4, r4, #20
 80205e8:	f1c4 0520 	rsb	r5, r4, #32
 80205ec:	fa00 f305 	lsl.w	r3, r0, r5
 80205f0:	fa20 f004 	lsr.w	r0, r0, r4
 80205f4:	fa01 f205 	lsl.w	r2, r1, r5
 80205f8:	ea40 0002 	orr.w	r0, r0, r2
 80205fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8020600:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8020604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8020608:	fa21 f604 	lsr.w	r6, r1, r4
 802060c:	eb42 0106 	adc.w	r1, r2, r6
 8020610:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020614:	bf08      	it	eq
 8020616:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802061a:	bd70      	pop	{r4, r5, r6, pc}
 802061c:	f1c4 040c 	rsb	r4, r4, #12
 8020620:	f1c4 0520 	rsb	r5, r4, #32
 8020624:	fa00 f304 	lsl.w	r3, r0, r4
 8020628:	fa20 f005 	lsr.w	r0, r0, r5
 802062c:	fa01 f204 	lsl.w	r2, r1, r4
 8020630:	ea40 0002 	orr.w	r0, r0, r2
 8020634:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 802063c:	f141 0100 	adc.w	r1, r1, #0
 8020640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8020644:	bf08      	it	eq
 8020646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 802064a:	bd70      	pop	{r4, r5, r6, pc}
 802064c:	f1c4 0520 	rsb	r5, r4, #32
 8020650:	fa00 f205 	lsl.w	r2, r0, r5
 8020654:	ea4e 0e02 	orr.w	lr, lr, r2
 8020658:	fa20 f304 	lsr.w	r3, r0, r4
 802065c:	fa01 f205 	lsl.w	r2, r1, r5
 8020660:	ea43 0302 	orr.w	r3, r3, r2
 8020664:	fa21 f004 	lsr.w	r0, r1, r4
 8020668:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 802066c:	fa21 f204 	lsr.w	r2, r1, r4
 8020670:	ea20 0002 	bic.w	r0, r0, r2
 8020674:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8020678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 802067c:	bf08      	it	eq
 802067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8020682:	bd70      	pop	{r4, r5, r6, pc}
 8020684:	f094 0f00 	teq	r4, #0
 8020688:	d10f      	bne.n	80206aa <__aeabi_dmul+0x1c2>
 802068a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 802068e:	0040      	lsls	r0, r0, #1
 8020690:	eb41 0101 	adc.w	r1, r1, r1
 8020694:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020698:	bf08      	it	eq
 802069a:	3c01      	subeq	r4, #1
 802069c:	d0f7      	beq.n	802068e <__aeabi_dmul+0x1a6>
 802069e:	ea41 0106 	orr.w	r1, r1, r6
 80206a2:	f095 0f00 	teq	r5, #0
 80206a6:	bf18      	it	ne
 80206a8:	4770      	bxne	lr
 80206aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80206ae:	0052      	lsls	r2, r2, #1
 80206b0:	eb43 0303 	adc.w	r3, r3, r3
 80206b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80206b8:	bf08      	it	eq
 80206ba:	3d01      	subeq	r5, #1
 80206bc:	d0f7      	beq.n	80206ae <__aeabi_dmul+0x1c6>
 80206be:	ea43 0306 	orr.w	r3, r3, r6
 80206c2:	4770      	bx	lr
 80206c4:	ea94 0f0c 	teq	r4, ip
 80206c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80206cc:	bf18      	it	ne
 80206ce:	ea95 0f0c 	teqne	r5, ip
 80206d2:	d00c      	beq.n	80206ee <__aeabi_dmul+0x206>
 80206d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80206d8:	bf18      	it	ne
 80206da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80206de:	d1d1      	bne.n	8020684 <__aeabi_dmul+0x19c>
 80206e0:	ea81 0103 	eor.w	r1, r1, r3
 80206e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80206e8:	f04f 0000 	mov.w	r0, #0
 80206ec:	bd70      	pop	{r4, r5, r6, pc}
 80206ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80206f2:	bf06      	itte	eq
 80206f4:	4610      	moveq	r0, r2
 80206f6:	4619      	moveq	r1, r3
 80206f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80206fc:	d019      	beq.n	8020732 <__aeabi_dmul+0x24a>
 80206fe:	ea94 0f0c 	teq	r4, ip
 8020702:	d102      	bne.n	802070a <__aeabi_dmul+0x222>
 8020704:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8020708:	d113      	bne.n	8020732 <__aeabi_dmul+0x24a>
 802070a:	ea95 0f0c 	teq	r5, ip
 802070e:	d105      	bne.n	802071c <__aeabi_dmul+0x234>
 8020710:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8020714:	bf1c      	itt	ne
 8020716:	4610      	movne	r0, r2
 8020718:	4619      	movne	r1, r3
 802071a:	d10a      	bne.n	8020732 <__aeabi_dmul+0x24a>
 802071c:	ea81 0103 	eor.w	r1, r1, r3
 8020720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8020724:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020728:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 802072c:	f04f 0000 	mov.w	r0, #0
 8020730:	bd70      	pop	{r4, r5, r6, pc}
 8020732:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8020736:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 802073a:	bd70      	pop	{r4, r5, r6, pc}

0802073c <__aeabi_ddiv>:
 802073c:	b570      	push	{r4, r5, r6, lr}
 802073e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8020742:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8020746:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 802074a:	bf1d      	ittte	ne
 802074c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8020750:	ea94 0f0c 	teqne	r4, ip
 8020754:	ea95 0f0c 	teqne	r5, ip
 8020758:	f000 f8a7 	bleq	80208aa <__aeabi_ddiv+0x16e>
 802075c:	eba4 0405 	sub.w	r4, r4, r5
 8020760:	ea81 0e03 	eor.w	lr, r1, r3
 8020764:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8020768:	ea4f 3101 	mov.w	r1, r1, lsl #12
 802076c:	f000 8088 	beq.w	8020880 <__aeabi_ddiv+0x144>
 8020770:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8020774:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8020778:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 802077c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8020780:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8020784:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8020788:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 802078c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8020790:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8020794:	429d      	cmp	r5, r3
 8020796:	bf08      	it	eq
 8020798:	4296      	cmpeq	r6, r2
 802079a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 802079e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80207a2:	d202      	bcs.n	80207aa <__aeabi_ddiv+0x6e>
 80207a4:	085b      	lsrs	r3, r3, #1
 80207a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80207aa:	1ab6      	subs	r6, r6, r2
 80207ac:	eb65 0503 	sbc.w	r5, r5, r3
 80207b0:	085b      	lsrs	r3, r3, #1
 80207b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80207b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80207ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80207be:	ebb6 0e02 	subs.w	lr, r6, r2
 80207c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80207c6:	bf22      	ittt	cs
 80207c8:	1ab6      	subcs	r6, r6, r2
 80207ca:	4675      	movcs	r5, lr
 80207cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80207d0:	085b      	lsrs	r3, r3, #1
 80207d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80207d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80207da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80207de:	bf22      	ittt	cs
 80207e0:	1ab6      	subcs	r6, r6, r2
 80207e2:	4675      	movcs	r5, lr
 80207e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80207e8:	085b      	lsrs	r3, r3, #1
 80207ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80207ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80207f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80207f6:	bf22      	ittt	cs
 80207f8:	1ab6      	subcs	r6, r6, r2
 80207fa:	4675      	movcs	r5, lr
 80207fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8020800:	085b      	lsrs	r3, r3, #1
 8020802:	ea4f 0232 	mov.w	r2, r2, rrx
 8020806:	ebb6 0e02 	subs.w	lr, r6, r2
 802080a:	eb75 0e03 	sbcs.w	lr, r5, r3
 802080e:	bf22      	ittt	cs
 8020810:	1ab6      	subcs	r6, r6, r2
 8020812:	4675      	movcs	r5, lr
 8020814:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8020818:	ea55 0e06 	orrs.w	lr, r5, r6
 802081c:	d018      	beq.n	8020850 <__aeabi_ddiv+0x114>
 802081e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8020822:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8020826:	ea4f 1606 	mov.w	r6, r6, lsl #4
 802082a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 802082e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8020832:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8020836:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 802083a:	d1c0      	bne.n	80207be <__aeabi_ddiv+0x82>
 802083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020840:	d10b      	bne.n	802085a <__aeabi_ddiv+0x11e>
 8020842:	ea41 0100 	orr.w	r1, r1, r0
 8020846:	f04f 0000 	mov.w	r0, #0
 802084a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 802084e:	e7b6      	b.n	80207be <__aeabi_ddiv+0x82>
 8020850:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8020854:	bf04      	itt	eq
 8020856:	4301      	orreq	r1, r0
 8020858:	2000      	moveq	r0, #0
 802085a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 802085e:	bf88      	it	hi
 8020860:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8020864:	f63f aeaf 	bhi.w	80205c6 <__aeabi_dmul+0xde>
 8020868:	ebb5 0c03 	subs.w	ip, r5, r3
 802086c:	bf04      	itt	eq
 802086e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8020872:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8020876:	f150 0000 	adcs.w	r0, r0, #0
 802087a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 802087e:	bd70      	pop	{r4, r5, r6, pc}
 8020880:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8020884:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8020888:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 802088c:	bfc2      	ittt	gt
 802088e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8020892:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8020896:	bd70      	popgt	{r4, r5, r6, pc}
 8020898:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 802089c:	f04f 0e00 	mov.w	lr, #0
 80208a0:	3c01      	subs	r4, #1
 80208a2:	e690      	b.n	80205c6 <__aeabi_dmul+0xde>
 80208a4:	ea45 0e06 	orr.w	lr, r5, r6
 80208a8:	e68d      	b.n	80205c6 <__aeabi_dmul+0xde>
 80208aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80208ae:	ea94 0f0c 	teq	r4, ip
 80208b2:	bf08      	it	eq
 80208b4:	ea95 0f0c 	teqeq	r5, ip
 80208b8:	f43f af3b 	beq.w	8020732 <__aeabi_dmul+0x24a>
 80208bc:	ea94 0f0c 	teq	r4, ip
 80208c0:	d10a      	bne.n	80208d8 <__aeabi_ddiv+0x19c>
 80208c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80208c6:	f47f af34 	bne.w	8020732 <__aeabi_dmul+0x24a>
 80208ca:	ea95 0f0c 	teq	r5, ip
 80208ce:	f47f af25 	bne.w	802071c <__aeabi_dmul+0x234>
 80208d2:	4610      	mov	r0, r2
 80208d4:	4619      	mov	r1, r3
 80208d6:	e72c      	b.n	8020732 <__aeabi_dmul+0x24a>
 80208d8:	ea95 0f0c 	teq	r5, ip
 80208dc:	d106      	bne.n	80208ec <__aeabi_ddiv+0x1b0>
 80208de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80208e2:	f43f aefd 	beq.w	80206e0 <__aeabi_dmul+0x1f8>
 80208e6:	4610      	mov	r0, r2
 80208e8:	4619      	mov	r1, r3
 80208ea:	e722      	b.n	8020732 <__aeabi_dmul+0x24a>
 80208ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80208f0:	bf18      	it	ne
 80208f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80208f6:	f47f aec5 	bne.w	8020684 <__aeabi_dmul+0x19c>
 80208fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80208fe:	f47f af0d 	bne.w	802071c <__aeabi_dmul+0x234>
 8020902:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8020906:	f47f aeeb 	bne.w	80206e0 <__aeabi_dmul+0x1f8>
 802090a:	e712      	b.n	8020732 <__aeabi_dmul+0x24a>

0802090c <__gedf2>:
 802090c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8020910:	e006      	b.n	8020920 <__cmpdf2+0x4>
 8020912:	bf00      	nop

08020914 <__ledf2>:
 8020914:	f04f 0c01 	mov.w	ip, #1
 8020918:	e002      	b.n	8020920 <__cmpdf2+0x4>
 802091a:	bf00      	nop

0802091c <__cmpdf2>:
 802091c:	f04f 0c01 	mov.w	ip, #1
 8020920:	f84d cd04 	str.w	ip, [sp, #-4]!
 8020924:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020928:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 802092c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020930:	bf18      	it	ne
 8020932:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8020936:	d01b      	beq.n	8020970 <__cmpdf2+0x54>
 8020938:	b001      	add	sp, #4
 802093a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 802093e:	bf0c      	ite	eq
 8020940:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8020944:	ea91 0f03 	teqne	r1, r3
 8020948:	bf02      	ittt	eq
 802094a:	ea90 0f02 	teqeq	r0, r2
 802094e:	2000      	moveq	r0, #0
 8020950:	4770      	bxeq	lr
 8020952:	f110 0f00 	cmn.w	r0, #0
 8020956:	ea91 0f03 	teq	r1, r3
 802095a:	bf58      	it	pl
 802095c:	4299      	cmppl	r1, r3
 802095e:	bf08      	it	eq
 8020960:	4290      	cmpeq	r0, r2
 8020962:	bf2c      	ite	cs
 8020964:	17d8      	asrcs	r0, r3, #31
 8020966:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 802096a:	f040 0001 	orr.w	r0, r0, #1
 802096e:	4770      	bx	lr
 8020970:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020978:	d102      	bne.n	8020980 <__cmpdf2+0x64>
 802097a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 802097e:	d107      	bne.n	8020990 <__cmpdf2+0x74>
 8020980:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020984:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020988:	d1d6      	bne.n	8020938 <__cmpdf2+0x1c>
 802098a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 802098e:	d0d3      	beq.n	8020938 <__cmpdf2+0x1c>
 8020990:	f85d 0b04 	ldr.w	r0, [sp], #4
 8020994:	4770      	bx	lr
 8020996:	bf00      	nop

08020998 <__aeabi_cdrcmple>:
 8020998:	4684      	mov	ip, r0
 802099a:	4610      	mov	r0, r2
 802099c:	4662      	mov	r2, ip
 802099e:	468c      	mov	ip, r1
 80209a0:	4619      	mov	r1, r3
 80209a2:	4663      	mov	r3, ip
 80209a4:	e000      	b.n	80209a8 <__aeabi_cdcmpeq>
 80209a6:	bf00      	nop

080209a8 <__aeabi_cdcmpeq>:
 80209a8:	b501      	push	{r0, lr}
 80209aa:	f7ff ffb7 	bl	802091c <__cmpdf2>
 80209ae:	2800      	cmp	r0, #0
 80209b0:	bf48      	it	mi
 80209b2:	f110 0f00 	cmnmi.w	r0, #0
 80209b6:	bd01      	pop	{r0, pc}

080209b8 <__aeabi_dcmpeq>:
 80209b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80209bc:	f7ff fff4 	bl	80209a8 <__aeabi_cdcmpeq>
 80209c0:	bf0c      	ite	eq
 80209c2:	2001      	moveq	r0, #1
 80209c4:	2000      	movne	r0, #0
 80209c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80209ca:	bf00      	nop

080209cc <__aeabi_dcmplt>:
 80209cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80209d0:	f7ff ffea 	bl	80209a8 <__aeabi_cdcmpeq>
 80209d4:	bf34      	ite	cc
 80209d6:	2001      	movcc	r0, #1
 80209d8:	2000      	movcs	r0, #0
 80209da:	f85d fb08 	ldr.w	pc, [sp], #8
 80209de:	bf00      	nop

080209e0 <__aeabi_dcmple>:
 80209e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80209e4:	f7ff ffe0 	bl	80209a8 <__aeabi_cdcmpeq>
 80209e8:	bf94      	ite	ls
 80209ea:	2001      	movls	r0, #1
 80209ec:	2000      	movhi	r0, #0
 80209ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80209f2:	bf00      	nop

080209f4 <__aeabi_dcmpge>:
 80209f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80209f8:	f7ff ffce 	bl	8020998 <__aeabi_cdrcmple>
 80209fc:	bf94      	ite	ls
 80209fe:	2001      	movls	r0, #1
 8020a00:	2000      	movhi	r0, #0
 8020a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8020a06:	bf00      	nop

08020a08 <__aeabi_dcmpgt>:
 8020a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8020a0c:	f7ff ffc4 	bl	8020998 <__aeabi_cdrcmple>
 8020a10:	bf34      	ite	cc
 8020a12:	2001      	movcc	r0, #1
 8020a14:	2000      	movcs	r0, #0
 8020a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8020a1a:	bf00      	nop

08020a1c <__aeabi_dcmpun>:
 8020a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8020a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a24:	d102      	bne.n	8020a2c <__aeabi_dcmpun+0x10>
 8020a26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8020a2a:	d10a      	bne.n	8020a42 <__aeabi_dcmpun+0x26>
 8020a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8020a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8020a34:	d102      	bne.n	8020a3c <__aeabi_dcmpun+0x20>
 8020a36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8020a3a:	d102      	bne.n	8020a42 <__aeabi_dcmpun+0x26>
 8020a3c:	f04f 0000 	mov.w	r0, #0
 8020a40:	4770      	bx	lr
 8020a42:	f04f 0001 	mov.w	r0, #1
 8020a46:	4770      	bx	lr

08020a48 <__aeabi_d2iz>:
 8020a48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8020a4c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8020a50:	d215      	bcs.n	8020a7e <__aeabi_d2iz+0x36>
 8020a52:	d511      	bpl.n	8020a78 <__aeabi_d2iz+0x30>
 8020a54:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8020a58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8020a5c:	d912      	bls.n	8020a84 <__aeabi_d2iz+0x3c>
 8020a5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8020a62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8020a66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8020a6a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8020a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8020a72:	bf18      	it	ne
 8020a74:	4240      	negne	r0, r0
 8020a76:	4770      	bx	lr
 8020a78:	f04f 0000 	mov.w	r0, #0
 8020a7c:	4770      	bx	lr
 8020a7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8020a82:	d105      	bne.n	8020a90 <__aeabi_d2iz+0x48>
 8020a84:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8020a88:	bf08      	it	eq
 8020a8a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8020a8e:	4770      	bx	lr
 8020a90:	f04f 0000 	mov.w	r0, #0
 8020a94:	4770      	bx	lr
 8020a96:	bf00      	nop

08020a98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8020a98:	b5b0      	push	{r4, r5, r7, lr}
 8020a9a:	b0ee      	sub	sp, #440	@ 0x1b8
 8020a9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8020a9e:	f000 fa14 	bl	8020eca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8020aa2:	f000 f84d 	bl	8020b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8020aa6:	f000 f89d 	bl	8020be4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
   KalmanStruct filter = {0.1f, 0.1f, 5.0f, 0.1f, 0.0f};
 8020aaa:	4b23      	ldr	r3, [pc, #140]	@ (8020b38 <main+0xa0>)
 8020aac:	f507 74cc 	add.w	r4, r7, #408	@ 0x198
 8020ab0:	461d      	mov	r5, r3
 8020ab2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8020ab4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8020ab6:	682b      	ldr	r3, [r5, #0]
 8020ab8:	6023      	str	r3, [r4, #0]
  // KalmanStruct zero_div_filter = {-1.0f, 1.0f, 0.0f, 0.0f, 0.0f};
//  KalmanStruct overflow_filter = {9e38f, 9e38f, 9e38f, 9e38f, 9e38f};
  float measurement = 0.0f;
 8020aba:	f04f 0300 	mov.w	r3, #0
 8020abe:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  int err_code = 0;
 8020ac2:	2300      	movs	r3, #0
 8020ac4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
//		if (err_code != 0) {
//			return err_code;
//		}
//	}

	for (;measurement < 5.0f; measurement++) {
 8020ac8:	e017      	b.n	8020afa <main+0x62>
			err_code = KalmanFilter(&filter, measurement);
 8020aca:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8020ace:	ed97 0a6d 	vldr	s0, [r7, #436]	@ 0x1b4
 8020ad2:	4618      	mov	r0, r3
 8020ad4:	f7ff fa94 	bl	8020000 <KalmanFilter>
 8020ad8:	f8c7 01b0 	str.w	r0, [r7, #432]	@ 0x1b0
			if (err_code == 1) {
 8020adc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8020ae0:	2b01      	cmp	r3, #1
 8020ae2:	d102      	bne.n	8020aea <main+0x52>
				return err_code;
 8020ae4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8020ae8:	e020      	b.n	8020b2c <main+0x94>
	for (;measurement < 5.0f; measurement++) {
 8020aea:	edd7 7a6d 	vldr	s15, [r7, #436]	@ 0x1b4
 8020aee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8020af2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8020af6:	edc7 7a6d 	vstr	s15, [r7, #436]	@ 0x1b4
 8020afa:	edd7 7a6d 	vldr	s15, [r7, #436]	@ 0x1b4
 8020afe:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8020b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8020b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020b0a:	d4de      	bmi.n	8020aca <main+0x32>
			}
		}

	 float TEST_ARRAY[] = {10.4915760032, 10.1349974709, 9.53992591829, 9.60311878706,
 8020b0c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8020b10:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8020b14:	4a09      	ldr	r2, [pc, #36]	@ (8020b3c <main+0xa4>)
 8020b16:	4618      	mov	r0, r3
 8020b18:	4611      	mov	r1, r2
 8020b1a:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8020b1e:	461a      	mov	r2, r3
 8020b20:	f001 ffe5 	bl	8022aee <memcpy>
	                      9.98208344925, 9.52778805729, 9.69323876912, 9.92987312087,
	                      9.73938925207, 9.60543743477, 9.79600805462, 10.4950988486,
	                      10.2814361401, 9.7985283333, 9.6287888922, 10.4491538991,
	                      9.5799256668};

	 int measurementCount = 101;
 8020b24:	2365      	movs	r3, #101	@ 0x65
 8020b26:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  {
 8020b2a:	e7cd      	b.n	8020ac8 <main+0x30>
//			}
//		}

  }
  /* USER CODE END 3 */
}
 8020b2c:	4618      	mov	r0, r3
 8020b2e:	f507 77dc 	add.w	r7, r7, #440	@ 0x1b8
 8020b32:	46bd      	mov	sp, r7
 8020b34:	bdb0      	pop	{r4, r5, r7, pc}
 8020b36:	bf00      	nop
 8020b38:	08024960 	.word	0x08024960
 8020b3c:	08024974 	.word	0x08024974

08020b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8020b40:	b580      	push	{r7, lr}
 8020b42:	b096      	sub	sp, #88	@ 0x58
 8020b44:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8020b46:	f107 0314 	add.w	r3, r7, #20
 8020b4a:	2244      	movs	r2, #68	@ 0x44
 8020b4c:	2100      	movs	r1, #0
 8020b4e:	4618      	mov	r0, r3
 8020b50:	f001 ff94 	bl	8022a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8020b54:	463b      	mov	r3, r7
 8020b56:	2200      	movs	r2, #0
 8020b58:	601a      	str	r2, [r3, #0]
 8020b5a:	605a      	str	r2, [r3, #4]
 8020b5c:	609a      	str	r2, [r3, #8]
 8020b5e:	60da      	str	r2, [r3, #12]
 8020b60:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8020b62:	2000      	movs	r0, #0
 8020b64:	f000 fb2c 	bl	80211c0 <HAL_PWREx_ControlVoltageScaling>
 8020b68:	4603      	mov	r3, r0
 8020b6a:	2b00      	cmp	r3, #0
 8020b6c:	d001      	beq.n	8020b72 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8020b6e:	f000 f851 	bl	8020c14 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8020b72:	2310      	movs	r3, #16
 8020b74:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8020b76:	2301      	movs	r3, #1
 8020b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8020b7a:	2300      	movs	r3, #0
 8020b7c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8020b7e:	2360      	movs	r3, #96	@ 0x60
 8020b80:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8020b82:	2302      	movs	r3, #2
 8020b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8020b86:	2301      	movs	r3, #1
 8020b88:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8020b8a:	2301      	movs	r3, #1
 8020b8c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8020b8e:	233c      	movs	r3, #60	@ 0x3c
 8020b90:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8020b92:	2302      	movs	r3, #2
 8020b94:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8020b96:	2302      	movs	r3, #2
 8020b98:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8020b9a:	2302      	movs	r3, #2
 8020b9c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8020b9e:	f107 0314 	add.w	r3, r7, #20
 8020ba2:	4618      	mov	r0, r3
 8020ba4:	f000 fbb0 	bl	8021308 <HAL_RCC_OscConfig>
 8020ba8:	4603      	mov	r3, r0
 8020baa:	2b00      	cmp	r3, #0
 8020bac:	d001      	beq.n	8020bb2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8020bae:	f000 f831 	bl	8020c14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8020bb2:	230f      	movs	r3, #15
 8020bb4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8020bb6:	2303      	movs	r3, #3
 8020bb8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8020bba:	2300      	movs	r3, #0
 8020bbc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8020bbe:	2300      	movs	r3, #0
 8020bc0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8020bc2:	2300      	movs	r3, #0
 8020bc4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8020bc6:	463b      	mov	r3, r7
 8020bc8:	2105      	movs	r1, #5
 8020bca:	4618      	mov	r0, r3
 8020bcc:	f000 ffb6 	bl	8021b3c <HAL_RCC_ClockConfig>
 8020bd0:	4603      	mov	r3, r0
 8020bd2:	2b00      	cmp	r3, #0
 8020bd4:	d001      	beq.n	8020bda <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8020bd6:	f000 f81d 	bl	8020c14 <Error_Handler>
  }
}
 8020bda:	bf00      	nop
 8020bdc:	3758      	adds	r7, #88	@ 0x58
 8020bde:	46bd      	mov	sp, r7
 8020be0:	bd80      	pop	{r7, pc}
	...

08020be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8020be4:	b480      	push	{r7}
 8020be6:	b083      	sub	sp, #12
 8020be8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8020bea:	4b09      	ldr	r3, [pc, #36]	@ (8020c10 <MX_GPIO_Init+0x2c>)
 8020bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8020bee:	4a08      	ldr	r2, [pc, #32]	@ (8020c10 <MX_GPIO_Init+0x2c>)
 8020bf0:	f043 0302 	orr.w	r3, r3, #2
 8020bf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8020bf6:	4b06      	ldr	r3, [pc, #24]	@ (8020c10 <MX_GPIO_Init+0x2c>)
 8020bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8020bfa:	f003 0302 	and.w	r3, r3, #2
 8020bfe:	607b      	str	r3, [r7, #4]
 8020c00:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8020c02:	bf00      	nop
 8020c04:	370c      	adds	r7, #12
 8020c06:	46bd      	mov	sp, r7
 8020c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c0c:	4770      	bx	lr
 8020c0e:	bf00      	nop
 8020c10:	40021000 	.word	0x40021000

08020c14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8020c14:	b480      	push	{r7}
 8020c16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8020c18:	b672      	cpsid	i
}
 8020c1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8020c1c:	bf00      	nop
 8020c1e:	e7fd      	b.n	8020c1c <Error_Handler+0x8>

08020c20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8020c20:	b480      	push	{r7}
 8020c22:	b083      	sub	sp, #12
 8020c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8020c26:	4b0f      	ldr	r3, [pc, #60]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8020c2a:	4a0e      	ldr	r2, [pc, #56]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c2c:	f043 0301 	orr.w	r3, r3, #1
 8020c30:	6613      	str	r3, [r2, #96]	@ 0x60
 8020c32:	4b0c      	ldr	r3, [pc, #48]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8020c36:	f003 0301 	and.w	r3, r3, #1
 8020c3a:	607b      	str	r3, [r7, #4]
 8020c3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8020c3e:	4b09      	ldr	r3, [pc, #36]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8020c42:	4a08      	ldr	r2, [pc, #32]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8020c48:	6593      	str	r3, [r2, #88]	@ 0x58
 8020c4a:	4b06      	ldr	r3, [pc, #24]	@ (8020c64 <HAL_MspInit+0x44>)
 8020c4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8020c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8020c52:	603b      	str	r3, [r7, #0]
 8020c54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8020c56:	bf00      	nop
 8020c58:	370c      	adds	r7, #12
 8020c5a:	46bd      	mov	sp, r7
 8020c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c60:	4770      	bx	lr
 8020c62:	bf00      	nop
 8020c64:	40021000 	.word	0x40021000

08020c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8020c68:	b480      	push	{r7}
 8020c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8020c6c:	bf00      	nop
 8020c6e:	e7fd      	b.n	8020c6c <NMI_Handler+0x4>

08020c70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8020c70:	b480      	push	{r7}
 8020c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8020c74:	bf00      	nop
 8020c76:	e7fd      	b.n	8020c74 <HardFault_Handler+0x4>

08020c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8020c78:	b480      	push	{r7}
 8020c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8020c7c:	bf00      	nop
 8020c7e:	e7fd      	b.n	8020c7c <MemManage_Handler+0x4>

08020c80 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8020c80:	b480      	push	{r7}
 8020c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8020c84:	bf00      	nop
 8020c86:	e7fd      	b.n	8020c84 <BusFault_Handler+0x4>

08020c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8020c88:	b480      	push	{r7}
 8020c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8020c8c:	bf00      	nop
 8020c8e:	e7fd      	b.n	8020c8c <UsageFault_Handler+0x4>

08020c90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8020c90:	b480      	push	{r7}
 8020c92:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8020c94:	bf00      	nop
 8020c96:	46bd      	mov	sp, r7
 8020c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020c9c:	4770      	bx	lr

08020c9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8020c9e:	b480      	push	{r7}
 8020ca0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8020ca2:	bf00      	nop
 8020ca4:	46bd      	mov	sp, r7
 8020ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020caa:	4770      	bx	lr

08020cac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8020cac:	b480      	push	{r7}
 8020cae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8020cb0:	bf00      	nop
 8020cb2:	46bd      	mov	sp, r7
 8020cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020cb8:	4770      	bx	lr

08020cba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8020cba:	b580      	push	{r7, lr}
 8020cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8020cbe:	f000 f959 	bl	8020f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8020cc2:	bf00      	nop
 8020cc4:	bd80      	pop	{r7, pc}

08020cc6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8020cc6:	b480      	push	{r7}
 8020cc8:	af00      	add	r7, sp, #0
	return 1;
 8020cca:	2301      	movs	r3, #1
}
 8020ccc:	4618      	mov	r0, r3
 8020cce:	46bd      	mov	sp, r7
 8020cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020cd4:	4770      	bx	lr

08020cd6 <_kill>:

int _kill(int pid, int sig)
{
 8020cd6:	b580      	push	{r7, lr}
 8020cd8:	b082      	sub	sp, #8
 8020cda:	af00      	add	r7, sp, #0
 8020cdc:	6078      	str	r0, [r7, #4]
 8020cde:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8020ce0:	f001 fed8 	bl	8022a94 <__errno>
 8020ce4:	4603      	mov	r3, r0
 8020ce6:	2216      	movs	r2, #22
 8020ce8:	601a      	str	r2, [r3, #0]
	return -1;
 8020cea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8020cee:	4618      	mov	r0, r3
 8020cf0:	3708      	adds	r7, #8
 8020cf2:	46bd      	mov	sp, r7
 8020cf4:	bd80      	pop	{r7, pc}

08020cf6 <_exit>:

void _exit (int status)
{
 8020cf6:	b580      	push	{r7, lr}
 8020cf8:	b082      	sub	sp, #8
 8020cfa:	af00      	add	r7, sp, #0
 8020cfc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8020cfe:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8020d02:	6878      	ldr	r0, [r7, #4]
 8020d04:	f7ff ffe7 	bl	8020cd6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8020d08:	bf00      	nop
 8020d0a:	e7fd      	b.n	8020d08 <_exit+0x12>

08020d0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8020d0c:	b580      	push	{r7, lr}
 8020d0e:	b086      	sub	sp, #24
 8020d10:	af00      	add	r7, sp, #0
 8020d12:	60f8      	str	r0, [r7, #12]
 8020d14:	60b9      	str	r1, [r7, #8]
 8020d16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8020d18:	2300      	movs	r3, #0
 8020d1a:	617b      	str	r3, [r7, #20]
 8020d1c:	e00a      	b.n	8020d34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8020d1e:	f3af 8000 	nop.w
 8020d22:	4601      	mov	r1, r0
 8020d24:	68bb      	ldr	r3, [r7, #8]
 8020d26:	1c5a      	adds	r2, r3, #1
 8020d28:	60ba      	str	r2, [r7, #8]
 8020d2a:	b2ca      	uxtb	r2, r1
 8020d2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8020d2e:	697b      	ldr	r3, [r7, #20]
 8020d30:	3301      	adds	r3, #1
 8020d32:	617b      	str	r3, [r7, #20]
 8020d34:	697a      	ldr	r2, [r7, #20]
 8020d36:	687b      	ldr	r3, [r7, #4]
 8020d38:	429a      	cmp	r2, r3
 8020d3a:	dbf0      	blt.n	8020d1e <_read+0x12>
	}

return len;
 8020d3c:	687b      	ldr	r3, [r7, #4]
}
 8020d3e:	4618      	mov	r0, r3
 8020d40:	3718      	adds	r7, #24
 8020d42:	46bd      	mov	sp, r7
 8020d44:	bd80      	pop	{r7, pc}

08020d46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8020d46:	b580      	push	{r7, lr}
 8020d48:	b086      	sub	sp, #24
 8020d4a:	af00      	add	r7, sp, #0
 8020d4c:	60f8      	str	r0, [r7, #12]
 8020d4e:	60b9      	str	r1, [r7, #8]
 8020d50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8020d52:	2300      	movs	r3, #0
 8020d54:	617b      	str	r3, [r7, #20]
 8020d56:	e009      	b.n	8020d6c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8020d58:	68bb      	ldr	r3, [r7, #8]
 8020d5a:	1c5a      	adds	r2, r3, #1
 8020d5c:	60ba      	str	r2, [r7, #8]
 8020d5e:	781b      	ldrb	r3, [r3, #0]
 8020d60:	4618      	mov	r0, r3
 8020d62:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8020d66:	697b      	ldr	r3, [r7, #20]
 8020d68:	3301      	adds	r3, #1
 8020d6a:	617b      	str	r3, [r7, #20]
 8020d6c:	697a      	ldr	r2, [r7, #20]
 8020d6e:	687b      	ldr	r3, [r7, #4]
 8020d70:	429a      	cmp	r2, r3
 8020d72:	dbf1      	blt.n	8020d58 <_write+0x12>
	}
	return len;
 8020d74:	687b      	ldr	r3, [r7, #4]
}
 8020d76:	4618      	mov	r0, r3
 8020d78:	3718      	adds	r7, #24
 8020d7a:	46bd      	mov	sp, r7
 8020d7c:	bd80      	pop	{r7, pc}

08020d7e <_close>:

int _close(int file)
{
 8020d7e:	b480      	push	{r7}
 8020d80:	b083      	sub	sp, #12
 8020d82:	af00      	add	r7, sp, #0
 8020d84:	6078      	str	r0, [r7, #4]
	return -1;
 8020d86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8020d8a:	4618      	mov	r0, r3
 8020d8c:	370c      	adds	r7, #12
 8020d8e:	46bd      	mov	sp, r7
 8020d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020d94:	4770      	bx	lr

08020d96 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8020d96:	b480      	push	{r7}
 8020d98:	b083      	sub	sp, #12
 8020d9a:	af00      	add	r7, sp, #0
 8020d9c:	6078      	str	r0, [r7, #4]
 8020d9e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8020da0:	683b      	ldr	r3, [r7, #0]
 8020da2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8020da6:	605a      	str	r2, [r3, #4]
	return 0;
 8020da8:	2300      	movs	r3, #0
}
 8020daa:	4618      	mov	r0, r3
 8020dac:	370c      	adds	r7, #12
 8020dae:	46bd      	mov	sp, r7
 8020db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020db4:	4770      	bx	lr

08020db6 <_isatty>:

int _isatty(int file)
{
 8020db6:	b480      	push	{r7}
 8020db8:	b083      	sub	sp, #12
 8020dba:	af00      	add	r7, sp, #0
 8020dbc:	6078      	str	r0, [r7, #4]
	return 1;
 8020dbe:	2301      	movs	r3, #1
}
 8020dc0:	4618      	mov	r0, r3
 8020dc2:	370c      	adds	r7, #12
 8020dc4:	46bd      	mov	sp, r7
 8020dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020dca:	4770      	bx	lr

08020dcc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8020dcc:	b480      	push	{r7}
 8020dce:	b085      	sub	sp, #20
 8020dd0:	af00      	add	r7, sp, #0
 8020dd2:	60f8      	str	r0, [r7, #12]
 8020dd4:	60b9      	str	r1, [r7, #8]
 8020dd6:	607a      	str	r2, [r7, #4]
	return 0;
 8020dd8:	2300      	movs	r3, #0
}
 8020dda:	4618      	mov	r0, r3
 8020ddc:	3714      	adds	r7, #20
 8020dde:	46bd      	mov	sp, r7
 8020de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020de4:	4770      	bx	lr
	...

08020de8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8020de8:	b580      	push	{r7, lr}
 8020dea:	b086      	sub	sp, #24
 8020dec:	af00      	add	r7, sp, #0
 8020dee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8020df0:	4a14      	ldr	r2, [pc, #80]	@ (8020e44 <_sbrk+0x5c>)
 8020df2:	4b15      	ldr	r3, [pc, #84]	@ (8020e48 <_sbrk+0x60>)
 8020df4:	1ad3      	subs	r3, r2, r3
 8020df6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8020df8:	697b      	ldr	r3, [r7, #20]
 8020dfa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8020dfc:	4b13      	ldr	r3, [pc, #76]	@ (8020e4c <_sbrk+0x64>)
 8020dfe:	681b      	ldr	r3, [r3, #0]
 8020e00:	2b00      	cmp	r3, #0
 8020e02:	d102      	bne.n	8020e0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8020e04:	4b11      	ldr	r3, [pc, #68]	@ (8020e4c <_sbrk+0x64>)
 8020e06:	4a12      	ldr	r2, [pc, #72]	@ (8020e50 <_sbrk+0x68>)
 8020e08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8020e0a:	4b10      	ldr	r3, [pc, #64]	@ (8020e4c <_sbrk+0x64>)
 8020e0c:	681a      	ldr	r2, [r3, #0]
 8020e0e:	687b      	ldr	r3, [r7, #4]
 8020e10:	4413      	add	r3, r2
 8020e12:	693a      	ldr	r2, [r7, #16]
 8020e14:	429a      	cmp	r2, r3
 8020e16:	d207      	bcs.n	8020e28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8020e18:	f001 fe3c 	bl	8022a94 <__errno>
 8020e1c:	4603      	mov	r3, r0
 8020e1e:	220c      	movs	r2, #12
 8020e20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8020e22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8020e26:	e009      	b.n	8020e3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8020e28:	4b08      	ldr	r3, [pc, #32]	@ (8020e4c <_sbrk+0x64>)
 8020e2a:	681b      	ldr	r3, [r3, #0]
 8020e2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8020e2e:	4b07      	ldr	r3, [pc, #28]	@ (8020e4c <_sbrk+0x64>)
 8020e30:	681a      	ldr	r2, [r3, #0]
 8020e32:	687b      	ldr	r3, [r7, #4]
 8020e34:	4413      	add	r3, r2
 8020e36:	4a05      	ldr	r2, [pc, #20]	@ (8020e4c <_sbrk+0x64>)
 8020e38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8020e3a:	68fb      	ldr	r3, [r7, #12]
}
 8020e3c:	4618      	mov	r0, r3
 8020e3e:	3718      	adds	r7, #24
 8020e40:	46bd      	mov	sp, r7
 8020e42:	bd80      	pop	{r7, pc}
 8020e44:	200a0000 	.word	0x200a0000
 8020e48:	00000400 	.word	0x00000400
 8020e4c:	200001f0 	.word	0x200001f0
 8020e50:	20000348 	.word	0x20000348

08020e54 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8020e54:	b480      	push	{r7}
 8020e56:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8020e58:	4b06      	ldr	r3, [pc, #24]	@ (8020e74 <SystemInit+0x20>)
 8020e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8020e5e:	4a05      	ldr	r2, [pc, #20]	@ (8020e74 <SystemInit+0x20>)
 8020e60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8020e64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8020e68:	bf00      	nop
 8020e6a:	46bd      	mov	sp, r7
 8020e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020e70:	4770      	bx	lr
 8020e72:	bf00      	nop
 8020e74:	e000ed00 	.word	0xe000ed00

08020e78 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8020e78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8020eb0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8020e7c:	f7ff ffea 	bl	8020e54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8020e80:	480c      	ldr	r0, [pc, #48]	@ (8020eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8020e82:	490d      	ldr	r1, [pc, #52]	@ (8020eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8020e84:	4a0d      	ldr	r2, [pc, #52]	@ (8020ebc <LoopForever+0xe>)
  movs r3, #0
 8020e86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8020e88:	e002      	b.n	8020e90 <LoopCopyDataInit>

08020e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8020e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8020e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8020e8e:	3304      	adds	r3, #4

08020e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8020e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8020e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8020e94:	d3f9      	bcc.n	8020e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8020e96:	4a0a      	ldr	r2, [pc, #40]	@ (8020ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8020e98:	4c0a      	ldr	r4, [pc, #40]	@ (8020ec4 <LoopForever+0x16>)
  movs r3, #0
 8020e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8020e9c:	e001      	b.n	8020ea2 <LoopFillZerobss>

08020e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8020e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8020ea0:	3204      	adds	r2, #4

08020ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8020ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8020ea4:	d3fb      	bcc.n	8020e9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8020ea6:	f001 fdfb 	bl	8022aa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8020eaa:	f7ff fdf5 	bl	8020a98 <main>

08020eae <LoopForever>:

LoopForever:
    b LoopForever
 8020eae:	e7fe      	b.n	8020eae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8020eb0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8020eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8020eb8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8020ebc:	08024ec8 	.word	0x08024ec8
  ldr r2, =_sbss
 8020ec0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8020ec4:	20000344 	.word	0x20000344

08020ec8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8020ec8:	e7fe      	b.n	8020ec8 <ADC1_IRQHandler>

08020eca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8020eca:	b580      	push	{r7, lr}
 8020ecc:	b082      	sub	sp, #8
 8020ece:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8020ed0:	2300      	movs	r3, #0
 8020ed2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8020ed4:	2003      	movs	r0, #3
 8020ed6:	f000 f91f 	bl	8021118 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8020eda:	2000      	movs	r0, #0
 8020edc:	f000 f80e 	bl	8020efc <HAL_InitTick>
 8020ee0:	4603      	mov	r3, r0
 8020ee2:	2b00      	cmp	r3, #0
 8020ee4:	d002      	beq.n	8020eec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8020ee6:	2301      	movs	r3, #1
 8020ee8:	71fb      	strb	r3, [r7, #7]
 8020eea:	e001      	b.n	8020ef0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8020eec:	f7ff fe98 	bl	8020c20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8020ef0:	79fb      	ldrb	r3, [r7, #7]
}
 8020ef2:	4618      	mov	r0, r3
 8020ef4:	3708      	adds	r7, #8
 8020ef6:	46bd      	mov	sp, r7
 8020ef8:	bd80      	pop	{r7, pc}
	...

08020efc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8020efc:	b580      	push	{r7, lr}
 8020efe:	b084      	sub	sp, #16
 8020f00:	af00      	add	r7, sp, #0
 8020f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8020f04:	2300      	movs	r3, #0
 8020f06:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8020f08:	4b17      	ldr	r3, [pc, #92]	@ (8020f68 <HAL_InitTick+0x6c>)
 8020f0a:	781b      	ldrb	r3, [r3, #0]
 8020f0c:	2b00      	cmp	r3, #0
 8020f0e:	d023      	beq.n	8020f58 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8020f10:	4b16      	ldr	r3, [pc, #88]	@ (8020f6c <HAL_InitTick+0x70>)
 8020f12:	681a      	ldr	r2, [r3, #0]
 8020f14:	4b14      	ldr	r3, [pc, #80]	@ (8020f68 <HAL_InitTick+0x6c>)
 8020f16:	781b      	ldrb	r3, [r3, #0]
 8020f18:	4619      	mov	r1, r3
 8020f1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8020f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8020f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8020f26:	4618      	mov	r0, r3
 8020f28:	f000 f91d 	bl	8021166 <HAL_SYSTICK_Config>
 8020f2c:	4603      	mov	r3, r0
 8020f2e:	2b00      	cmp	r3, #0
 8020f30:	d10f      	bne.n	8020f52 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8020f32:	687b      	ldr	r3, [r7, #4]
 8020f34:	2b0f      	cmp	r3, #15
 8020f36:	d809      	bhi.n	8020f4c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8020f38:	2200      	movs	r2, #0
 8020f3a:	6879      	ldr	r1, [r7, #4]
 8020f3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8020f40:	f000 f8f5 	bl	802112e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8020f44:	4a0a      	ldr	r2, [pc, #40]	@ (8020f70 <HAL_InitTick+0x74>)
 8020f46:	687b      	ldr	r3, [r7, #4]
 8020f48:	6013      	str	r3, [r2, #0]
 8020f4a:	e007      	b.n	8020f5c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8020f4c:	2301      	movs	r3, #1
 8020f4e:	73fb      	strb	r3, [r7, #15]
 8020f50:	e004      	b.n	8020f5c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8020f52:	2301      	movs	r3, #1
 8020f54:	73fb      	strb	r3, [r7, #15]
 8020f56:	e001      	b.n	8020f5c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8020f58:	2301      	movs	r3, #1
 8020f5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8020f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8020f5e:	4618      	mov	r0, r3
 8020f60:	3710      	adds	r7, #16
 8020f62:	46bd      	mov	sp, r7
 8020f64:	bd80      	pop	{r7, pc}
 8020f66:	bf00      	nop
 8020f68:	20000008 	.word	0x20000008
 8020f6c:	20000000 	.word	0x20000000
 8020f70:	20000004 	.word	0x20000004

08020f74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8020f74:	b480      	push	{r7}
 8020f76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8020f78:	4b06      	ldr	r3, [pc, #24]	@ (8020f94 <HAL_IncTick+0x20>)
 8020f7a:	781b      	ldrb	r3, [r3, #0]
 8020f7c:	461a      	mov	r2, r3
 8020f7e:	4b06      	ldr	r3, [pc, #24]	@ (8020f98 <HAL_IncTick+0x24>)
 8020f80:	681b      	ldr	r3, [r3, #0]
 8020f82:	4413      	add	r3, r2
 8020f84:	4a04      	ldr	r2, [pc, #16]	@ (8020f98 <HAL_IncTick+0x24>)
 8020f86:	6013      	str	r3, [r2, #0]
}
 8020f88:	bf00      	nop
 8020f8a:	46bd      	mov	sp, r7
 8020f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020f90:	4770      	bx	lr
 8020f92:	bf00      	nop
 8020f94:	20000008 	.word	0x20000008
 8020f98:	200001f4 	.word	0x200001f4

08020f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8020f9c:	b480      	push	{r7}
 8020f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8020fa0:	4b03      	ldr	r3, [pc, #12]	@ (8020fb0 <HAL_GetTick+0x14>)
 8020fa2:	681b      	ldr	r3, [r3, #0]
}
 8020fa4:	4618      	mov	r0, r3
 8020fa6:	46bd      	mov	sp, r7
 8020fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020fac:	4770      	bx	lr
 8020fae:	bf00      	nop
 8020fb0:	200001f4 	.word	0x200001f4

08020fb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8020fb4:	b480      	push	{r7}
 8020fb6:	b085      	sub	sp, #20
 8020fb8:	af00      	add	r7, sp, #0
 8020fba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8020fbc:	687b      	ldr	r3, [r7, #4]
 8020fbe:	f003 0307 	and.w	r3, r3, #7
 8020fc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8020fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8020ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8020fc6:	68db      	ldr	r3, [r3, #12]
 8020fc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8020fca:	68ba      	ldr	r2, [r7, #8]
 8020fcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8020fd0:	4013      	ands	r3, r2
 8020fd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8020fd4:	68fb      	ldr	r3, [r7, #12]
 8020fd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8020fd8:	68bb      	ldr	r3, [r7, #8]
 8020fda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8020fdc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8020fe0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8020fe4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8020fe6:	4a04      	ldr	r2, [pc, #16]	@ (8020ff8 <__NVIC_SetPriorityGrouping+0x44>)
 8020fe8:	68bb      	ldr	r3, [r7, #8]
 8020fea:	60d3      	str	r3, [r2, #12]
}
 8020fec:	bf00      	nop
 8020fee:	3714      	adds	r7, #20
 8020ff0:	46bd      	mov	sp, r7
 8020ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8020ff6:	4770      	bx	lr
 8020ff8:	e000ed00 	.word	0xe000ed00

08020ffc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8020ffc:	b480      	push	{r7}
 8020ffe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8021000:	4b04      	ldr	r3, [pc, #16]	@ (8021014 <__NVIC_GetPriorityGrouping+0x18>)
 8021002:	68db      	ldr	r3, [r3, #12]
 8021004:	0a1b      	lsrs	r3, r3, #8
 8021006:	f003 0307 	and.w	r3, r3, #7
}
 802100a:	4618      	mov	r0, r3
 802100c:	46bd      	mov	sp, r7
 802100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021012:	4770      	bx	lr
 8021014:	e000ed00 	.word	0xe000ed00

08021018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8021018:	b480      	push	{r7}
 802101a:	b083      	sub	sp, #12
 802101c:	af00      	add	r7, sp, #0
 802101e:	4603      	mov	r3, r0
 8021020:	6039      	str	r1, [r7, #0]
 8021022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8021024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021028:	2b00      	cmp	r3, #0
 802102a:	db0a      	blt.n	8021042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 802102c:	683b      	ldr	r3, [r7, #0]
 802102e:	b2da      	uxtb	r2, r3
 8021030:	490c      	ldr	r1, [pc, #48]	@ (8021064 <__NVIC_SetPriority+0x4c>)
 8021032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8021036:	0112      	lsls	r2, r2, #4
 8021038:	b2d2      	uxtb	r2, r2
 802103a:	440b      	add	r3, r1
 802103c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8021040:	e00a      	b.n	8021058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8021042:	683b      	ldr	r3, [r7, #0]
 8021044:	b2da      	uxtb	r2, r3
 8021046:	4908      	ldr	r1, [pc, #32]	@ (8021068 <__NVIC_SetPriority+0x50>)
 8021048:	79fb      	ldrb	r3, [r7, #7]
 802104a:	f003 030f 	and.w	r3, r3, #15
 802104e:	3b04      	subs	r3, #4
 8021050:	0112      	lsls	r2, r2, #4
 8021052:	b2d2      	uxtb	r2, r2
 8021054:	440b      	add	r3, r1
 8021056:	761a      	strb	r2, [r3, #24]
}
 8021058:	bf00      	nop
 802105a:	370c      	adds	r7, #12
 802105c:	46bd      	mov	sp, r7
 802105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021062:	4770      	bx	lr
 8021064:	e000e100 	.word	0xe000e100
 8021068:	e000ed00 	.word	0xe000ed00

0802106c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802106c:	b480      	push	{r7}
 802106e:	b089      	sub	sp, #36	@ 0x24
 8021070:	af00      	add	r7, sp, #0
 8021072:	60f8      	str	r0, [r7, #12]
 8021074:	60b9      	str	r1, [r7, #8]
 8021076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8021078:	68fb      	ldr	r3, [r7, #12]
 802107a:	f003 0307 	and.w	r3, r3, #7
 802107e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8021080:	69fb      	ldr	r3, [r7, #28]
 8021082:	f1c3 0307 	rsb	r3, r3, #7
 8021086:	2b04      	cmp	r3, #4
 8021088:	bf28      	it	cs
 802108a:	2304      	movcs	r3, #4
 802108c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 802108e:	69fb      	ldr	r3, [r7, #28]
 8021090:	3304      	adds	r3, #4
 8021092:	2b06      	cmp	r3, #6
 8021094:	d902      	bls.n	802109c <NVIC_EncodePriority+0x30>
 8021096:	69fb      	ldr	r3, [r7, #28]
 8021098:	3b03      	subs	r3, #3
 802109a:	e000      	b.n	802109e <NVIC_EncodePriority+0x32>
 802109c:	2300      	movs	r3, #0
 802109e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80210a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80210a4:	69bb      	ldr	r3, [r7, #24]
 80210a6:	fa02 f303 	lsl.w	r3, r2, r3
 80210aa:	43da      	mvns	r2, r3
 80210ac:	68bb      	ldr	r3, [r7, #8]
 80210ae:	401a      	ands	r2, r3
 80210b0:	697b      	ldr	r3, [r7, #20]
 80210b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80210b4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80210b8:	697b      	ldr	r3, [r7, #20]
 80210ba:	fa01 f303 	lsl.w	r3, r1, r3
 80210be:	43d9      	mvns	r1, r3
 80210c0:	687b      	ldr	r3, [r7, #4]
 80210c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80210c4:	4313      	orrs	r3, r2
         );
}
 80210c6:	4618      	mov	r0, r3
 80210c8:	3724      	adds	r7, #36	@ 0x24
 80210ca:	46bd      	mov	sp, r7
 80210cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80210d0:	4770      	bx	lr
	...

080210d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80210d4:	b580      	push	{r7, lr}
 80210d6:	b082      	sub	sp, #8
 80210d8:	af00      	add	r7, sp, #0
 80210da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80210dc:	687b      	ldr	r3, [r7, #4]
 80210de:	3b01      	subs	r3, #1
 80210e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80210e4:	d301      	bcc.n	80210ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80210e6:	2301      	movs	r3, #1
 80210e8:	e00f      	b.n	802110a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80210ea:	4a0a      	ldr	r2, [pc, #40]	@ (8021114 <SysTick_Config+0x40>)
 80210ec:	687b      	ldr	r3, [r7, #4]
 80210ee:	3b01      	subs	r3, #1
 80210f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80210f2:	210f      	movs	r1, #15
 80210f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80210f8:	f7ff ff8e 	bl	8021018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80210fc:	4b05      	ldr	r3, [pc, #20]	@ (8021114 <SysTick_Config+0x40>)
 80210fe:	2200      	movs	r2, #0
 8021100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8021102:	4b04      	ldr	r3, [pc, #16]	@ (8021114 <SysTick_Config+0x40>)
 8021104:	2207      	movs	r2, #7
 8021106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8021108:	2300      	movs	r3, #0
}
 802110a:	4618      	mov	r0, r3
 802110c:	3708      	adds	r7, #8
 802110e:	46bd      	mov	sp, r7
 8021110:	bd80      	pop	{r7, pc}
 8021112:	bf00      	nop
 8021114:	e000e010 	.word	0xe000e010

08021118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8021118:	b580      	push	{r7, lr}
 802111a:	b082      	sub	sp, #8
 802111c:	af00      	add	r7, sp, #0
 802111e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8021120:	6878      	ldr	r0, [r7, #4]
 8021122:	f7ff ff47 	bl	8020fb4 <__NVIC_SetPriorityGrouping>
}
 8021126:	bf00      	nop
 8021128:	3708      	adds	r7, #8
 802112a:	46bd      	mov	sp, r7
 802112c:	bd80      	pop	{r7, pc}

0802112e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 802112e:	b580      	push	{r7, lr}
 8021130:	b086      	sub	sp, #24
 8021132:	af00      	add	r7, sp, #0
 8021134:	4603      	mov	r3, r0
 8021136:	60b9      	str	r1, [r7, #8]
 8021138:	607a      	str	r2, [r7, #4]
 802113a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 802113c:	2300      	movs	r3, #0
 802113e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8021140:	f7ff ff5c 	bl	8020ffc <__NVIC_GetPriorityGrouping>
 8021144:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8021146:	687a      	ldr	r2, [r7, #4]
 8021148:	68b9      	ldr	r1, [r7, #8]
 802114a:	6978      	ldr	r0, [r7, #20]
 802114c:	f7ff ff8e 	bl	802106c <NVIC_EncodePriority>
 8021150:	4602      	mov	r2, r0
 8021152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8021156:	4611      	mov	r1, r2
 8021158:	4618      	mov	r0, r3
 802115a:	f7ff ff5d 	bl	8021018 <__NVIC_SetPriority>
}
 802115e:	bf00      	nop
 8021160:	3718      	adds	r7, #24
 8021162:	46bd      	mov	sp, r7
 8021164:	bd80      	pop	{r7, pc}

08021166 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8021166:	b580      	push	{r7, lr}
 8021168:	b082      	sub	sp, #8
 802116a:	af00      	add	r7, sp, #0
 802116c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 802116e:	6878      	ldr	r0, [r7, #4]
 8021170:	f7ff ffb0 	bl	80210d4 <SysTick_Config>
 8021174:	4603      	mov	r3, r0
}
 8021176:	4618      	mov	r0, r3
 8021178:	3708      	adds	r7, #8
 802117a:	46bd      	mov	sp, r7
 802117c:	bd80      	pop	{r7, pc}
	...

08021180 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8021180:	b480      	push	{r7}
 8021182:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8021184:	4b0d      	ldr	r3, [pc, #52]	@ (80211bc <HAL_PWREx_GetVoltageRange+0x3c>)
 8021186:	681b      	ldr	r3, [r3, #0]
 8021188:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 802118c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8021190:	d102      	bne.n	8021198 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8021192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8021196:	e00b      	b.n	80211b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8021198:	4b08      	ldr	r3, [pc, #32]	@ (80211bc <HAL_PWREx_GetVoltageRange+0x3c>)
 802119a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802119e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80211a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80211a6:	d102      	bne.n	80211ae <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80211a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80211ac:	e000      	b.n	80211b0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80211ae:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80211b0:	4618      	mov	r0, r3
 80211b2:	46bd      	mov	sp, r7
 80211b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80211b8:	4770      	bx	lr
 80211ba:	bf00      	nop
 80211bc:	40007000 	.word	0x40007000

080211c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80211c0:	b480      	push	{r7}
 80211c2:	b085      	sub	sp, #20
 80211c4:	af00      	add	r7, sp, #0
 80211c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80211c8:	687b      	ldr	r3, [r7, #4]
 80211ca:	2b00      	cmp	r3, #0
 80211cc:	d141      	bne.n	8021252 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80211ce:	4b4b      	ldr	r3, [pc, #300]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80211d0:	681b      	ldr	r3, [r3, #0]
 80211d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80211d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80211da:	d131      	bne.n	8021240 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80211dc:	4b47      	ldr	r3, [pc, #284]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80211de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80211e2:	4a46      	ldr	r2, [pc, #280]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80211e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80211e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80211ec:	4b43      	ldr	r3, [pc, #268]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80211ee:	681b      	ldr	r3, [r3, #0]
 80211f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80211f4:	4a41      	ldr	r2, [pc, #260]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80211f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80211fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80211fc:	4b40      	ldr	r3, [pc, #256]	@ (8021300 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80211fe:	681b      	ldr	r3, [r3, #0]
 8021200:	2232      	movs	r2, #50	@ 0x32
 8021202:	fb02 f303 	mul.w	r3, r2, r3
 8021206:	4a3f      	ldr	r2, [pc, #252]	@ (8021304 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8021208:	fba2 2303 	umull	r2, r3, r2, r3
 802120c:	0c9b      	lsrs	r3, r3, #18
 802120e:	3301      	adds	r3, #1
 8021210:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8021212:	e002      	b.n	802121a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8021214:	68fb      	ldr	r3, [r7, #12]
 8021216:	3b01      	subs	r3, #1
 8021218:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 802121a:	4b38      	ldr	r3, [pc, #224]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 802121c:	695b      	ldr	r3, [r3, #20]
 802121e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8021222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8021226:	d102      	bne.n	802122e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8021228:	68fb      	ldr	r3, [r7, #12]
 802122a:	2b00      	cmp	r3, #0
 802122c:	d1f2      	bne.n	8021214 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 802122e:	4b33      	ldr	r3, [pc, #204]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8021230:	695b      	ldr	r3, [r3, #20]
 8021232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8021236:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 802123a:	d158      	bne.n	80212ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 802123c:	2303      	movs	r3, #3
 802123e:	e057      	b.n	80212f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8021240:	4b2e      	ldr	r3, [pc, #184]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8021242:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8021246:	4a2d      	ldr	r2, [pc, #180]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8021248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 802124c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8021250:	e04d      	b.n	80212ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8021252:	687b      	ldr	r3, [r7, #4]
 8021254:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8021258:	d141      	bne.n	80212de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 802125a:	4b28      	ldr	r3, [pc, #160]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 802125c:	681b      	ldr	r3, [r3, #0]
 802125e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8021262:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8021266:	d131      	bne.n	80212cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8021268:	4b24      	ldr	r3, [pc, #144]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 802126a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 802126e:	4a23      	ldr	r2, [pc, #140]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8021270:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8021274:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8021278:	4b20      	ldr	r3, [pc, #128]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 802127a:	681b      	ldr	r3, [r3, #0]
 802127c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8021280:	4a1e      	ldr	r2, [pc, #120]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8021282:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8021286:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8021288:	4b1d      	ldr	r3, [pc, #116]	@ (8021300 <HAL_PWREx_ControlVoltageScaling+0x140>)
 802128a:	681b      	ldr	r3, [r3, #0]
 802128c:	2232      	movs	r2, #50	@ 0x32
 802128e:	fb02 f303 	mul.w	r3, r2, r3
 8021292:	4a1c      	ldr	r2, [pc, #112]	@ (8021304 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8021294:	fba2 2303 	umull	r2, r3, r2, r3
 8021298:	0c9b      	lsrs	r3, r3, #18
 802129a:	3301      	adds	r3, #1
 802129c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 802129e:	e002      	b.n	80212a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80212a0:	68fb      	ldr	r3, [r7, #12]
 80212a2:	3b01      	subs	r3, #1
 80212a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80212a6:	4b15      	ldr	r3, [pc, #84]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212a8:	695b      	ldr	r3, [r3, #20]
 80212aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80212ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80212b2:	d102      	bne.n	80212ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80212b4:	68fb      	ldr	r3, [r7, #12]
 80212b6:	2b00      	cmp	r3, #0
 80212b8:	d1f2      	bne.n	80212a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80212ba:	4b10      	ldr	r3, [pc, #64]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212bc:	695b      	ldr	r3, [r3, #20]
 80212be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80212c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80212c6:	d112      	bne.n	80212ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80212c8:	2303      	movs	r3, #3
 80212ca:	e011      	b.n	80212f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80212cc:	4b0b      	ldr	r3, [pc, #44]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80212d2:	4a0a      	ldr	r2, [pc, #40]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80212d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80212dc:	e007      	b.n	80212ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80212de:	4b07      	ldr	r3, [pc, #28]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212e0:	681b      	ldr	r3, [r3, #0]
 80212e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80212e6:	4a05      	ldr	r2, [pc, #20]	@ (80212fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80212e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80212ec:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80212ee:	2300      	movs	r3, #0
}
 80212f0:	4618      	mov	r0, r3
 80212f2:	3714      	adds	r7, #20
 80212f4:	46bd      	mov	sp, r7
 80212f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80212fa:	4770      	bx	lr
 80212fc:	40007000 	.word	0x40007000
 8021300:	20000000 	.word	0x20000000
 8021304:	431bde83 	.word	0x431bde83

08021308 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8021308:	b580      	push	{r7, lr}
 802130a:	b088      	sub	sp, #32
 802130c:	af00      	add	r7, sp, #0
 802130e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8021310:	687b      	ldr	r3, [r7, #4]
 8021312:	2b00      	cmp	r3, #0
 8021314:	d102      	bne.n	802131c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8021316:	2301      	movs	r3, #1
 8021318:	f000 bc08 	b.w	8021b2c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 802131c:	4b96      	ldr	r3, [pc, #600]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802131e:	689b      	ldr	r3, [r3, #8]
 8021320:	f003 030c 	and.w	r3, r3, #12
 8021324:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8021326:	4b94      	ldr	r3, [pc, #592]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021328:	68db      	ldr	r3, [r3, #12]
 802132a:	f003 0303 	and.w	r3, r3, #3
 802132e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8021330:	687b      	ldr	r3, [r7, #4]
 8021332:	681b      	ldr	r3, [r3, #0]
 8021334:	f003 0310 	and.w	r3, r3, #16
 8021338:	2b00      	cmp	r3, #0
 802133a:	f000 80e4 	beq.w	8021506 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 802133e:	69bb      	ldr	r3, [r7, #24]
 8021340:	2b00      	cmp	r3, #0
 8021342:	d007      	beq.n	8021354 <HAL_RCC_OscConfig+0x4c>
 8021344:	69bb      	ldr	r3, [r7, #24]
 8021346:	2b0c      	cmp	r3, #12
 8021348:	f040 808b 	bne.w	8021462 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 802134c:	697b      	ldr	r3, [r7, #20]
 802134e:	2b01      	cmp	r3, #1
 8021350:	f040 8087 	bne.w	8021462 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8021354:	4b88      	ldr	r3, [pc, #544]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021356:	681b      	ldr	r3, [r3, #0]
 8021358:	f003 0302 	and.w	r3, r3, #2
 802135c:	2b00      	cmp	r3, #0
 802135e:	d005      	beq.n	802136c <HAL_RCC_OscConfig+0x64>
 8021360:	687b      	ldr	r3, [r7, #4]
 8021362:	699b      	ldr	r3, [r3, #24]
 8021364:	2b00      	cmp	r3, #0
 8021366:	d101      	bne.n	802136c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8021368:	2301      	movs	r3, #1
 802136a:	e3df      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 802136c:	687b      	ldr	r3, [r7, #4]
 802136e:	6a1a      	ldr	r2, [r3, #32]
 8021370:	4b81      	ldr	r3, [pc, #516]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021372:	681b      	ldr	r3, [r3, #0]
 8021374:	f003 0308 	and.w	r3, r3, #8
 8021378:	2b00      	cmp	r3, #0
 802137a:	d004      	beq.n	8021386 <HAL_RCC_OscConfig+0x7e>
 802137c:	4b7e      	ldr	r3, [pc, #504]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802137e:	681b      	ldr	r3, [r3, #0]
 8021380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021384:	e005      	b.n	8021392 <HAL_RCC_OscConfig+0x8a>
 8021386:	4b7c      	ldr	r3, [pc, #496]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021388:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 802138c:	091b      	lsrs	r3, r3, #4
 802138e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021392:	4293      	cmp	r3, r2
 8021394:	d223      	bcs.n	80213de <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8021396:	687b      	ldr	r3, [r7, #4]
 8021398:	6a1b      	ldr	r3, [r3, #32]
 802139a:	4618      	mov	r0, r3
 802139c:	f000 fd94 	bl	8021ec8 <RCC_SetFlashLatencyFromMSIRange>
 80213a0:	4603      	mov	r3, r0
 80213a2:	2b00      	cmp	r3, #0
 80213a4:	d001      	beq.n	80213aa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80213a6:	2301      	movs	r3, #1
 80213a8:	e3c0      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80213aa:	4b73      	ldr	r3, [pc, #460]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213ac:	681b      	ldr	r3, [r3, #0]
 80213ae:	4a72      	ldr	r2, [pc, #456]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213b0:	f043 0308 	orr.w	r3, r3, #8
 80213b4:	6013      	str	r3, [r2, #0]
 80213b6:	4b70      	ldr	r3, [pc, #448]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213b8:	681b      	ldr	r3, [r3, #0]
 80213ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80213be:	687b      	ldr	r3, [r7, #4]
 80213c0:	6a1b      	ldr	r3, [r3, #32]
 80213c2:	496d      	ldr	r1, [pc, #436]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213c4:	4313      	orrs	r3, r2
 80213c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80213c8:	4b6b      	ldr	r3, [pc, #428]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213ca:	685b      	ldr	r3, [r3, #4]
 80213cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80213d0:	687b      	ldr	r3, [r7, #4]
 80213d2:	69db      	ldr	r3, [r3, #28]
 80213d4:	021b      	lsls	r3, r3, #8
 80213d6:	4968      	ldr	r1, [pc, #416]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213d8:	4313      	orrs	r3, r2
 80213da:	604b      	str	r3, [r1, #4]
 80213dc:	e025      	b.n	802142a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80213de:	4b66      	ldr	r3, [pc, #408]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213e0:	681b      	ldr	r3, [r3, #0]
 80213e2:	4a65      	ldr	r2, [pc, #404]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213e4:	f043 0308 	orr.w	r3, r3, #8
 80213e8:	6013      	str	r3, [r2, #0]
 80213ea:	4b63      	ldr	r3, [pc, #396]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213ec:	681b      	ldr	r3, [r3, #0]
 80213ee:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80213f2:	687b      	ldr	r3, [r7, #4]
 80213f4:	6a1b      	ldr	r3, [r3, #32]
 80213f6:	4960      	ldr	r1, [pc, #384]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213f8:	4313      	orrs	r3, r2
 80213fa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80213fc:	4b5e      	ldr	r3, [pc, #376]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80213fe:	685b      	ldr	r3, [r3, #4]
 8021400:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8021404:	687b      	ldr	r3, [r7, #4]
 8021406:	69db      	ldr	r3, [r3, #28]
 8021408:	021b      	lsls	r3, r3, #8
 802140a:	495b      	ldr	r1, [pc, #364]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802140c:	4313      	orrs	r3, r2
 802140e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8021410:	69bb      	ldr	r3, [r7, #24]
 8021412:	2b00      	cmp	r3, #0
 8021414:	d109      	bne.n	802142a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8021416:	687b      	ldr	r3, [r7, #4]
 8021418:	6a1b      	ldr	r3, [r3, #32]
 802141a:	4618      	mov	r0, r3
 802141c:	f000 fd54 	bl	8021ec8 <RCC_SetFlashLatencyFromMSIRange>
 8021420:	4603      	mov	r3, r0
 8021422:	2b00      	cmp	r3, #0
 8021424:	d001      	beq.n	802142a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8021426:	2301      	movs	r3, #1
 8021428:	e380      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 802142a:	f000 fcc1 	bl	8021db0 <HAL_RCC_GetSysClockFreq>
 802142e:	4602      	mov	r2, r0
 8021430:	4b51      	ldr	r3, [pc, #324]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021432:	689b      	ldr	r3, [r3, #8]
 8021434:	091b      	lsrs	r3, r3, #4
 8021436:	f003 030f 	and.w	r3, r3, #15
 802143a:	4950      	ldr	r1, [pc, #320]	@ (802157c <HAL_RCC_OscConfig+0x274>)
 802143c:	5ccb      	ldrb	r3, [r1, r3]
 802143e:	f003 031f 	and.w	r3, r3, #31
 8021442:	fa22 f303 	lsr.w	r3, r2, r3
 8021446:	4a4e      	ldr	r2, [pc, #312]	@ (8021580 <HAL_RCC_OscConfig+0x278>)
 8021448:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 802144a:	4b4e      	ldr	r3, [pc, #312]	@ (8021584 <HAL_RCC_OscConfig+0x27c>)
 802144c:	681b      	ldr	r3, [r3, #0]
 802144e:	4618      	mov	r0, r3
 8021450:	f7ff fd54 	bl	8020efc <HAL_InitTick>
 8021454:	4603      	mov	r3, r0
 8021456:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8021458:	7bfb      	ldrb	r3, [r7, #15]
 802145a:	2b00      	cmp	r3, #0
 802145c:	d052      	beq.n	8021504 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 802145e:	7bfb      	ldrb	r3, [r7, #15]
 8021460:	e364      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8021462:	687b      	ldr	r3, [r7, #4]
 8021464:	699b      	ldr	r3, [r3, #24]
 8021466:	2b00      	cmp	r3, #0
 8021468:	d032      	beq.n	80214d0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 802146a:	4b43      	ldr	r3, [pc, #268]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802146c:	681b      	ldr	r3, [r3, #0]
 802146e:	4a42      	ldr	r2, [pc, #264]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021470:	f043 0301 	orr.w	r3, r3, #1
 8021474:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8021476:	f7ff fd91 	bl	8020f9c <HAL_GetTick>
 802147a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 802147c:	e008      	b.n	8021490 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 802147e:	f7ff fd8d 	bl	8020f9c <HAL_GetTick>
 8021482:	4602      	mov	r2, r0
 8021484:	693b      	ldr	r3, [r7, #16]
 8021486:	1ad3      	subs	r3, r2, r3
 8021488:	2b02      	cmp	r3, #2
 802148a:	d901      	bls.n	8021490 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 802148c:	2303      	movs	r3, #3
 802148e:	e34d      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8021490:	4b39      	ldr	r3, [pc, #228]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021492:	681b      	ldr	r3, [r3, #0]
 8021494:	f003 0302 	and.w	r3, r3, #2
 8021498:	2b00      	cmp	r3, #0
 802149a:	d0f0      	beq.n	802147e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 802149c:	4b36      	ldr	r3, [pc, #216]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802149e:	681b      	ldr	r3, [r3, #0]
 80214a0:	4a35      	ldr	r2, [pc, #212]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214a2:	f043 0308 	orr.w	r3, r3, #8
 80214a6:	6013      	str	r3, [r2, #0]
 80214a8:	4b33      	ldr	r3, [pc, #204]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214aa:	681b      	ldr	r3, [r3, #0]
 80214ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80214b0:	687b      	ldr	r3, [r7, #4]
 80214b2:	6a1b      	ldr	r3, [r3, #32]
 80214b4:	4930      	ldr	r1, [pc, #192]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214b6:	4313      	orrs	r3, r2
 80214b8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80214ba:	4b2f      	ldr	r3, [pc, #188]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214bc:	685b      	ldr	r3, [r3, #4]
 80214be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80214c2:	687b      	ldr	r3, [r7, #4]
 80214c4:	69db      	ldr	r3, [r3, #28]
 80214c6:	021b      	lsls	r3, r3, #8
 80214c8:	492b      	ldr	r1, [pc, #172]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214ca:	4313      	orrs	r3, r2
 80214cc:	604b      	str	r3, [r1, #4]
 80214ce:	e01a      	b.n	8021506 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80214d0:	4b29      	ldr	r3, [pc, #164]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214d2:	681b      	ldr	r3, [r3, #0]
 80214d4:	4a28      	ldr	r2, [pc, #160]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214d6:	f023 0301 	bic.w	r3, r3, #1
 80214da:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80214dc:	f7ff fd5e 	bl	8020f9c <HAL_GetTick>
 80214e0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80214e2:	e008      	b.n	80214f6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80214e4:	f7ff fd5a 	bl	8020f9c <HAL_GetTick>
 80214e8:	4602      	mov	r2, r0
 80214ea:	693b      	ldr	r3, [r7, #16]
 80214ec:	1ad3      	subs	r3, r2, r3
 80214ee:	2b02      	cmp	r3, #2
 80214f0:	d901      	bls.n	80214f6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80214f2:	2303      	movs	r3, #3
 80214f4:	e31a      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80214f6:	4b20      	ldr	r3, [pc, #128]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 80214f8:	681b      	ldr	r3, [r3, #0]
 80214fa:	f003 0302 	and.w	r3, r3, #2
 80214fe:	2b00      	cmp	r3, #0
 8021500:	d1f0      	bne.n	80214e4 <HAL_RCC_OscConfig+0x1dc>
 8021502:	e000      	b.n	8021506 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8021504:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8021506:	687b      	ldr	r3, [r7, #4]
 8021508:	681b      	ldr	r3, [r3, #0]
 802150a:	f003 0301 	and.w	r3, r3, #1
 802150e:	2b00      	cmp	r3, #0
 8021510:	d073      	beq.n	80215fa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8021512:	69bb      	ldr	r3, [r7, #24]
 8021514:	2b08      	cmp	r3, #8
 8021516:	d005      	beq.n	8021524 <HAL_RCC_OscConfig+0x21c>
 8021518:	69bb      	ldr	r3, [r7, #24]
 802151a:	2b0c      	cmp	r3, #12
 802151c:	d10e      	bne.n	802153c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 802151e:	697b      	ldr	r3, [r7, #20]
 8021520:	2b03      	cmp	r3, #3
 8021522:	d10b      	bne.n	802153c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8021524:	4b14      	ldr	r3, [pc, #80]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021526:	681b      	ldr	r3, [r3, #0]
 8021528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 802152c:	2b00      	cmp	r3, #0
 802152e:	d063      	beq.n	80215f8 <HAL_RCC_OscConfig+0x2f0>
 8021530:	687b      	ldr	r3, [r7, #4]
 8021532:	685b      	ldr	r3, [r3, #4]
 8021534:	2b00      	cmp	r3, #0
 8021536:	d15f      	bne.n	80215f8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8021538:	2301      	movs	r3, #1
 802153a:	e2f7      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 802153c:	687b      	ldr	r3, [r7, #4]
 802153e:	685b      	ldr	r3, [r3, #4]
 8021540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8021544:	d106      	bne.n	8021554 <HAL_RCC_OscConfig+0x24c>
 8021546:	4b0c      	ldr	r3, [pc, #48]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021548:	681b      	ldr	r3, [r3, #0]
 802154a:	4a0b      	ldr	r2, [pc, #44]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802154c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8021550:	6013      	str	r3, [r2, #0]
 8021552:	e025      	b.n	80215a0 <HAL_RCC_OscConfig+0x298>
 8021554:	687b      	ldr	r3, [r7, #4]
 8021556:	685b      	ldr	r3, [r3, #4]
 8021558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 802155c:	d114      	bne.n	8021588 <HAL_RCC_OscConfig+0x280>
 802155e:	4b06      	ldr	r3, [pc, #24]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021560:	681b      	ldr	r3, [r3, #0]
 8021562:	4a05      	ldr	r2, [pc, #20]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8021568:	6013      	str	r3, [r2, #0]
 802156a:	4b03      	ldr	r3, [pc, #12]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 802156c:	681b      	ldr	r3, [r3, #0]
 802156e:	4a02      	ldr	r2, [pc, #8]	@ (8021578 <HAL_RCC_OscConfig+0x270>)
 8021570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8021574:	6013      	str	r3, [r2, #0]
 8021576:	e013      	b.n	80215a0 <HAL_RCC_OscConfig+0x298>
 8021578:	40021000 	.word	0x40021000
 802157c:	08024b08 	.word	0x08024b08
 8021580:	20000000 	.word	0x20000000
 8021584:	20000004 	.word	0x20000004
 8021588:	4ba0      	ldr	r3, [pc, #640]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802158a:	681b      	ldr	r3, [r3, #0]
 802158c:	4a9f      	ldr	r2, [pc, #636]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802158e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8021592:	6013      	str	r3, [r2, #0]
 8021594:	4b9d      	ldr	r3, [pc, #628]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021596:	681b      	ldr	r3, [r3, #0]
 8021598:	4a9c      	ldr	r2, [pc, #624]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802159a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 802159e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80215a0:	687b      	ldr	r3, [r7, #4]
 80215a2:	685b      	ldr	r3, [r3, #4]
 80215a4:	2b00      	cmp	r3, #0
 80215a6:	d013      	beq.n	80215d0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80215a8:	f7ff fcf8 	bl	8020f9c <HAL_GetTick>
 80215ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80215ae:	e008      	b.n	80215c2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80215b0:	f7ff fcf4 	bl	8020f9c <HAL_GetTick>
 80215b4:	4602      	mov	r2, r0
 80215b6:	693b      	ldr	r3, [r7, #16]
 80215b8:	1ad3      	subs	r3, r2, r3
 80215ba:	2b64      	cmp	r3, #100	@ 0x64
 80215bc:	d901      	bls.n	80215c2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80215be:	2303      	movs	r3, #3
 80215c0:	e2b4      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80215c2:	4b92      	ldr	r3, [pc, #584]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80215c4:	681b      	ldr	r3, [r3, #0]
 80215c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80215ca:	2b00      	cmp	r3, #0
 80215cc:	d0f0      	beq.n	80215b0 <HAL_RCC_OscConfig+0x2a8>
 80215ce:	e014      	b.n	80215fa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80215d0:	f7ff fce4 	bl	8020f9c <HAL_GetTick>
 80215d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80215d6:	e008      	b.n	80215ea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80215d8:	f7ff fce0 	bl	8020f9c <HAL_GetTick>
 80215dc:	4602      	mov	r2, r0
 80215de:	693b      	ldr	r3, [r7, #16]
 80215e0:	1ad3      	subs	r3, r2, r3
 80215e2:	2b64      	cmp	r3, #100	@ 0x64
 80215e4:	d901      	bls.n	80215ea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80215e6:	2303      	movs	r3, #3
 80215e8:	e2a0      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80215ea:	4b88      	ldr	r3, [pc, #544]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80215ec:	681b      	ldr	r3, [r3, #0]
 80215ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80215f2:	2b00      	cmp	r3, #0
 80215f4:	d1f0      	bne.n	80215d8 <HAL_RCC_OscConfig+0x2d0>
 80215f6:	e000      	b.n	80215fa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80215f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80215fa:	687b      	ldr	r3, [r7, #4]
 80215fc:	681b      	ldr	r3, [r3, #0]
 80215fe:	f003 0302 	and.w	r3, r3, #2
 8021602:	2b00      	cmp	r3, #0
 8021604:	d060      	beq.n	80216c8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8021606:	69bb      	ldr	r3, [r7, #24]
 8021608:	2b04      	cmp	r3, #4
 802160a:	d005      	beq.n	8021618 <HAL_RCC_OscConfig+0x310>
 802160c:	69bb      	ldr	r3, [r7, #24]
 802160e:	2b0c      	cmp	r3, #12
 8021610:	d119      	bne.n	8021646 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8021612:	697b      	ldr	r3, [r7, #20]
 8021614:	2b02      	cmp	r3, #2
 8021616:	d116      	bne.n	8021646 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8021618:	4b7c      	ldr	r3, [pc, #496]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802161a:	681b      	ldr	r3, [r3, #0]
 802161c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8021620:	2b00      	cmp	r3, #0
 8021622:	d005      	beq.n	8021630 <HAL_RCC_OscConfig+0x328>
 8021624:	687b      	ldr	r3, [r7, #4]
 8021626:	68db      	ldr	r3, [r3, #12]
 8021628:	2b00      	cmp	r3, #0
 802162a:	d101      	bne.n	8021630 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 802162c:	2301      	movs	r3, #1
 802162e:	e27d      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8021630:	4b76      	ldr	r3, [pc, #472]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021632:	685b      	ldr	r3, [r3, #4]
 8021634:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8021638:	687b      	ldr	r3, [r7, #4]
 802163a:	691b      	ldr	r3, [r3, #16]
 802163c:	061b      	lsls	r3, r3, #24
 802163e:	4973      	ldr	r1, [pc, #460]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021640:	4313      	orrs	r3, r2
 8021642:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8021644:	e040      	b.n	80216c8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8021646:	687b      	ldr	r3, [r7, #4]
 8021648:	68db      	ldr	r3, [r3, #12]
 802164a:	2b00      	cmp	r3, #0
 802164c:	d023      	beq.n	8021696 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 802164e:	4b6f      	ldr	r3, [pc, #444]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021650:	681b      	ldr	r3, [r3, #0]
 8021652:	4a6e      	ldr	r2, [pc, #440]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8021658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 802165a:	f7ff fc9f 	bl	8020f9c <HAL_GetTick>
 802165e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8021660:	e008      	b.n	8021674 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8021662:	f7ff fc9b 	bl	8020f9c <HAL_GetTick>
 8021666:	4602      	mov	r2, r0
 8021668:	693b      	ldr	r3, [r7, #16]
 802166a:	1ad3      	subs	r3, r2, r3
 802166c:	2b02      	cmp	r3, #2
 802166e:	d901      	bls.n	8021674 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8021670:	2303      	movs	r3, #3
 8021672:	e25b      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8021674:	4b65      	ldr	r3, [pc, #404]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021676:	681b      	ldr	r3, [r3, #0]
 8021678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 802167c:	2b00      	cmp	r3, #0
 802167e:	d0f0      	beq.n	8021662 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8021680:	4b62      	ldr	r3, [pc, #392]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021682:	685b      	ldr	r3, [r3, #4]
 8021684:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8021688:	687b      	ldr	r3, [r7, #4]
 802168a:	691b      	ldr	r3, [r3, #16]
 802168c:	061b      	lsls	r3, r3, #24
 802168e:	495f      	ldr	r1, [pc, #380]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021690:	4313      	orrs	r3, r2
 8021692:	604b      	str	r3, [r1, #4]
 8021694:	e018      	b.n	80216c8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8021696:	4b5d      	ldr	r3, [pc, #372]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021698:	681b      	ldr	r3, [r3, #0]
 802169a:	4a5c      	ldr	r2, [pc, #368]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802169c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80216a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80216a2:	f7ff fc7b 	bl	8020f9c <HAL_GetTick>
 80216a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80216a8:	e008      	b.n	80216bc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80216aa:	f7ff fc77 	bl	8020f9c <HAL_GetTick>
 80216ae:	4602      	mov	r2, r0
 80216b0:	693b      	ldr	r3, [r7, #16]
 80216b2:	1ad3      	subs	r3, r2, r3
 80216b4:	2b02      	cmp	r3, #2
 80216b6:	d901      	bls.n	80216bc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80216b8:	2303      	movs	r3, #3
 80216ba:	e237      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80216bc:	4b53      	ldr	r3, [pc, #332]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80216be:	681b      	ldr	r3, [r3, #0]
 80216c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80216c4:	2b00      	cmp	r3, #0
 80216c6:	d1f0      	bne.n	80216aa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80216c8:	687b      	ldr	r3, [r7, #4]
 80216ca:	681b      	ldr	r3, [r3, #0]
 80216cc:	f003 0308 	and.w	r3, r3, #8
 80216d0:	2b00      	cmp	r3, #0
 80216d2:	d03c      	beq.n	802174e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80216d4:	687b      	ldr	r3, [r7, #4]
 80216d6:	695b      	ldr	r3, [r3, #20]
 80216d8:	2b00      	cmp	r3, #0
 80216da:	d01c      	beq.n	8021716 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80216dc:	4b4b      	ldr	r3, [pc, #300]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80216de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80216e2:	4a4a      	ldr	r2, [pc, #296]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80216e4:	f043 0301 	orr.w	r3, r3, #1
 80216e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80216ec:	f7ff fc56 	bl	8020f9c <HAL_GetTick>
 80216f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80216f2:	e008      	b.n	8021706 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80216f4:	f7ff fc52 	bl	8020f9c <HAL_GetTick>
 80216f8:	4602      	mov	r2, r0
 80216fa:	693b      	ldr	r3, [r7, #16]
 80216fc:	1ad3      	subs	r3, r2, r3
 80216fe:	2b02      	cmp	r3, #2
 8021700:	d901      	bls.n	8021706 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8021702:	2303      	movs	r3, #3
 8021704:	e212      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8021706:	4b41      	ldr	r3, [pc, #260]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021708:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 802170c:	f003 0302 	and.w	r3, r3, #2
 8021710:	2b00      	cmp	r3, #0
 8021712:	d0ef      	beq.n	80216f4 <HAL_RCC_OscConfig+0x3ec>
 8021714:	e01b      	b.n	802174e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8021716:	4b3d      	ldr	r3, [pc, #244]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021718:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 802171c:	4a3b      	ldr	r2, [pc, #236]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802171e:	f023 0301 	bic.w	r3, r3, #1
 8021722:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021726:	f7ff fc39 	bl	8020f9c <HAL_GetTick>
 802172a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 802172c:	e008      	b.n	8021740 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 802172e:	f7ff fc35 	bl	8020f9c <HAL_GetTick>
 8021732:	4602      	mov	r2, r0
 8021734:	693b      	ldr	r3, [r7, #16]
 8021736:	1ad3      	subs	r3, r2, r3
 8021738:	2b02      	cmp	r3, #2
 802173a:	d901      	bls.n	8021740 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 802173c:	2303      	movs	r3, #3
 802173e:	e1f5      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8021740:	4b32      	ldr	r3, [pc, #200]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8021746:	f003 0302 	and.w	r3, r3, #2
 802174a:	2b00      	cmp	r3, #0
 802174c:	d1ef      	bne.n	802172e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 802174e:	687b      	ldr	r3, [r7, #4]
 8021750:	681b      	ldr	r3, [r3, #0]
 8021752:	f003 0304 	and.w	r3, r3, #4
 8021756:	2b00      	cmp	r3, #0
 8021758:	f000 80a6 	beq.w	80218a8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 802175c:	2300      	movs	r3, #0
 802175e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8021760:	4b2a      	ldr	r3, [pc, #168]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8021768:	2b00      	cmp	r3, #0
 802176a:	d10d      	bne.n	8021788 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 802176c:	4b27      	ldr	r3, [pc, #156]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802176e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021770:	4a26      	ldr	r2, [pc, #152]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8021776:	6593      	str	r3, [r2, #88]	@ 0x58
 8021778:	4b24      	ldr	r3, [pc, #144]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 802177a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 802177c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8021780:	60bb      	str	r3, [r7, #8]
 8021782:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8021784:	2301      	movs	r3, #1
 8021786:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8021788:	4b21      	ldr	r3, [pc, #132]	@ (8021810 <HAL_RCC_OscConfig+0x508>)
 802178a:	681b      	ldr	r3, [r3, #0]
 802178c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8021790:	2b00      	cmp	r3, #0
 8021792:	d118      	bne.n	80217c6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8021794:	4b1e      	ldr	r3, [pc, #120]	@ (8021810 <HAL_RCC_OscConfig+0x508>)
 8021796:	681b      	ldr	r3, [r3, #0]
 8021798:	4a1d      	ldr	r2, [pc, #116]	@ (8021810 <HAL_RCC_OscConfig+0x508>)
 802179a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 802179e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80217a0:	f7ff fbfc 	bl	8020f9c <HAL_GetTick>
 80217a4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80217a6:	e008      	b.n	80217ba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80217a8:	f7ff fbf8 	bl	8020f9c <HAL_GetTick>
 80217ac:	4602      	mov	r2, r0
 80217ae:	693b      	ldr	r3, [r7, #16]
 80217b0:	1ad3      	subs	r3, r2, r3
 80217b2:	2b02      	cmp	r3, #2
 80217b4:	d901      	bls.n	80217ba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80217b6:	2303      	movs	r3, #3
 80217b8:	e1b8      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80217ba:	4b15      	ldr	r3, [pc, #84]	@ (8021810 <HAL_RCC_OscConfig+0x508>)
 80217bc:	681b      	ldr	r3, [r3, #0]
 80217be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80217c2:	2b00      	cmp	r3, #0
 80217c4:	d0f0      	beq.n	80217a8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80217c6:	687b      	ldr	r3, [r7, #4]
 80217c8:	689b      	ldr	r3, [r3, #8]
 80217ca:	2b01      	cmp	r3, #1
 80217cc:	d108      	bne.n	80217e0 <HAL_RCC_OscConfig+0x4d8>
 80217ce:	4b0f      	ldr	r3, [pc, #60]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80217d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80217d4:	4a0d      	ldr	r2, [pc, #52]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80217d6:	f043 0301 	orr.w	r3, r3, #1
 80217da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80217de:	e029      	b.n	8021834 <HAL_RCC_OscConfig+0x52c>
 80217e0:	687b      	ldr	r3, [r7, #4]
 80217e2:	689b      	ldr	r3, [r3, #8]
 80217e4:	2b05      	cmp	r3, #5
 80217e6:	d115      	bne.n	8021814 <HAL_RCC_OscConfig+0x50c>
 80217e8:	4b08      	ldr	r3, [pc, #32]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80217ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80217ee:	4a07      	ldr	r2, [pc, #28]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80217f0:	f043 0304 	orr.w	r3, r3, #4
 80217f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80217f8:	4b04      	ldr	r3, [pc, #16]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 80217fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80217fe:	4a03      	ldr	r2, [pc, #12]	@ (802180c <HAL_RCC_OscConfig+0x504>)
 8021800:	f043 0301 	orr.w	r3, r3, #1
 8021804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8021808:	e014      	b.n	8021834 <HAL_RCC_OscConfig+0x52c>
 802180a:	bf00      	nop
 802180c:	40021000 	.word	0x40021000
 8021810:	40007000 	.word	0x40007000
 8021814:	4b9d      	ldr	r3, [pc, #628]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021816:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802181a:	4a9c      	ldr	r2, [pc, #624]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 802181c:	f023 0301 	bic.w	r3, r3, #1
 8021820:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8021824:	4b99      	ldr	r3, [pc, #612]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802182a:	4a98      	ldr	r2, [pc, #608]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 802182c:	f023 0304 	bic.w	r3, r3, #4
 8021830:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8021834:	687b      	ldr	r3, [r7, #4]
 8021836:	689b      	ldr	r3, [r3, #8]
 8021838:	2b00      	cmp	r3, #0
 802183a:	d016      	beq.n	802186a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802183c:	f7ff fbae 	bl	8020f9c <HAL_GetTick>
 8021840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8021842:	e00a      	b.n	802185a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8021844:	f7ff fbaa 	bl	8020f9c <HAL_GetTick>
 8021848:	4602      	mov	r2, r0
 802184a:	693b      	ldr	r3, [r7, #16]
 802184c:	1ad3      	subs	r3, r2, r3
 802184e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021852:	4293      	cmp	r3, r2
 8021854:	d901      	bls.n	802185a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8021856:	2303      	movs	r3, #3
 8021858:	e168      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 802185a:	4b8c      	ldr	r3, [pc, #560]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 802185c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8021860:	f003 0302 	and.w	r3, r3, #2
 8021864:	2b00      	cmp	r3, #0
 8021866:	d0ed      	beq.n	8021844 <HAL_RCC_OscConfig+0x53c>
 8021868:	e015      	b.n	8021896 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 802186a:	f7ff fb97 	bl	8020f9c <HAL_GetTick>
 802186e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8021870:	e00a      	b.n	8021888 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8021872:	f7ff fb93 	bl	8020f9c <HAL_GetTick>
 8021876:	4602      	mov	r2, r0
 8021878:	693b      	ldr	r3, [r7, #16]
 802187a:	1ad3      	subs	r3, r2, r3
 802187c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021880:	4293      	cmp	r3, r2
 8021882:	d901      	bls.n	8021888 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8021884:	2303      	movs	r3, #3
 8021886:	e151      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8021888:	4b80      	ldr	r3, [pc, #512]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 802188a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 802188e:	f003 0302 	and.w	r3, r3, #2
 8021892:	2b00      	cmp	r3, #0
 8021894:	d1ed      	bne.n	8021872 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8021896:	7ffb      	ldrb	r3, [r7, #31]
 8021898:	2b01      	cmp	r3, #1
 802189a:	d105      	bne.n	80218a8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 802189c:	4b7b      	ldr	r3, [pc, #492]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 802189e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80218a0:	4a7a      	ldr	r2, [pc, #488]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80218a6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80218a8:	687b      	ldr	r3, [r7, #4]
 80218aa:	681b      	ldr	r3, [r3, #0]
 80218ac:	f003 0320 	and.w	r3, r3, #32
 80218b0:	2b00      	cmp	r3, #0
 80218b2:	d03c      	beq.n	802192e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80218b4:	687b      	ldr	r3, [r7, #4]
 80218b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80218b8:	2b00      	cmp	r3, #0
 80218ba:	d01c      	beq.n	80218f6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80218bc:	4b73      	ldr	r3, [pc, #460]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80218c2:	4a72      	ldr	r2, [pc, #456]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218c4:	f043 0301 	orr.w	r3, r3, #1
 80218c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80218cc:	f7ff fb66 	bl	8020f9c <HAL_GetTick>
 80218d0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80218d2:	e008      	b.n	80218e6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80218d4:	f7ff fb62 	bl	8020f9c <HAL_GetTick>
 80218d8:	4602      	mov	r2, r0
 80218da:	693b      	ldr	r3, [r7, #16]
 80218dc:	1ad3      	subs	r3, r2, r3
 80218de:	2b02      	cmp	r3, #2
 80218e0:	d901      	bls.n	80218e6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80218e2:	2303      	movs	r3, #3
 80218e4:	e122      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80218e6:	4b69      	ldr	r3, [pc, #420]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80218ec:	f003 0302 	and.w	r3, r3, #2
 80218f0:	2b00      	cmp	r3, #0
 80218f2:	d0ef      	beq.n	80218d4 <HAL_RCC_OscConfig+0x5cc>
 80218f4:	e01b      	b.n	802192e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80218f6:	4b65      	ldr	r3, [pc, #404]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218f8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80218fc:	4a63      	ldr	r2, [pc, #396]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80218fe:	f023 0301 	bic.w	r3, r3, #1
 8021902:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8021906:	f7ff fb49 	bl	8020f9c <HAL_GetTick>
 802190a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 802190c:	e008      	b.n	8021920 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 802190e:	f7ff fb45 	bl	8020f9c <HAL_GetTick>
 8021912:	4602      	mov	r2, r0
 8021914:	693b      	ldr	r3, [r7, #16]
 8021916:	1ad3      	subs	r3, r2, r3
 8021918:	2b02      	cmp	r3, #2
 802191a:	d901      	bls.n	8021920 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 802191c:	2303      	movs	r3, #3
 802191e:	e105      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8021920:	4b5a      	ldr	r3, [pc, #360]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021922:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8021926:	f003 0302 	and.w	r3, r3, #2
 802192a:	2b00      	cmp	r3, #0
 802192c:	d1ef      	bne.n	802190e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 802192e:	687b      	ldr	r3, [r7, #4]
 8021930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8021932:	2b00      	cmp	r3, #0
 8021934:	f000 80f9 	beq.w	8021b2a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8021938:	687b      	ldr	r3, [r7, #4]
 802193a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 802193c:	2b02      	cmp	r3, #2
 802193e:	f040 80cf 	bne.w	8021ae0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8021942:	4b52      	ldr	r3, [pc, #328]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021944:	68db      	ldr	r3, [r3, #12]
 8021946:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8021948:	697b      	ldr	r3, [r7, #20]
 802194a:	f003 0203 	and.w	r2, r3, #3
 802194e:	687b      	ldr	r3, [r7, #4]
 8021950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8021952:	429a      	cmp	r2, r3
 8021954:	d12c      	bne.n	80219b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8021956:	697b      	ldr	r3, [r7, #20]
 8021958:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 802195c:	687b      	ldr	r3, [r7, #4]
 802195e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8021960:	3b01      	subs	r3, #1
 8021962:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8021964:	429a      	cmp	r2, r3
 8021966:	d123      	bne.n	80219b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8021968:	697b      	ldr	r3, [r7, #20]
 802196a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 802196e:	687b      	ldr	r3, [r7, #4]
 8021970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8021972:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8021974:	429a      	cmp	r2, r3
 8021976:	d11b      	bne.n	80219b0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8021978:	697b      	ldr	r3, [r7, #20]
 802197a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 802197e:	687b      	ldr	r3, [r7, #4]
 8021980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8021982:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8021984:	429a      	cmp	r2, r3
 8021986:	d113      	bne.n	80219b0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8021988:	697b      	ldr	r3, [r7, #20]
 802198a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 802198e:	687b      	ldr	r3, [r7, #4]
 8021990:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8021992:	085b      	lsrs	r3, r3, #1
 8021994:	3b01      	subs	r3, #1
 8021996:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8021998:	429a      	cmp	r2, r3
 802199a:	d109      	bne.n	80219b0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 802199c:	697b      	ldr	r3, [r7, #20]
 802199e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80219a2:	687b      	ldr	r3, [r7, #4]
 80219a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80219a6:	085b      	lsrs	r3, r3, #1
 80219a8:	3b01      	subs	r3, #1
 80219aa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80219ac:	429a      	cmp	r2, r3
 80219ae:	d071      	beq.n	8021a94 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80219b0:	69bb      	ldr	r3, [r7, #24]
 80219b2:	2b0c      	cmp	r3, #12
 80219b4:	d068      	beq.n	8021a88 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80219b6:	4b35      	ldr	r3, [pc, #212]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80219b8:	681b      	ldr	r3, [r3, #0]
 80219ba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80219be:	2b00      	cmp	r3, #0
 80219c0:	d105      	bne.n	80219ce <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80219c2:	4b32      	ldr	r3, [pc, #200]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80219c4:	681b      	ldr	r3, [r3, #0]
 80219c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80219ca:	2b00      	cmp	r3, #0
 80219cc:	d001      	beq.n	80219d2 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80219ce:	2301      	movs	r3, #1
 80219d0:	e0ac      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80219d2:	4b2e      	ldr	r3, [pc, #184]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80219d4:	681b      	ldr	r3, [r3, #0]
 80219d6:	4a2d      	ldr	r2, [pc, #180]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80219d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80219dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80219de:	f7ff fadd 	bl	8020f9c <HAL_GetTick>
 80219e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80219e4:	e008      	b.n	80219f8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80219e6:	f7ff fad9 	bl	8020f9c <HAL_GetTick>
 80219ea:	4602      	mov	r2, r0
 80219ec:	693b      	ldr	r3, [r7, #16]
 80219ee:	1ad3      	subs	r3, r2, r3
 80219f0:	2b02      	cmp	r3, #2
 80219f2:	d901      	bls.n	80219f8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80219f4:	2303      	movs	r3, #3
 80219f6:	e099      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80219f8:	4b24      	ldr	r3, [pc, #144]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 80219fa:	681b      	ldr	r3, [r3, #0]
 80219fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021a00:	2b00      	cmp	r3, #0
 8021a02:	d1f0      	bne.n	80219e6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8021a04:	4b21      	ldr	r3, [pc, #132]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a06:	68da      	ldr	r2, [r3, #12]
 8021a08:	4b21      	ldr	r3, [pc, #132]	@ (8021a90 <HAL_RCC_OscConfig+0x788>)
 8021a0a:	4013      	ands	r3, r2
 8021a0c:	687a      	ldr	r2, [r7, #4]
 8021a0e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8021a10:	687a      	ldr	r2, [r7, #4]
 8021a12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8021a14:	3a01      	subs	r2, #1
 8021a16:	0112      	lsls	r2, r2, #4
 8021a18:	4311      	orrs	r1, r2
 8021a1a:	687a      	ldr	r2, [r7, #4]
 8021a1c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8021a1e:	0212      	lsls	r2, r2, #8
 8021a20:	4311      	orrs	r1, r2
 8021a22:	687a      	ldr	r2, [r7, #4]
 8021a24:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8021a26:	0852      	lsrs	r2, r2, #1
 8021a28:	3a01      	subs	r2, #1
 8021a2a:	0552      	lsls	r2, r2, #21
 8021a2c:	4311      	orrs	r1, r2
 8021a2e:	687a      	ldr	r2, [r7, #4]
 8021a30:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8021a32:	0852      	lsrs	r2, r2, #1
 8021a34:	3a01      	subs	r2, #1
 8021a36:	0652      	lsls	r2, r2, #25
 8021a38:	4311      	orrs	r1, r2
 8021a3a:	687a      	ldr	r2, [r7, #4]
 8021a3c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8021a3e:	06d2      	lsls	r2, r2, #27
 8021a40:	430a      	orrs	r2, r1
 8021a42:	4912      	ldr	r1, [pc, #72]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a44:	4313      	orrs	r3, r2
 8021a46:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8021a48:	4b10      	ldr	r3, [pc, #64]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a4a:	681b      	ldr	r3, [r3, #0]
 8021a4c:	4a0f      	ldr	r2, [pc, #60]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8021a52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8021a54:	4b0d      	ldr	r3, [pc, #52]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a56:	68db      	ldr	r3, [r3, #12]
 8021a58:	4a0c      	ldr	r2, [pc, #48]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8021a5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8021a60:	f7ff fa9c 	bl	8020f9c <HAL_GetTick>
 8021a64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021a66:	e008      	b.n	8021a7a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8021a68:	f7ff fa98 	bl	8020f9c <HAL_GetTick>
 8021a6c:	4602      	mov	r2, r0
 8021a6e:	693b      	ldr	r3, [r7, #16]
 8021a70:	1ad3      	subs	r3, r2, r3
 8021a72:	2b02      	cmp	r3, #2
 8021a74:	d901      	bls.n	8021a7a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8021a76:	2303      	movs	r3, #3
 8021a78:	e058      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021a7a:	4b04      	ldr	r3, [pc, #16]	@ (8021a8c <HAL_RCC_OscConfig+0x784>)
 8021a7c:	681b      	ldr	r3, [r3, #0]
 8021a7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021a82:	2b00      	cmp	r3, #0
 8021a84:	d0f0      	beq.n	8021a68 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8021a86:	e050      	b.n	8021b2a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8021a88:	2301      	movs	r3, #1
 8021a8a:	e04f      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
 8021a8c:	40021000 	.word	0x40021000
 8021a90:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021a94:	4b27      	ldr	r3, [pc, #156]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021a96:	681b      	ldr	r3, [r3, #0]
 8021a98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021a9c:	2b00      	cmp	r3, #0
 8021a9e:	d144      	bne.n	8021b2a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8021aa0:	4b24      	ldr	r3, [pc, #144]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021aa2:	681b      	ldr	r3, [r3, #0]
 8021aa4:	4a23      	ldr	r2, [pc, #140]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021aa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8021aaa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8021aac:	4b21      	ldr	r3, [pc, #132]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021aae:	68db      	ldr	r3, [r3, #12]
 8021ab0:	4a20      	ldr	r2, [pc, #128]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021ab2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8021ab6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8021ab8:	f7ff fa70 	bl	8020f9c <HAL_GetTick>
 8021abc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021abe:	e008      	b.n	8021ad2 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8021ac0:	f7ff fa6c 	bl	8020f9c <HAL_GetTick>
 8021ac4:	4602      	mov	r2, r0
 8021ac6:	693b      	ldr	r3, [r7, #16]
 8021ac8:	1ad3      	subs	r3, r2, r3
 8021aca:	2b02      	cmp	r3, #2
 8021acc:	d901      	bls.n	8021ad2 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8021ace:	2303      	movs	r3, #3
 8021ad0:	e02c      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021ad2:	4b18      	ldr	r3, [pc, #96]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021ad4:	681b      	ldr	r3, [r3, #0]
 8021ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021ada:	2b00      	cmp	r3, #0
 8021adc:	d0f0      	beq.n	8021ac0 <HAL_RCC_OscConfig+0x7b8>
 8021ade:	e024      	b.n	8021b2a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8021ae0:	69bb      	ldr	r3, [r7, #24]
 8021ae2:	2b0c      	cmp	r3, #12
 8021ae4:	d01f      	beq.n	8021b26 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8021ae6:	4b13      	ldr	r3, [pc, #76]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021ae8:	681b      	ldr	r3, [r3, #0]
 8021aea:	4a12      	ldr	r2, [pc, #72]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021aec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8021af0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8021af2:	f7ff fa53 	bl	8020f9c <HAL_GetTick>
 8021af6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8021af8:	e008      	b.n	8021b0c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8021afa:	f7ff fa4f 	bl	8020f9c <HAL_GetTick>
 8021afe:	4602      	mov	r2, r0
 8021b00:	693b      	ldr	r3, [r7, #16]
 8021b02:	1ad3      	subs	r3, r2, r3
 8021b04:	2b02      	cmp	r3, #2
 8021b06:	d901      	bls.n	8021b0c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8021b08:	2303      	movs	r3, #3
 8021b0a:	e00f      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8021b0c:	4b09      	ldr	r3, [pc, #36]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021b0e:	681b      	ldr	r3, [r3, #0]
 8021b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021b14:	2b00      	cmp	r3, #0
 8021b16:	d1f0      	bne.n	8021afa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8021b18:	4b06      	ldr	r3, [pc, #24]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021b1a:	68da      	ldr	r2, [r3, #12]
 8021b1c:	4905      	ldr	r1, [pc, #20]	@ (8021b34 <HAL_RCC_OscConfig+0x82c>)
 8021b1e:	4b06      	ldr	r3, [pc, #24]	@ (8021b38 <HAL_RCC_OscConfig+0x830>)
 8021b20:	4013      	ands	r3, r2
 8021b22:	60cb      	str	r3, [r1, #12]
 8021b24:	e001      	b.n	8021b2a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8021b26:	2301      	movs	r3, #1
 8021b28:	e000      	b.n	8021b2c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8021b2a:	2300      	movs	r3, #0
}
 8021b2c:	4618      	mov	r0, r3
 8021b2e:	3720      	adds	r7, #32
 8021b30:	46bd      	mov	sp, r7
 8021b32:	bd80      	pop	{r7, pc}
 8021b34:	40021000 	.word	0x40021000
 8021b38:	feeefffc 	.word	0xfeeefffc

08021b3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8021b3c:	b580      	push	{r7, lr}
 8021b3e:	b086      	sub	sp, #24
 8021b40:	af00      	add	r7, sp, #0
 8021b42:	6078      	str	r0, [r7, #4]
 8021b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8021b46:	2300      	movs	r3, #0
 8021b48:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8021b4a:	687b      	ldr	r3, [r7, #4]
 8021b4c:	2b00      	cmp	r3, #0
 8021b4e:	d101      	bne.n	8021b54 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8021b50:	2301      	movs	r3, #1
 8021b52:	e11d      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8021b54:	4b90      	ldr	r3, [pc, #576]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021b56:	681b      	ldr	r3, [r3, #0]
 8021b58:	f003 030f 	and.w	r3, r3, #15
 8021b5c:	683a      	ldr	r2, [r7, #0]
 8021b5e:	429a      	cmp	r2, r3
 8021b60:	d910      	bls.n	8021b84 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8021b62:	4b8d      	ldr	r3, [pc, #564]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021b64:	681b      	ldr	r3, [r3, #0]
 8021b66:	f023 020f 	bic.w	r2, r3, #15
 8021b6a:	498b      	ldr	r1, [pc, #556]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021b6c:	683b      	ldr	r3, [r7, #0]
 8021b6e:	4313      	orrs	r3, r2
 8021b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8021b72:	4b89      	ldr	r3, [pc, #548]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021b74:	681b      	ldr	r3, [r3, #0]
 8021b76:	f003 030f 	and.w	r3, r3, #15
 8021b7a:	683a      	ldr	r2, [r7, #0]
 8021b7c:	429a      	cmp	r2, r3
 8021b7e:	d001      	beq.n	8021b84 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8021b80:	2301      	movs	r3, #1
 8021b82:	e105      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021b84:	687b      	ldr	r3, [r7, #4]
 8021b86:	681b      	ldr	r3, [r3, #0]
 8021b88:	f003 0302 	and.w	r3, r3, #2
 8021b8c:	2b00      	cmp	r3, #0
 8021b8e:	d010      	beq.n	8021bb2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8021b90:	687b      	ldr	r3, [r7, #4]
 8021b92:	689a      	ldr	r2, [r3, #8]
 8021b94:	4b81      	ldr	r3, [pc, #516]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021b96:	689b      	ldr	r3, [r3, #8]
 8021b98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021b9c:	429a      	cmp	r2, r3
 8021b9e:	d908      	bls.n	8021bb2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8021ba0:	4b7e      	ldr	r3, [pc, #504]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021ba2:	689b      	ldr	r3, [r3, #8]
 8021ba4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8021ba8:	687b      	ldr	r3, [r7, #4]
 8021baa:	689b      	ldr	r3, [r3, #8]
 8021bac:	497b      	ldr	r1, [pc, #492]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021bae:	4313      	orrs	r3, r2
 8021bb0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8021bb2:	687b      	ldr	r3, [r7, #4]
 8021bb4:	681b      	ldr	r3, [r3, #0]
 8021bb6:	f003 0301 	and.w	r3, r3, #1
 8021bba:	2b00      	cmp	r3, #0
 8021bbc:	d079      	beq.n	8021cb2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8021bbe:	687b      	ldr	r3, [r7, #4]
 8021bc0:	685b      	ldr	r3, [r3, #4]
 8021bc2:	2b03      	cmp	r3, #3
 8021bc4:	d11e      	bne.n	8021c04 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8021bc6:	4b75      	ldr	r3, [pc, #468]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021bc8:	681b      	ldr	r3, [r3, #0]
 8021bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8021bce:	2b00      	cmp	r3, #0
 8021bd0:	d101      	bne.n	8021bd6 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8021bd2:	2301      	movs	r3, #1
 8021bd4:	e0dc      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8021bd6:	f000 f9d1 	bl	8021f7c <RCC_GetSysClockFreqFromPLLSource>
 8021bda:	4603      	mov	r3, r0
 8021bdc:	4a70      	ldr	r2, [pc, #448]	@ (8021da0 <HAL_RCC_ClockConfig+0x264>)
 8021bde:	4293      	cmp	r3, r2
 8021be0:	d946      	bls.n	8021c70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8021be2:	4b6e      	ldr	r3, [pc, #440]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021be4:	689b      	ldr	r3, [r3, #8]
 8021be6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021bea:	2b00      	cmp	r3, #0
 8021bec:	d140      	bne.n	8021c70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8021bee:	4b6b      	ldr	r3, [pc, #428]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021bf0:	689b      	ldr	r3, [r3, #8]
 8021bf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8021bf6:	4a69      	ldr	r2, [pc, #420]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021bf8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021bfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8021bfe:	2380      	movs	r3, #128	@ 0x80
 8021c00:	617b      	str	r3, [r7, #20]
 8021c02:	e035      	b.n	8021c70 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8021c04:	687b      	ldr	r3, [r7, #4]
 8021c06:	685b      	ldr	r3, [r3, #4]
 8021c08:	2b02      	cmp	r3, #2
 8021c0a:	d107      	bne.n	8021c1c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8021c0c:	4b63      	ldr	r3, [pc, #396]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c0e:	681b      	ldr	r3, [r3, #0]
 8021c10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8021c14:	2b00      	cmp	r3, #0
 8021c16:	d115      	bne.n	8021c44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8021c18:	2301      	movs	r3, #1
 8021c1a:	e0b9      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8021c1c:	687b      	ldr	r3, [r7, #4]
 8021c1e:	685b      	ldr	r3, [r3, #4]
 8021c20:	2b00      	cmp	r3, #0
 8021c22:	d107      	bne.n	8021c34 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8021c24:	4b5d      	ldr	r3, [pc, #372]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c26:	681b      	ldr	r3, [r3, #0]
 8021c28:	f003 0302 	and.w	r3, r3, #2
 8021c2c:	2b00      	cmp	r3, #0
 8021c2e:	d109      	bne.n	8021c44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8021c30:	2301      	movs	r3, #1
 8021c32:	e0ad      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8021c34:	4b59      	ldr	r3, [pc, #356]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c36:	681b      	ldr	r3, [r3, #0]
 8021c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8021c3c:	2b00      	cmp	r3, #0
 8021c3e:	d101      	bne.n	8021c44 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8021c40:	2301      	movs	r3, #1
 8021c42:	e0a5      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8021c44:	f000 f8b4 	bl	8021db0 <HAL_RCC_GetSysClockFreq>
 8021c48:	4603      	mov	r3, r0
 8021c4a:	4a55      	ldr	r2, [pc, #340]	@ (8021da0 <HAL_RCC_ClockConfig+0x264>)
 8021c4c:	4293      	cmp	r3, r2
 8021c4e:	d90f      	bls.n	8021c70 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8021c50:	4b52      	ldr	r3, [pc, #328]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c52:	689b      	ldr	r3, [r3, #8]
 8021c54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021c58:	2b00      	cmp	r3, #0
 8021c5a:	d109      	bne.n	8021c70 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8021c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c5e:	689b      	ldr	r3, [r3, #8]
 8021c60:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8021c64:	4a4d      	ldr	r2, [pc, #308]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021c6a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8021c6c:	2380      	movs	r3, #128	@ 0x80
 8021c6e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8021c70:	4b4a      	ldr	r3, [pc, #296]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c72:	689b      	ldr	r3, [r3, #8]
 8021c74:	f023 0203 	bic.w	r2, r3, #3
 8021c78:	687b      	ldr	r3, [r7, #4]
 8021c7a:	685b      	ldr	r3, [r3, #4]
 8021c7c:	4947      	ldr	r1, [pc, #284]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021c7e:	4313      	orrs	r3, r2
 8021c80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8021c82:	f7ff f98b 	bl	8020f9c <HAL_GetTick>
 8021c86:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8021c88:	e00a      	b.n	8021ca0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8021c8a:	f7ff f987 	bl	8020f9c <HAL_GetTick>
 8021c8e:	4602      	mov	r2, r0
 8021c90:	693b      	ldr	r3, [r7, #16]
 8021c92:	1ad3      	subs	r3, r2, r3
 8021c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8021c98:	4293      	cmp	r3, r2
 8021c9a:	d901      	bls.n	8021ca0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8021c9c:	2303      	movs	r3, #3
 8021c9e:	e077      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8021ca0:	4b3e      	ldr	r3, [pc, #248]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021ca2:	689b      	ldr	r3, [r3, #8]
 8021ca4:	f003 020c 	and.w	r2, r3, #12
 8021ca8:	687b      	ldr	r3, [r7, #4]
 8021caa:	685b      	ldr	r3, [r3, #4]
 8021cac:	009b      	lsls	r3, r3, #2
 8021cae:	429a      	cmp	r2, r3
 8021cb0:	d1eb      	bne.n	8021c8a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8021cb2:	697b      	ldr	r3, [r7, #20]
 8021cb4:	2b80      	cmp	r3, #128	@ 0x80
 8021cb6:	d105      	bne.n	8021cc4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8021cb8:	4b38      	ldr	r3, [pc, #224]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021cba:	689b      	ldr	r3, [r3, #8]
 8021cbc:	4a37      	ldr	r2, [pc, #220]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8021cc2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8021cc4:	687b      	ldr	r3, [r7, #4]
 8021cc6:	681b      	ldr	r3, [r3, #0]
 8021cc8:	f003 0302 	and.w	r3, r3, #2
 8021ccc:	2b00      	cmp	r3, #0
 8021cce:	d010      	beq.n	8021cf2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8021cd0:	687b      	ldr	r3, [r7, #4]
 8021cd2:	689a      	ldr	r2, [r3, #8]
 8021cd4:	4b31      	ldr	r3, [pc, #196]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021cd6:	689b      	ldr	r3, [r3, #8]
 8021cd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8021cdc:	429a      	cmp	r2, r3
 8021cde:	d208      	bcs.n	8021cf2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8021ce0:	4b2e      	ldr	r3, [pc, #184]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021ce2:	689b      	ldr	r3, [r3, #8]
 8021ce4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8021ce8:	687b      	ldr	r3, [r7, #4]
 8021cea:	689b      	ldr	r3, [r3, #8]
 8021cec:	492b      	ldr	r1, [pc, #172]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021cee:	4313      	orrs	r3, r2
 8021cf0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8021cf2:	4b29      	ldr	r3, [pc, #164]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021cf4:	681b      	ldr	r3, [r3, #0]
 8021cf6:	f003 030f 	and.w	r3, r3, #15
 8021cfa:	683a      	ldr	r2, [r7, #0]
 8021cfc:	429a      	cmp	r2, r3
 8021cfe:	d210      	bcs.n	8021d22 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8021d00:	4b25      	ldr	r3, [pc, #148]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021d02:	681b      	ldr	r3, [r3, #0]
 8021d04:	f023 020f 	bic.w	r2, r3, #15
 8021d08:	4923      	ldr	r1, [pc, #140]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021d0a:	683b      	ldr	r3, [r7, #0]
 8021d0c:	4313      	orrs	r3, r2
 8021d0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8021d10:	4b21      	ldr	r3, [pc, #132]	@ (8021d98 <HAL_RCC_ClockConfig+0x25c>)
 8021d12:	681b      	ldr	r3, [r3, #0]
 8021d14:	f003 030f 	and.w	r3, r3, #15
 8021d18:	683a      	ldr	r2, [r7, #0]
 8021d1a:	429a      	cmp	r2, r3
 8021d1c:	d001      	beq.n	8021d22 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8021d1e:	2301      	movs	r3, #1
 8021d20:	e036      	b.n	8021d90 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8021d22:	687b      	ldr	r3, [r7, #4]
 8021d24:	681b      	ldr	r3, [r3, #0]
 8021d26:	f003 0304 	and.w	r3, r3, #4
 8021d2a:	2b00      	cmp	r3, #0
 8021d2c:	d008      	beq.n	8021d40 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8021d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021d30:	689b      	ldr	r3, [r3, #8]
 8021d32:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8021d36:	687b      	ldr	r3, [r7, #4]
 8021d38:	68db      	ldr	r3, [r3, #12]
 8021d3a:	4918      	ldr	r1, [pc, #96]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021d3c:	4313      	orrs	r3, r2
 8021d3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8021d40:	687b      	ldr	r3, [r7, #4]
 8021d42:	681b      	ldr	r3, [r3, #0]
 8021d44:	f003 0308 	and.w	r3, r3, #8
 8021d48:	2b00      	cmp	r3, #0
 8021d4a:	d009      	beq.n	8021d60 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8021d4c:	4b13      	ldr	r3, [pc, #76]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021d4e:	689b      	ldr	r3, [r3, #8]
 8021d50:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8021d54:	687b      	ldr	r3, [r7, #4]
 8021d56:	691b      	ldr	r3, [r3, #16]
 8021d58:	00db      	lsls	r3, r3, #3
 8021d5a:	4910      	ldr	r1, [pc, #64]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021d5c:	4313      	orrs	r3, r2
 8021d5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8021d60:	f000 f826 	bl	8021db0 <HAL_RCC_GetSysClockFreq>
 8021d64:	4602      	mov	r2, r0
 8021d66:	4b0d      	ldr	r3, [pc, #52]	@ (8021d9c <HAL_RCC_ClockConfig+0x260>)
 8021d68:	689b      	ldr	r3, [r3, #8]
 8021d6a:	091b      	lsrs	r3, r3, #4
 8021d6c:	f003 030f 	and.w	r3, r3, #15
 8021d70:	490c      	ldr	r1, [pc, #48]	@ (8021da4 <HAL_RCC_ClockConfig+0x268>)
 8021d72:	5ccb      	ldrb	r3, [r1, r3]
 8021d74:	f003 031f 	and.w	r3, r3, #31
 8021d78:	fa22 f303 	lsr.w	r3, r2, r3
 8021d7c:	4a0a      	ldr	r2, [pc, #40]	@ (8021da8 <HAL_RCC_ClockConfig+0x26c>)
 8021d7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8021d80:	4b0a      	ldr	r3, [pc, #40]	@ (8021dac <HAL_RCC_ClockConfig+0x270>)
 8021d82:	681b      	ldr	r3, [r3, #0]
 8021d84:	4618      	mov	r0, r3
 8021d86:	f7ff f8b9 	bl	8020efc <HAL_InitTick>
 8021d8a:	4603      	mov	r3, r0
 8021d8c:	73fb      	strb	r3, [r7, #15]

  return status;
 8021d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8021d90:	4618      	mov	r0, r3
 8021d92:	3718      	adds	r7, #24
 8021d94:	46bd      	mov	sp, r7
 8021d96:	bd80      	pop	{r7, pc}
 8021d98:	40022000 	.word	0x40022000
 8021d9c:	40021000 	.word	0x40021000
 8021da0:	04c4b400 	.word	0x04c4b400
 8021da4:	08024b08 	.word	0x08024b08
 8021da8:	20000000 	.word	0x20000000
 8021dac:	20000004 	.word	0x20000004

08021db0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8021db0:	b480      	push	{r7}
 8021db2:	b089      	sub	sp, #36	@ 0x24
 8021db4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8021db6:	2300      	movs	r3, #0
 8021db8:	61fb      	str	r3, [r7, #28]
 8021dba:	2300      	movs	r3, #0
 8021dbc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8021dbe:	4b3e      	ldr	r3, [pc, #248]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021dc0:	689b      	ldr	r3, [r3, #8]
 8021dc2:	f003 030c 	and.w	r3, r3, #12
 8021dc6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8021dc8:	4b3b      	ldr	r3, [pc, #236]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021dca:	68db      	ldr	r3, [r3, #12]
 8021dcc:	f003 0303 	and.w	r3, r3, #3
 8021dd0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8021dd2:	693b      	ldr	r3, [r7, #16]
 8021dd4:	2b00      	cmp	r3, #0
 8021dd6:	d005      	beq.n	8021de4 <HAL_RCC_GetSysClockFreq+0x34>
 8021dd8:	693b      	ldr	r3, [r7, #16]
 8021dda:	2b0c      	cmp	r3, #12
 8021ddc:	d121      	bne.n	8021e22 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8021dde:	68fb      	ldr	r3, [r7, #12]
 8021de0:	2b01      	cmp	r3, #1
 8021de2:	d11e      	bne.n	8021e22 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8021de4:	4b34      	ldr	r3, [pc, #208]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021de6:	681b      	ldr	r3, [r3, #0]
 8021de8:	f003 0308 	and.w	r3, r3, #8
 8021dec:	2b00      	cmp	r3, #0
 8021dee:	d107      	bne.n	8021e00 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8021df0:	4b31      	ldr	r3, [pc, #196]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021df2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8021df6:	0a1b      	lsrs	r3, r3, #8
 8021df8:	f003 030f 	and.w	r3, r3, #15
 8021dfc:	61fb      	str	r3, [r7, #28]
 8021dfe:	e005      	b.n	8021e0c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8021e00:	4b2d      	ldr	r3, [pc, #180]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021e02:	681b      	ldr	r3, [r3, #0]
 8021e04:	091b      	lsrs	r3, r3, #4
 8021e06:	f003 030f 	and.w	r3, r3, #15
 8021e0a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8021e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8021ebc <HAL_RCC_GetSysClockFreq+0x10c>)
 8021e0e:	69fb      	ldr	r3, [r7, #28]
 8021e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021e14:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8021e16:	693b      	ldr	r3, [r7, #16]
 8021e18:	2b00      	cmp	r3, #0
 8021e1a:	d10d      	bne.n	8021e38 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8021e1c:	69fb      	ldr	r3, [r7, #28]
 8021e1e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8021e20:	e00a      	b.n	8021e38 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8021e22:	693b      	ldr	r3, [r7, #16]
 8021e24:	2b04      	cmp	r3, #4
 8021e26:	d102      	bne.n	8021e2e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8021e28:	4b25      	ldr	r3, [pc, #148]	@ (8021ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8021e2a:	61bb      	str	r3, [r7, #24]
 8021e2c:	e004      	b.n	8021e38 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8021e2e:	693b      	ldr	r3, [r7, #16]
 8021e30:	2b08      	cmp	r3, #8
 8021e32:	d101      	bne.n	8021e38 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8021e34:	4b23      	ldr	r3, [pc, #140]	@ (8021ec4 <HAL_RCC_GetSysClockFreq+0x114>)
 8021e36:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8021e38:	693b      	ldr	r3, [r7, #16]
 8021e3a:	2b0c      	cmp	r3, #12
 8021e3c:	d134      	bne.n	8021ea8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8021e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021e40:	68db      	ldr	r3, [r3, #12]
 8021e42:	f003 0303 	and.w	r3, r3, #3
 8021e46:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8021e48:	68bb      	ldr	r3, [r7, #8]
 8021e4a:	2b02      	cmp	r3, #2
 8021e4c:	d003      	beq.n	8021e56 <HAL_RCC_GetSysClockFreq+0xa6>
 8021e4e:	68bb      	ldr	r3, [r7, #8]
 8021e50:	2b03      	cmp	r3, #3
 8021e52:	d003      	beq.n	8021e5c <HAL_RCC_GetSysClockFreq+0xac>
 8021e54:	e005      	b.n	8021e62 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8021e56:	4b1a      	ldr	r3, [pc, #104]	@ (8021ec0 <HAL_RCC_GetSysClockFreq+0x110>)
 8021e58:	617b      	str	r3, [r7, #20]
      break;
 8021e5a:	e005      	b.n	8021e68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8021e5c:	4b19      	ldr	r3, [pc, #100]	@ (8021ec4 <HAL_RCC_GetSysClockFreq+0x114>)
 8021e5e:	617b      	str	r3, [r7, #20]
      break;
 8021e60:	e002      	b.n	8021e68 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8021e62:	69fb      	ldr	r3, [r7, #28]
 8021e64:	617b      	str	r3, [r7, #20]
      break;
 8021e66:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8021e68:	4b13      	ldr	r3, [pc, #76]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021e6a:	68db      	ldr	r3, [r3, #12]
 8021e6c:	091b      	lsrs	r3, r3, #4
 8021e6e:	f003 030f 	and.w	r3, r3, #15
 8021e72:	3301      	adds	r3, #1
 8021e74:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8021e76:	4b10      	ldr	r3, [pc, #64]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021e78:	68db      	ldr	r3, [r3, #12]
 8021e7a:	0a1b      	lsrs	r3, r3, #8
 8021e7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8021e80:	697a      	ldr	r2, [r7, #20]
 8021e82:	fb03 f202 	mul.w	r2, r3, r2
 8021e86:	687b      	ldr	r3, [r7, #4]
 8021e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8021e8c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8021e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8021eb8 <HAL_RCC_GetSysClockFreq+0x108>)
 8021e90:	68db      	ldr	r3, [r3, #12]
 8021e92:	0e5b      	lsrs	r3, r3, #25
 8021e94:	f003 0303 	and.w	r3, r3, #3
 8021e98:	3301      	adds	r3, #1
 8021e9a:	005b      	lsls	r3, r3, #1
 8021e9c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8021e9e:	697a      	ldr	r2, [r7, #20]
 8021ea0:	683b      	ldr	r3, [r7, #0]
 8021ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8021ea6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8021ea8:	69bb      	ldr	r3, [r7, #24]
}
 8021eaa:	4618      	mov	r0, r3
 8021eac:	3724      	adds	r7, #36	@ 0x24
 8021eae:	46bd      	mov	sp, r7
 8021eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8021eb4:	4770      	bx	lr
 8021eb6:	bf00      	nop
 8021eb8:	40021000 	.word	0x40021000
 8021ebc:	08024b18 	.word	0x08024b18
 8021ec0:	00f42400 	.word	0x00f42400
 8021ec4:	007a1200 	.word	0x007a1200

08021ec8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8021ec8:	b580      	push	{r7, lr}
 8021eca:	b086      	sub	sp, #24
 8021ecc:	af00      	add	r7, sp, #0
 8021ece:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8021ed0:	2300      	movs	r3, #0
 8021ed2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8021ed4:	4b27      	ldr	r3, [pc, #156]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8021edc:	2b00      	cmp	r3, #0
 8021ede:	d003      	beq.n	8021ee8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8021ee0:	f7ff f94e 	bl	8021180 <HAL_PWREx_GetVoltageRange>
 8021ee4:	6178      	str	r0, [r7, #20]
 8021ee6:	e014      	b.n	8021f12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8021ee8:	4b22      	ldr	r3, [pc, #136]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021eec:	4a21      	ldr	r2, [pc, #132]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021eee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8021ef2:	6593      	str	r3, [r2, #88]	@ 0x58
 8021ef4:	4b1f      	ldr	r3, [pc, #124]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021ef8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8021efc:	60fb      	str	r3, [r7, #12]
 8021efe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8021f00:	f7ff f93e 	bl	8021180 <HAL_PWREx_GetVoltageRange>
 8021f04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8021f06:	4b1b      	ldr	r3, [pc, #108]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8021f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8021f74 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8021f0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8021f10:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8021f12:	697b      	ldr	r3, [r7, #20]
 8021f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8021f18:	d10b      	bne.n	8021f32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8021f1a:	687b      	ldr	r3, [r7, #4]
 8021f1c:	2b80      	cmp	r3, #128	@ 0x80
 8021f1e:	d913      	bls.n	8021f48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8021f20:	687b      	ldr	r3, [r7, #4]
 8021f22:	2ba0      	cmp	r3, #160	@ 0xa0
 8021f24:	d902      	bls.n	8021f2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8021f26:	2302      	movs	r3, #2
 8021f28:	613b      	str	r3, [r7, #16]
 8021f2a:	e00d      	b.n	8021f48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8021f2c:	2301      	movs	r3, #1
 8021f2e:	613b      	str	r3, [r7, #16]
 8021f30:	e00a      	b.n	8021f48 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8021f32:	687b      	ldr	r3, [r7, #4]
 8021f34:	2b7f      	cmp	r3, #127	@ 0x7f
 8021f36:	d902      	bls.n	8021f3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8021f38:	2302      	movs	r3, #2
 8021f3a:	613b      	str	r3, [r7, #16]
 8021f3c:	e004      	b.n	8021f48 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8021f3e:	687b      	ldr	r3, [r7, #4]
 8021f40:	2b70      	cmp	r3, #112	@ 0x70
 8021f42:	d101      	bne.n	8021f48 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8021f44:	2301      	movs	r3, #1
 8021f46:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8021f48:	4b0b      	ldr	r3, [pc, #44]	@ (8021f78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8021f4a:	681b      	ldr	r3, [r3, #0]
 8021f4c:	f023 020f 	bic.w	r2, r3, #15
 8021f50:	4909      	ldr	r1, [pc, #36]	@ (8021f78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8021f52:	693b      	ldr	r3, [r7, #16]
 8021f54:	4313      	orrs	r3, r2
 8021f56:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8021f58:	4b07      	ldr	r3, [pc, #28]	@ (8021f78 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8021f5a:	681b      	ldr	r3, [r3, #0]
 8021f5c:	f003 030f 	and.w	r3, r3, #15
 8021f60:	693a      	ldr	r2, [r7, #16]
 8021f62:	429a      	cmp	r2, r3
 8021f64:	d001      	beq.n	8021f6a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8021f66:	2301      	movs	r3, #1
 8021f68:	e000      	b.n	8021f6c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8021f6a:	2300      	movs	r3, #0
}
 8021f6c:	4618      	mov	r0, r3
 8021f6e:	3718      	adds	r7, #24
 8021f70:	46bd      	mov	sp, r7
 8021f72:	bd80      	pop	{r7, pc}
 8021f74:	40021000 	.word	0x40021000
 8021f78:	40022000 	.word	0x40022000

08021f7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8021f7c:	b480      	push	{r7}
 8021f7e:	b087      	sub	sp, #28
 8021f80:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8021f82:	4b2d      	ldr	r3, [pc, #180]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021f84:	68db      	ldr	r3, [r3, #12]
 8021f86:	f003 0303 	and.w	r3, r3, #3
 8021f8a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8021f8c:	68fb      	ldr	r3, [r7, #12]
 8021f8e:	2b03      	cmp	r3, #3
 8021f90:	d00b      	beq.n	8021faa <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8021f92:	68fb      	ldr	r3, [r7, #12]
 8021f94:	2b03      	cmp	r3, #3
 8021f96:	d825      	bhi.n	8021fe4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8021f98:	68fb      	ldr	r3, [r7, #12]
 8021f9a:	2b01      	cmp	r3, #1
 8021f9c:	d008      	beq.n	8021fb0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8021f9e:	68fb      	ldr	r3, [r7, #12]
 8021fa0:	2b02      	cmp	r3, #2
 8021fa2:	d11f      	bne.n	8021fe4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8021fa4:	4b25      	ldr	r3, [pc, #148]	@ (802203c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8021fa6:	613b      	str	r3, [r7, #16]
    break;
 8021fa8:	e01f      	b.n	8021fea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8021faa:	4b25      	ldr	r3, [pc, #148]	@ (8022040 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8021fac:	613b      	str	r3, [r7, #16]
    break;
 8021fae:	e01c      	b.n	8021fea <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8021fb0:	4b21      	ldr	r3, [pc, #132]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021fb2:	681b      	ldr	r3, [r3, #0]
 8021fb4:	f003 0308 	and.w	r3, r3, #8
 8021fb8:	2b00      	cmp	r3, #0
 8021fba:	d107      	bne.n	8021fcc <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8021fbc:	4b1e      	ldr	r3, [pc, #120]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021fbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8021fc2:	0a1b      	lsrs	r3, r3, #8
 8021fc4:	f003 030f 	and.w	r3, r3, #15
 8021fc8:	617b      	str	r3, [r7, #20]
 8021fca:	e005      	b.n	8021fd8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8021fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021fce:	681b      	ldr	r3, [r3, #0]
 8021fd0:	091b      	lsrs	r3, r3, #4
 8021fd2:	f003 030f 	and.w	r3, r3, #15
 8021fd6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8021fd8:	4a1a      	ldr	r2, [pc, #104]	@ (8022044 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8021fda:	697b      	ldr	r3, [r7, #20]
 8021fdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021fe0:	613b      	str	r3, [r7, #16]
    break;
 8021fe2:	e002      	b.n	8021fea <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8021fe4:	2300      	movs	r3, #0
 8021fe6:	613b      	str	r3, [r7, #16]
    break;
 8021fe8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8021fea:	4b13      	ldr	r3, [pc, #76]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021fec:	68db      	ldr	r3, [r3, #12]
 8021fee:	091b      	lsrs	r3, r3, #4
 8021ff0:	f003 030f 	and.w	r3, r3, #15
 8021ff4:	3301      	adds	r3, #1
 8021ff6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8021ff8:	4b0f      	ldr	r3, [pc, #60]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8021ffa:	68db      	ldr	r3, [r3, #12]
 8021ffc:	0a1b      	lsrs	r3, r3, #8
 8021ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8022002:	693a      	ldr	r2, [r7, #16]
 8022004:	fb03 f202 	mul.w	r2, r3, r2
 8022008:	68bb      	ldr	r3, [r7, #8]
 802200a:	fbb2 f3f3 	udiv	r3, r2, r3
 802200e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8022010:	4b09      	ldr	r3, [pc, #36]	@ (8022038 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8022012:	68db      	ldr	r3, [r3, #12]
 8022014:	0e5b      	lsrs	r3, r3, #25
 8022016:	f003 0303 	and.w	r3, r3, #3
 802201a:	3301      	adds	r3, #1
 802201c:	005b      	lsls	r3, r3, #1
 802201e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8022020:	693a      	ldr	r2, [r7, #16]
 8022022:	687b      	ldr	r3, [r7, #4]
 8022024:	fbb2 f3f3 	udiv	r3, r2, r3
 8022028:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 802202a:	683b      	ldr	r3, [r7, #0]
}
 802202c:	4618      	mov	r0, r3
 802202e:	371c      	adds	r7, #28
 8022030:	46bd      	mov	sp, r7
 8022032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8022036:	4770      	bx	lr
 8022038:	40021000 	.word	0x40021000
 802203c:	00f42400 	.word	0x00f42400
 8022040:	007a1200 	.word	0x007a1200
 8022044:	08024b18 	.word	0x08024b18

08022048 <__cvt>:
 8022048:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 802204c:	ec57 6b10 	vmov	r6, r7, d0
 8022050:	2f00      	cmp	r7, #0
 8022052:	460c      	mov	r4, r1
 8022054:	4619      	mov	r1, r3
 8022056:	463b      	mov	r3, r7
 8022058:	bfbb      	ittet	lt
 802205a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 802205e:	461f      	movlt	r7, r3
 8022060:	2300      	movge	r3, #0
 8022062:	232d      	movlt	r3, #45	@ 0x2d
 8022064:	700b      	strb	r3, [r1, #0]
 8022066:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022068:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 802206c:	4691      	mov	r9, r2
 802206e:	f023 0820 	bic.w	r8, r3, #32
 8022072:	bfbc      	itt	lt
 8022074:	4632      	movlt	r2, r6
 8022076:	4616      	movlt	r6, r2
 8022078:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 802207c:	d005      	beq.n	802208a <__cvt+0x42>
 802207e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8022082:	d100      	bne.n	8022086 <__cvt+0x3e>
 8022084:	3401      	adds	r4, #1
 8022086:	2102      	movs	r1, #2
 8022088:	e000      	b.n	802208c <__cvt+0x44>
 802208a:	2103      	movs	r1, #3
 802208c:	ab03      	add	r3, sp, #12
 802208e:	9301      	str	r3, [sp, #4]
 8022090:	ab02      	add	r3, sp, #8
 8022092:	9300      	str	r3, [sp, #0]
 8022094:	ec47 6b10 	vmov	d0, r6, r7
 8022098:	4653      	mov	r3, sl
 802209a:	4622      	mov	r2, r4
 802209c:	f000 fdc0 	bl	8022c20 <_dtoa_r>
 80220a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80220a4:	4605      	mov	r5, r0
 80220a6:	d119      	bne.n	80220dc <__cvt+0x94>
 80220a8:	f019 0f01 	tst.w	r9, #1
 80220ac:	d00e      	beq.n	80220cc <__cvt+0x84>
 80220ae:	eb00 0904 	add.w	r9, r0, r4
 80220b2:	2200      	movs	r2, #0
 80220b4:	2300      	movs	r3, #0
 80220b6:	4630      	mov	r0, r6
 80220b8:	4639      	mov	r1, r7
 80220ba:	f7fe fc7d 	bl	80209b8 <__aeabi_dcmpeq>
 80220be:	b108      	cbz	r0, 80220c4 <__cvt+0x7c>
 80220c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80220c4:	2230      	movs	r2, #48	@ 0x30
 80220c6:	9b03      	ldr	r3, [sp, #12]
 80220c8:	454b      	cmp	r3, r9
 80220ca:	d31e      	bcc.n	802210a <__cvt+0xc2>
 80220cc:	9b03      	ldr	r3, [sp, #12]
 80220ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80220d0:	1b5b      	subs	r3, r3, r5
 80220d2:	4628      	mov	r0, r5
 80220d4:	6013      	str	r3, [r2, #0]
 80220d6:	b004      	add	sp, #16
 80220d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80220dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80220e0:	eb00 0904 	add.w	r9, r0, r4
 80220e4:	d1e5      	bne.n	80220b2 <__cvt+0x6a>
 80220e6:	7803      	ldrb	r3, [r0, #0]
 80220e8:	2b30      	cmp	r3, #48	@ 0x30
 80220ea:	d10a      	bne.n	8022102 <__cvt+0xba>
 80220ec:	2200      	movs	r2, #0
 80220ee:	2300      	movs	r3, #0
 80220f0:	4630      	mov	r0, r6
 80220f2:	4639      	mov	r1, r7
 80220f4:	f7fe fc60 	bl	80209b8 <__aeabi_dcmpeq>
 80220f8:	b918      	cbnz	r0, 8022102 <__cvt+0xba>
 80220fa:	f1c4 0401 	rsb	r4, r4, #1
 80220fe:	f8ca 4000 	str.w	r4, [sl]
 8022102:	f8da 3000 	ldr.w	r3, [sl]
 8022106:	4499      	add	r9, r3
 8022108:	e7d3      	b.n	80220b2 <__cvt+0x6a>
 802210a:	1c59      	adds	r1, r3, #1
 802210c:	9103      	str	r1, [sp, #12]
 802210e:	701a      	strb	r2, [r3, #0]
 8022110:	e7d9      	b.n	80220c6 <__cvt+0x7e>

08022112 <__exponent>:
 8022112:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8022114:	2900      	cmp	r1, #0
 8022116:	bfba      	itte	lt
 8022118:	4249      	neglt	r1, r1
 802211a:	232d      	movlt	r3, #45	@ 0x2d
 802211c:	232b      	movge	r3, #43	@ 0x2b
 802211e:	2909      	cmp	r1, #9
 8022120:	7002      	strb	r2, [r0, #0]
 8022122:	7043      	strb	r3, [r0, #1]
 8022124:	dd29      	ble.n	802217a <__exponent+0x68>
 8022126:	f10d 0307 	add.w	r3, sp, #7
 802212a:	461d      	mov	r5, r3
 802212c:	270a      	movs	r7, #10
 802212e:	461a      	mov	r2, r3
 8022130:	fbb1 f6f7 	udiv	r6, r1, r7
 8022134:	fb07 1416 	mls	r4, r7, r6, r1
 8022138:	3430      	adds	r4, #48	@ 0x30
 802213a:	f802 4c01 	strb.w	r4, [r2, #-1]
 802213e:	460c      	mov	r4, r1
 8022140:	2c63      	cmp	r4, #99	@ 0x63
 8022142:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8022146:	4631      	mov	r1, r6
 8022148:	dcf1      	bgt.n	802212e <__exponent+0x1c>
 802214a:	3130      	adds	r1, #48	@ 0x30
 802214c:	1e94      	subs	r4, r2, #2
 802214e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8022152:	1c41      	adds	r1, r0, #1
 8022154:	4623      	mov	r3, r4
 8022156:	42ab      	cmp	r3, r5
 8022158:	d30a      	bcc.n	8022170 <__exponent+0x5e>
 802215a:	f10d 0309 	add.w	r3, sp, #9
 802215e:	1a9b      	subs	r3, r3, r2
 8022160:	42ac      	cmp	r4, r5
 8022162:	bf88      	it	hi
 8022164:	2300      	movhi	r3, #0
 8022166:	3302      	adds	r3, #2
 8022168:	4403      	add	r3, r0
 802216a:	1a18      	subs	r0, r3, r0
 802216c:	b003      	add	sp, #12
 802216e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022170:	f813 6b01 	ldrb.w	r6, [r3], #1
 8022174:	f801 6f01 	strb.w	r6, [r1, #1]!
 8022178:	e7ed      	b.n	8022156 <__exponent+0x44>
 802217a:	2330      	movs	r3, #48	@ 0x30
 802217c:	3130      	adds	r1, #48	@ 0x30
 802217e:	7083      	strb	r3, [r0, #2]
 8022180:	70c1      	strb	r1, [r0, #3]
 8022182:	1d03      	adds	r3, r0, #4
 8022184:	e7f1      	b.n	802216a <__exponent+0x58>
	...

08022188 <_printf_float>:
 8022188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802218c:	b08d      	sub	sp, #52	@ 0x34
 802218e:	460c      	mov	r4, r1
 8022190:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8022194:	4616      	mov	r6, r2
 8022196:	461f      	mov	r7, r3
 8022198:	4605      	mov	r5, r0
 802219a:	f000 fc77 	bl	8022a8c <_localeconv_r>
 802219e:	6803      	ldr	r3, [r0, #0]
 80221a0:	9304      	str	r3, [sp, #16]
 80221a2:	4618      	mov	r0, r3
 80221a4:	f7fd ffdc 	bl	8020160 <strlen>
 80221a8:	2300      	movs	r3, #0
 80221aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80221ac:	f8d8 3000 	ldr.w	r3, [r8]
 80221b0:	9005      	str	r0, [sp, #20]
 80221b2:	3307      	adds	r3, #7
 80221b4:	f023 0307 	bic.w	r3, r3, #7
 80221b8:	f103 0208 	add.w	r2, r3, #8
 80221bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80221c0:	f8d4 b000 	ldr.w	fp, [r4]
 80221c4:	f8c8 2000 	str.w	r2, [r8]
 80221c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80221cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80221d0:	9307      	str	r3, [sp, #28]
 80221d2:	f8cd 8018 	str.w	r8, [sp, #24]
 80221d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80221da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80221de:	4b9c      	ldr	r3, [pc, #624]	@ (8022450 <_printf_float+0x2c8>)
 80221e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80221e4:	f7fe fc1a 	bl	8020a1c <__aeabi_dcmpun>
 80221e8:	bb70      	cbnz	r0, 8022248 <_printf_float+0xc0>
 80221ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80221ee:	4b98      	ldr	r3, [pc, #608]	@ (8022450 <_printf_float+0x2c8>)
 80221f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80221f4:	f7fe fbf4 	bl	80209e0 <__aeabi_dcmple>
 80221f8:	bb30      	cbnz	r0, 8022248 <_printf_float+0xc0>
 80221fa:	2200      	movs	r2, #0
 80221fc:	2300      	movs	r3, #0
 80221fe:	4640      	mov	r0, r8
 8022200:	4649      	mov	r1, r9
 8022202:	f7fe fbe3 	bl	80209cc <__aeabi_dcmplt>
 8022206:	b110      	cbz	r0, 802220e <_printf_float+0x86>
 8022208:	232d      	movs	r3, #45	@ 0x2d
 802220a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 802220e:	4a91      	ldr	r2, [pc, #580]	@ (8022454 <_printf_float+0x2cc>)
 8022210:	4b91      	ldr	r3, [pc, #580]	@ (8022458 <_printf_float+0x2d0>)
 8022212:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8022216:	bf94      	ite	ls
 8022218:	4690      	movls	r8, r2
 802221a:	4698      	movhi	r8, r3
 802221c:	2303      	movs	r3, #3
 802221e:	6123      	str	r3, [r4, #16]
 8022220:	f02b 0304 	bic.w	r3, fp, #4
 8022224:	6023      	str	r3, [r4, #0]
 8022226:	f04f 0900 	mov.w	r9, #0
 802222a:	9700      	str	r7, [sp, #0]
 802222c:	4633      	mov	r3, r6
 802222e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8022230:	4621      	mov	r1, r4
 8022232:	4628      	mov	r0, r5
 8022234:	f000 f9d2 	bl	80225dc <_printf_common>
 8022238:	3001      	adds	r0, #1
 802223a:	f040 808d 	bne.w	8022358 <_printf_float+0x1d0>
 802223e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022242:	b00d      	add	sp, #52	@ 0x34
 8022244:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022248:	4642      	mov	r2, r8
 802224a:	464b      	mov	r3, r9
 802224c:	4640      	mov	r0, r8
 802224e:	4649      	mov	r1, r9
 8022250:	f7fe fbe4 	bl	8020a1c <__aeabi_dcmpun>
 8022254:	b140      	cbz	r0, 8022268 <_printf_float+0xe0>
 8022256:	464b      	mov	r3, r9
 8022258:	2b00      	cmp	r3, #0
 802225a:	bfbc      	itt	lt
 802225c:	232d      	movlt	r3, #45	@ 0x2d
 802225e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8022262:	4a7e      	ldr	r2, [pc, #504]	@ (802245c <_printf_float+0x2d4>)
 8022264:	4b7e      	ldr	r3, [pc, #504]	@ (8022460 <_printf_float+0x2d8>)
 8022266:	e7d4      	b.n	8022212 <_printf_float+0x8a>
 8022268:	6863      	ldr	r3, [r4, #4]
 802226a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 802226e:	9206      	str	r2, [sp, #24]
 8022270:	1c5a      	adds	r2, r3, #1
 8022272:	d13b      	bne.n	80222ec <_printf_float+0x164>
 8022274:	2306      	movs	r3, #6
 8022276:	6063      	str	r3, [r4, #4]
 8022278:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 802227c:	2300      	movs	r3, #0
 802227e:	6022      	str	r2, [r4, #0]
 8022280:	9303      	str	r3, [sp, #12]
 8022282:	ab0a      	add	r3, sp, #40	@ 0x28
 8022284:	e9cd a301 	strd	sl, r3, [sp, #4]
 8022288:	ab09      	add	r3, sp, #36	@ 0x24
 802228a:	9300      	str	r3, [sp, #0]
 802228c:	6861      	ldr	r1, [r4, #4]
 802228e:	ec49 8b10 	vmov	d0, r8, r9
 8022292:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8022296:	4628      	mov	r0, r5
 8022298:	f7ff fed6 	bl	8022048 <__cvt>
 802229c:	9b06      	ldr	r3, [sp, #24]
 802229e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80222a0:	2b47      	cmp	r3, #71	@ 0x47
 80222a2:	4680      	mov	r8, r0
 80222a4:	d129      	bne.n	80222fa <_printf_float+0x172>
 80222a6:	1cc8      	adds	r0, r1, #3
 80222a8:	db02      	blt.n	80222b0 <_printf_float+0x128>
 80222aa:	6863      	ldr	r3, [r4, #4]
 80222ac:	4299      	cmp	r1, r3
 80222ae:	dd41      	ble.n	8022334 <_printf_float+0x1ac>
 80222b0:	f1aa 0a02 	sub.w	sl, sl, #2
 80222b4:	fa5f fa8a 	uxtb.w	sl, sl
 80222b8:	3901      	subs	r1, #1
 80222ba:	4652      	mov	r2, sl
 80222bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80222c0:	9109      	str	r1, [sp, #36]	@ 0x24
 80222c2:	f7ff ff26 	bl	8022112 <__exponent>
 80222c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80222c8:	1813      	adds	r3, r2, r0
 80222ca:	2a01      	cmp	r2, #1
 80222cc:	4681      	mov	r9, r0
 80222ce:	6123      	str	r3, [r4, #16]
 80222d0:	dc02      	bgt.n	80222d8 <_printf_float+0x150>
 80222d2:	6822      	ldr	r2, [r4, #0]
 80222d4:	07d2      	lsls	r2, r2, #31
 80222d6:	d501      	bpl.n	80222dc <_printf_float+0x154>
 80222d8:	3301      	adds	r3, #1
 80222da:	6123      	str	r3, [r4, #16]
 80222dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80222e0:	2b00      	cmp	r3, #0
 80222e2:	d0a2      	beq.n	802222a <_printf_float+0xa2>
 80222e4:	232d      	movs	r3, #45	@ 0x2d
 80222e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80222ea:	e79e      	b.n	802222a <_printf_float+0xa2>
 80222ec:	9a06      	ldr	r2, [sp, #24]
 80222ee:	2a47      	cmp	r2, #71	@ 0x47
 80222f0:	d1c2      	bne.n	8022278 <_printf_float+0xf0>
 80222f2:	2b00      	cmp	r3, #0
 80222f4:	d1c0      	bne.n	8022278 <_printf_float+0xf0>
 80222f6:	2301      	movs	r3, #1
 80222f8:	e7bd      	b.n	8022276 <_printf_float+0xee>
 80222fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80222fe:	d9db      	bls.n	80222b8 <_printf_float+0x130>
 8022300:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8022304:	d118      	bne.n	8022338 <_printf_float+0x1b0>
 8022306:	2900      	cmp	r1, #0
 8022308:	6863      	ldr	r3, [r4, #4]
 802230a:	dd0b      	ble.n	8022324 <_printf_float+0x19c>
 802230c:	6121      	str	r1, [r4, #16]
 802230e:	b913      	cbnz	r3, 8022316 <_printf_float+0x18e>
 8022310:	6822      	ldr	r2, [r4, #0]
 8022312:	07d0      	lsls	r0, r2, #31
 8022314:	d502      	bpl.n	802231c <_printf_float+0x194>
 8022316:	3301      	adds	r3, #1
 8022318:	440b      	add	r3, r1
 802231a:	6123      	str	r3, [r4, #16]
 802231c:	65a1      	str	r1, [r4, #88]	@ 0x58
 802231e:	f04f 0900 	mov.w	r9, #0
 8022322:	e7db      	b.n	80222dc <_printf_float+0x154>
 8022324:	b913      	cbnz	r3, 802232c <_printf_float+0x1a4>
 8022326:	6822      	ldr	r2, [r4, #0]
 8022328:	07d2      	lsls	r2, r2, #31
 802232a:	d501      	bpl.n	8022330 <_printf_float+0x1a8>
 802232c:	3302      	adds	r3, #2
 802232e:	e7f4      	b.n	802231a <_printf_float+0x192>
 8022330:	2301      	movs	r3, #1
 8022332:	e7f2      	b.n	802231a <_printf_float+0x192>
 8022334:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8022338:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802233a:	4299      	cmp	r1, r3
 802233c:	db05      	blt.n	802234a <_printf_float+0x1c2>
 802233e:	6823      	ldr	r3, [r4, #0]
 8022340:	6121      	str	r1, [r4, #16]
 8022342:	07d8      	lsls	r0, r3, #31
 8022344:	d5ea      	bpl.n	802231c <_printf_float+0x194>
 8022346:	1c4b      	adds	r3, r1, #1
 8022348:	e7e7      	b.n	802231a <_printf_float+0x192>
 802234a:	2900      	cmp	r1, #0
 802234c:	bfd4      	ite	le
 802234e:	f1c1 0202 	rsble	r2, r1, #2
 8022352:	2201      	movgt	r2, #1
 8022354:	4413      	add	r3, r2
 8022356:	e7e0      	b.n	802231a <_printf_float+0x192>
 8022358:	6823      	ldr	r3, [r4, #0]
 802235a:	055a      	lsls	r2, r3, #21
 802235c:	d407      	bmi.n	802236e <_printf_float+0x1e6>
 802235e:	6923      	ldr	r3, [r4, #16]
 8022360:	4642      	mov	r2, r8
 8022362:	4631      	mov	r1, r6
 8022364:	4628      	mov	r0, r5
 8022366:	47b8      	blx	r7
 8022368:	3001      	adds	r0, #1
 802236a:	d12b      	bne.n	80223c4 <_printf_float+0x23c>
 802236c:	e767      	b.n	802223e <_printf_float+0xb6>
 802236e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8022372:	f240 80dd 	bls.w	8022530 <_printf_float+0x3a8>
 8022376:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 802237a:	2200      	movs	r2, #0
 802237c:	2300      	movs	r3, #0
 802237e:	f7fe fb1b 	bl	80209b8 <__aeabi_dcmpeq>
 8022382:	2800      	cmp	r0, #0
 8022384:	d033      	beq.n	80223ee <_printf_float+0x266>
 8022386:	4a37      	ldr	r2, [pc, #220]	@ (8022464 <_printf_float+0x2dc>)
 8022388:	2301      	movs	r3, #1
 802238a:	4631      	mov	r1, r6
 802238c:	4628      	mov	r0, r5
 802238e:	47b8      	blx	r7
 8022390:	3001      	adds	r0, #1
 8022392:	f43f af54 	beq.w	802223e <_printf_float+0xb6>
 8022396:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 802239a:	4543      	cmp	r3, r8
 802239c:	db02      	blt.n	80223a4 <_printf_float+0x21c>
 802239e:	6823      	ldr	r3, [r4, #0]
 80223a0:	07d8      	lsls	r0, r3, #31
 80223a2:	d50f      	bpl.n	80223c4 <_printf_float+0x23c>
 80223a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80223a8:	4631      	mov	r1, r6
 80223aa:	4628      	mov	r0, r5
 80223ac:	47b8      	blx	r7
 80223ae:	3001      	adds	r0, #1
 80223b0:	f43f af45 	beq.w	802223e <_printf_float+0xb6>
 80223b4:	f04f 0900 	mov.w	r9, #0
 80223b8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80223bc:	f104 0a1a 	add.w	sl, r4, #26
 80223c0:	45c8      	cmp	r8, r9
 80223c2:	dc09      	bgt.n	80223d8 <_printf_float+0x250>
 80223c4:	6823      	ldr	r3, [r4, #0]
 80223c6:	079b      	lsls	r3, r3, #30
 80223c8:	f100 8103 	bmi.w	80225d2 <_printf_float+0x44a>
 80223cc:	68e0      	ldr	r0, [r4, #12]
 80223ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80223d0:	4298      	cmp	r0, r3
 80223d2:	bfb8      	it	lt
 80223d4:	4618      	movlt	r0, r3
 80223d6:	e734      	b.n	8022242 <_printf_float+0xba>
 80223d8:	2301      	movs	r3, #1
 80223da:	4652      	mov	r2, sl
 80223dc:	4631      	mov	r1, r6
 80223de:	4628      	mov	r0, r5
 80223e0:	47b8      	blx	r7
 80223e2:	3001      	adds	r0, #1
 80223e4:	f43f af2b 	beq.w	802223e <_printf_float+0xb6>
 80223e8:	f109 0901 	add.w	r9, r9, #1
 80223ec:	e7e8      	b.n	80223c0 <_printf_float+0x238>
 80223ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80223f0:	2b00      	cmp	r3, #0
 80223f2:	dc39      	bgt.n	8022468 <_printf_float+0x2e0>
 80223f4:	4a1b      	ldr	r2, [pc, #108]	@ (8022464 <_printf_float+0x2dc>)
 80223f6:	2301      	movs	r3, #1
 80223f8:	4631      	mov	r1, r6
 80223fa:	4628      	mov	r0, r5
 80223fc:	47b8      	blx	r7
 80223fe:	3001      	adds	r0, #1
 8022400:	f43f af1d 	beq.w	802223e <_printf_float+0xb6>
 8022404:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8022408:	ea59 0303 	orrs.w	r3, r9, r3
 802240c:	d102      	bne.n	8022414 <_printf_float+0x28c>
 802240e:	6823      	ldr	r3, [r4, #0]
 8022410:	07d9      	lsls	r1, r3, #31
 8022412:	d5d7      	bpl.n	80223c4 <_printf_float+0x23c>
 8022414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022418:	4631      	mov	r1, r6
 802241a:	4628      	mov	r0, r5
 802241c:	47b8      	blx	r7
 802241e:	3001      	adds	r0, #1
 8022420:	f43f af0d 	beq.w	802223e <_printf_float+0xb6>
 8022424:	f04f 0a00 	mov.w	sl, #0
 8022428:	f104 0b1a 	add.w	fp, r4, #26
 802242c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802242e:	425b      	negs	r3, r3
 8022430:	4553      	cmp	r3, sl
 8022432:	dc01      	bgt.n	8022438 <_printf_float+0x2b0>
 8022434:	464b      	mov	r3, r9
 8022436:	e793      	b.n	8022360 <_printf_float+0x1d8>
 8022438:	2301      	movs	r3, #1
 802243a:	465a      	mov	r2, fp
 802243c:	4631      	mov	r1, r6
 802243e:	4628      	mov	r0, r5
 8022440:	47b8      	blx	r7
 8022442:	3001      	adds	r0, #1
 8022444:	f43f aefb 	beq.w	802223e <_printf_float+0xb6>
 8022448:	f10a 0a01 	add.w	sl, sl, #1
 802244c:	e7ee      	b.n	802242c <_printf_float+0x2a4>
 802244e:	bf00      	nop
 8022450:	7fefffff 	.word	0x7fefffff
 8022454:	08024b48 	.word	0x08024b48
 8022458:	08024b4c 	.word	0x08024b4c
 802245c:	08024b50 	.word	0x08024b50
 8022460:	08024b54 	.word	0x08024b54
 8022464:	08024b58 	.word	0x08024b58
 8022468:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 802246a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 802246e:	4553      	cmp	r3, sl
 8022470:	bfa8      	it	ge
 8022472:	4653      	movge	r3, sl
 8022474:	2b00      	cmp	r3, #0
 8022476:	4699      	mov	r9, r3
 8022478:	dc36      	bgt.n	80224e8 <_printf_float+0x360>
 802247a:	f04f 0b00 	mov.w	fp, #0
 802247e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8022482:	f104 021a 	add.w	r2, r4, #26
 8022486:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8022488:	9306      	str	r3, [sp, #24]
 802248a:	eba3 0309 	sub.w	r3, r3, r9
 802248e:	455b      	cmp	r3, fp
 8022490:	dc31      	bgt.n	80224f6 <_printf_float+0x36e>
 8022492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022494:	459a      	cmp	sl, r3
 8022496:	dc3a      	bgt.n	802250e <_printf_float+0x386>
 8022498:	6823      	ldr	r3, [r4, #0]
 802249a:	07da      	lsls	r2, r3, #31
 802249c:	d437      	bmi.n	802250e <_printf_float+0x386>
 802249e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80224a0:	ebaa 0903 	sub.w	r9, sl, r3
 80224a4:	9b06      	ldr	r3, [sp, #24]
 80224a6:	ebaa 0303 	sub.w	r3, sl, r3
 80224aa:	4599      	cmp	r9, r3
 80224ac:	bfa8      	it	ge
 80224ae:	4699      	movge	r9, r3
 80224b0:	f1b9 0f00 	cmp.w	r9, #0
 80224b4:	dc33      	bgt.n	802251e <_printf_float+0x396>
 80224b6:	f04f 0800 	mov.w	r8, #0
 80224ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80224be:	f104 0b1a 	add.w	fp, r4, #26
 80224c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80224c4:	ebaa 0303 	sub.w	r3, sl, r3
 80224c8:	eba3 0309 	sub.w	r3, r3, r9
 80224cc:	4543      	cmp	r3, r8
 80224ce:	f77f af79 	ble.w	80223c4 <_printf_float+0x23c>
 80224d2:	2301      	movs	r3, #1
 80224d4:	465a      	mov	r2, fp
 80224d6:	4631      	mov	r1, r6
 80224d8:	4628      	mov	r0, r5
 80224da:	47b8      	blx	r7
 80224dc:	3001      	adds	r0, #1
 80224de:	f43f aeae 	beq.w	802223e <_printf_float+0xb6>
 80224e2:	f108 0801 	add.w	r8, r8, #1
 80224e6:	e7ec      	b.n	80224c2 <_printf_float+0x33a>
 80224e8:	4642      	mov	r2, r8
 80224ea:	4631      	mov	r1, r6
 80224ec:	4628      	mov	r0, r5
 80224ee:	47b8      	blx	r7
 80224f0:	3001      	adds	r0, #1
 80224f2:	d1c2      	bne.n	802247a <_printf_float+0x2f2>
 80224f4:	e6a3      	b.n	802223e <_printf_float+0xb6>
 80224f6:	2301      	movs	r3, #1
 80224f8:	4631      	mov	r1, r6
 80224fa:	4628      	mov	r0, r5
 80224fc:	9206      	str	r2, [sp, #24]
 80224fe:	47b8      	blx	r7
 8022500:	3001      	adds	r0, #1
 8022502:	f43f ae9c 	beq.w	802223e <_printf_float+0xb6>
 8022506:	9a06      	ldr	r2, [sp, #24]
 8022508:	f10b 0b01 	add.w	fp, fp, #1
 802250c:	e7bb      	b.n	8022486 <_printf_float+0x2fe>
 802250e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022512:	4631      	mov	r1, r6
 8022514:	4628      	mov	r0, r5
 8022516:	47b8      	blx	r7
 8022518:	3001      	adds	r0, #1
 802251a:	d1c0      	bne.n	802249e <_printf_float+0x316>
 802251c:	e68f      	b.n	802223e <_printf_float+0xb6>
 802251e:	9a06      	ldr	r2, [sp, #24]
 8022520:	464b      	mov	r3, r9
 8022522:	4442      	add	r2, r8
 8022524:	4631      	mov	r1, r6
 8022526:	4628      	mov	r0, r5
 8022528:	47b8      	blx	r7
 802252a:	3001      	adds	r0, #1
 802252c:	d1c3      	bne.n	80224b6 <_printf_float+0x32e>
 802252e:	e686      	b.n	802223e <_printf_float+0xb6>
 8022530:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8022534:	f1ba 0f01 	cmp.w	sl, #1
 8022538:	dc01      	bgt.n	802253e <_printf_float+0x3b6>
 802253a:	07db      	lsls	r3, r3, #31
 802253c:	d536      	bpl.n	80225ac <_printf_float+0x424>
 802253e:	2301      	movs	r3, #1
 8022540:	4642      	mov	r2, r8
 8022542:	4631      	mov	r1, r6
 8022544:	4628      	mov	r0, r5
 8022546:	47b8      	blx	r7
 8022548:	3001      	adds	r0, #1
 802254a:	f43f ae78 	beq.w	802223e <_printf_float+0xb6>
 802254e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022552:	4631      	mov	r1, r6
 8022554:	4628      	mov	r0, r5
 8022556:	47b8      	blx	r7
 8022558:	3001      	adds	r0, #1
 802255a:	f43f ae70 	beq.w	802223e <_printf_float+0xb6>
 802255e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8022562:	2200      	movs	r2, #0
 8022564:	2300      	movs	r3, #0
 8022566:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 802256a:	f7fe fa25 	bl	80209b8 <__aeabi_dcmpeq>
 802256e:	b9c0      	cbnz	r0, 80225a2 <_printf_float+0x41a>
 8022570:	4653      	mov	r3, sl
 8022572:	f108 0201 	add.w	r2, r8, #1
 8022576:	4631      	mov	r1, r6
 8022578:	4628      	mov	r0, r5
 802257a:	47b8      	blx	r7
 802257c:	3001      	adds	r0, #1
 802257e:	d10c      	bne.n	802259a <_printf_float+0x412>
 8022580:	e65d      	b.n	802223e <_printf_float+0xb6>
 8022582:	2301      	movs	r3, #1
 8022584:	465a      	mov	r2, fp
 8022586:	4631      	mov	r1, r6
 8022588:	4628      	mov	r0, r5
 802258a:	47b8      	blx	r7
 802258c:	3001      	adds	r0, #1
 802258e:	f43f ae56 	beq.w	802223e <_printf_float+0xb6>
 8022592:	f108 0801 	add.w	r8, r8, #1
 8022596:	45d0      	cmp	r8, sl
 8022598:	dbf3      	blt.n	8022582 <_printf_float+0x3fa>
 802259a:	464b      	mov	r3, r9
 802259c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80225a0:	e6df      	b.n	8022362 <_printf_float+0x1da>
 80225a2:	f04f 0800 	mov.w	r8, #0
 80225a6:	f104 0b1a 	add.w	fp, r4, #26
 80225aa:	e7f4      	b.n	8022596 <_printf_float+0x40e>
 80225ac:	2301      	movs	r3, #1
 80225ae:	4642      	mov	r2, r8
 80225b0:	e7e1      	b.n	8022576 <_printf_float+0x3ee>
 80225b2:	2301      	movs	r3, #1
 80225b4:	464a      	mov	r2, r9
 80225b6:	4631      	mov	r1, r6
 80225b8:	4628      	mov	r0, r5
 80225ba:	47b8      	blx	r7
 80225bc:	3001      	adds	r0, #1
 80225be:	f43f ae3e 	beq.w	802223e <_printf_float+0xb6>
 80225c2:	f108 0801 	add.w	r8, r8, #1
 80225c6:	68e3      	ldr	r3, [r4, #12]
 80225c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80225ca:	1a5b      	subs	r3, r3, r1
 80225cc:	4543      	cmp	r3, r8
 80225ce:	dcf0      	bgt.n	80225b2 <_printf_float+0x42a>
 80225d0:	e6fc      	b.n	80223cc <_printf_float+0x244>
 80225d2:	f04f 0800 	mov.w	r8, #0
 80225d6:	f104 0919 	add.w	r9, r4, #25
 80225da:	e7f4      	b.n	80225c6 <_printf_float+0x43e>

080225dc <_printf_common>:
 80225dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80225e0:	4616      	mov	r6, r2
 80225e2:	4698      	mov	r8, r3
 80225e4:	688a      	ldr	r2, [r1, #8]
 80225e6:	690b      	ldr	r3, [r1, #16]
 80225e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80225ec:	4293      	cmp	r3, r2
 80225ee:	bfb8      	it	lt
 80225f0:	4613      	movlt	r3, r2
 80225f2:	6033      	str	r3, [r6, #0]
 80225f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80225f8:	4607      	mov	r7, r0
 80225fa:	460c      	mov	r4, r1
 80225fc:	b10a      	cbz	r2, 8022602 <_printf_common+0x26>
 80225fe:	3301      	adds	r3, #1
 8022600:	6033      	str	r3, [r6, #0]
 8022602:	6823      	ldr	r3, [r4, #0]
 8022604:	0699      	lsls	r1, r3, #26
 8022606:	bf42      	ittt	mi
 8022608:	6833      	ldrmi	r3, [r6, #0]
 802260a:	3302      	addmi	r3, #2
 802260c:	6033      	strmi	r3, [r6, #0]
 802260e:	6825      	ldr	r5, [r4, #0]
 8022610:	f015 0506 	ands.w	r5, r5, #6
 8022614:	d106      	bne.n	8022624 <_printf_common+0x48>
 8022616:	f104 0a19 	add.w	sl, r4, #25
 802261a:	68e3      	ldr	r3, [r4, #12]
 802261c:	6832      	ldr	r2, [r6, #0]
 802261e:	1a9b      	subs	r3, r3, r2
 8022620:	42ab      	cmp	r3, r5
 8022622:	dc26      	bgt.n	8022672 <_printf_common+0x96>
 8022624:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8022628:	6822      	ldr	r2, [r4, #0]
 802262a:	3b00      	subs	r3, #0
 802262c:	bf18      	it	ne
 802262e:	2301      	movne	r3, #1
 8022630:	0692      	lsls	r2, r2, #26
 8022632:	d42b      	bmi.n	802268c <_printf_common+0xb0>
 8022634:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8022638:	4641      	mov	r1, r8
 802263a:	4638      	mov	r0, r7
 802263c:	47c8      	blx	r9
 802263e:	3001      	adds	r0, #1
 8022640:	d01e      	beq.n	8022680 <_printf_common+0xa4>
 8022642:	6823      	ldr	r3, [r4, #0]
 8022644:	6922      	ldr	r2, [r4, #16]
 8022646:	f003 0306 	and.w	r3, r3, #6
 802264a:	2b04      	cmp	r3, #4
 802264c:	bf02      	ittt	eq
 802264e:	68e5      	ldreq	r5, [r4, #12]
 8022650:	6833      	ldreq	r3, [r6, #0]
 8022652:	1aed      	subeq	r5, r5, r3
 8022654:	68a3      	ldr	r3, [r4, #8]
 8022656:	bf0c      	ite	eq
 8022658:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 802265c:	2500      	movne	r5, #0
 802265e:	4293      	cmp	r3, r2
 8022660:	bfc4      	itt	gt
 8022662:	1a9b      	subgt	r3, r3, r2
 8022664:	18ed      	addgt	r5, r5, r3
 8022666:	2600      	movs	r6, #0
 8022668:	341a      	adds	r4, #26
 802266a:	42b5      	cmp	r5, r6
 802266c:	d11a      	bne.n	80226a4 <_printf_common+0xc8>
 802266e:	2000      	movs	r0, #0
 8022670:	e008      	b.n	8022684 <_printf_common+0xa8>
 8022672:	2301      	movs	r3, #1
 8022674:	4652      	mov	r2, sl
 8022676:	4641      	mov	r1, r8
 8022678:	4638      	mov	r0, r7
 802267a:	47c8      	blx	r9
 802267c:	3001      	adds	r0, #1
 802267e:	d103      	bne.n	8022688 <_printf_common+0xac>
 8022680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022688:	3501      	adds	r5, #1
 802268a:	e7c6      	b.n	802261a <_printf_common+0x3e>
 802268c:	18e1      	adds	r1, r4, r3
 802268e:	1c5a      	adds	r2, r3, #1
 8022690:	2030      	movs	r0, #48	@ 0x30
 8022692:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8022696:	4422      	add	r2, r4
 8022698:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 802269c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80226a0:	3302      	adds	r3, #2
 80226a2:	e7c7      	b.n	8022634 <_printf_common+0x58>
 80226a4:	2301      	movs	r3, #1
 80226a6:	4622      	mov	r2, r4
 80226a8:	4641      	mov	r1, r8
 80226aa:	4638      	mov	r0, r7
 80226ac:	47c8      	blx	r9
 80226ae:	3001      	adds	r0, #1
 80226b0:	d0e6      	beq.n	8022680 <_printf_common+0xa4>
 80226b2:	3601      	adds	r6, #1
 80226b4:	e7d9      	b.n	802266a <_printf_common+0x8e>
	...

080226b8 <_printf_i>:
 80226b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80226bc:	7e0f      	ldrb	r7, [r1, #24]
 80226be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80226c0:	2f78      	cmp	r7, #120	@ 0x78
 80226c2:	4691      	mov	r9, r2
 80226c4:	4680      	mov	r8, r0
 80226c6:	460c      	mov	r4, r1
 80226c8:	469a      	mov	sl, r3
 80226ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80226ce:	d807      	bhi.n	80226e0 <_printf_i+0x28>
 80226d0:	2f62      	cmp	r7, #98	@ 0x62
 80226d2:	d80a      	bhi.n	80226ea <_printf_i+0x32>
 80226d4:	2f00      	cmp	r7, #0
 80226d6:	f000 80d2 	beq.w	802287e <_printf_i+0x1c6>
 80226da:	2f58      	cmp	r7, #88	@ 0x58
 80226dc:	f000 80b9 	beq.w	8022852 <_printf_i+0x19a>
 80226e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80226e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80226e8:	e03a      	b.n	8022760 <_printf_i+0xa8>
 80226ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80226ee:	2b15      	cmp	r3, #21
 80226f0:	d8f6      	bhi.n	80226e0 <_printf_i+0x28>
 80226f2:	a101      	add	r1, pc, #4	@ (adr r1, 80226f8 <_printf_i+0x40>)
 80226f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80226f8:	08022751 	.word	0x08022751
 80226fc:	08022765 	.word	0x08022765
 8022700:	080226e1 	.word	0x080226e1
 8022704:	080226e1 	.word	0x080226e1
 8022708:	080226e1 	.word	0x080226e1
 802270c:	080226e1 	.word	0x080226e1
 8022710:	08022765 	.word	0x08022765
 8022714:	080226e1 	.word	0x080226e1
 8022718:	080226e1 	.word	0x080226e1
 802271c:	080226e1 	.word	0x080226e1
 8022720:	080226e1 	.word	0x080226e1
 8022724:	08022865 	.word	0x08022865
 8022728:	0802278f 	.word	0x0802278f
 802272c:	0802281f 	.word	0x0802281f
 8022730:	080226e1 	.word	0x080226e1
 8022734:	080226e1 	.word	0x080226e1
 8022738:	08022887 	.word	0x08022887
 802273c:	080226e1 	.word	0x080226e1
 8022740:	0802278f 	.word	0x0802278f
 8022744:	080226e1 	.word	0x080226e1
 8022748:	080226e1 	.word	0x080226e1
 802274c:	08022827 	.word	0x08022827
 8022750:	6833      	ldr	r3, [r6, #0]
 8022752:	1d1a      	adds	r2, r3, #4
 8022754:	681b      	ldr	r3, [r3, #0]
 8022756:	6032      	str	r2, [r6, #0]
 8022758:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 802275c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8022760:	2301      	movs	r3, #1
 8022762:	e09d      	b.n	80228a0 <_printf_i+0x1e8>
 8022764:	6833      	ldr	r3, [r6, #0]
 8022766:	6820      	ldr	r0, [r4, #0]
 8022768:	1d19      	adds	r1, r3, #4
 802276a:	6031      	str	r1, [r6, #0]
 802276c:	0606      	lsls	r6, r0, #24
 802276e:	d501      	bpl.n	8022774 <_printf_i+0xbc>
 8022770:	681d      	ldr	r5, [r3, #0]
 8022772:	e003      	b.n	802277c <_printf_i+0xc4>
 8022774:	0645      	lsls	r5, r0, #25
 8022776:	d5fb      	bpl.n	8022770 <_printf_i+0xb8>
 8022778:	f9b3 5000 	ldrsh.w	r5, [r3]
 802277c:	2d00      	cmp	r5, #0
 802277e:	da03      	bge.n	8022788 <_printf_i+0xd0>
 8022780:	232d      	movs	r3, #45	@ 0x2d
 8022782:	426d      	negs	r5, r5
 8022784:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8022788:	4859      	ldr	r0, [pc, #356]	@ (80228f0 <_printf_i+0x238>)
 802278a:	230a      	movs	r3, #10
 802278c:	e011      	b.n	80227b2 <_printf_i+0xfa>
 802278e:	6821      	ldr	r1, [r4, #0]
 8022790:	6833      	ldr	r3, [r6, #0]
 8022792:	0608      	lsls	r0, r1, #24
 8022794:	f853 5b04 	ldr.w	r5, [r3], #4
 8022798:	d402      	bmi.n	80227a0 <_printf_i+0xe8>
 802279a:	0649      	lsls	r1, r1, #25
 802279c:	bf48      	it	mi
 802279e:	b2ad      	uxthmi	r5, r5
 80227a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80227a2:	4853      	ldr	r0, [pc, #332]	@ (80228f0 <_printf_i+0x238>)
 80227a4:	6033      	str	r3, [r6, #0]
 80227a6:	bf14      	ite	ne
 80227a8:	230a      	movne	r3, #10
 80227aa:	2308      	moveq	r3, #8
 80227ac:	2100      	movs	r1, #0
 80227ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80227b2:	6866      	ldr	r6, [r4, #4]
 80227b4:	60a6      	str	r6, [r4, #8]
 80227b6:	2e00      	cmp	r6, #0
 80227b8:	bfa2      	ittt	ge
 80227ba:	6821      	ldrge	r1, [r4, #0]
 80227bc:	f021 0104 	bicge.w	r1, r1, #4
 80227c0:	6021      	strge	r1, [r4, #0]
 80227c2:	b90d      	cbnz	r5, 80227c8 <_printf_i+0x110>
 80227c4:	2e00      	cmp	r6, #0
 80227c6:	d04b      	beq.n	8022860 <_printf_i+0x1a8>
 80227c8:	4616      	mov	r6, r2
 80227ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80227ce:	fb03 5711 	mls	r7, r3, r1, r5
 80227d2:	5dc7      	ldrb	r7, [r0, r7]
 80227d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80227d8:	462f      	mov	r7, r5
 80227da:	42bb      	cmp	r3, r7
 80227dc:	460d      	mov	r5, r1
 80227de:	d9f4      	bls.n	80227ca <_printf_i+0x112>
 80227e0:	2b08      	cmp	r3, #8
 80227e2:	d10b      	bne.n	80227fc <_printf_i+0x144>
 80227e4:	6823      	ldr	r3, [r4, #0]
 80227e6:	07df      	lsls	r7, r3, #31
 80227e8:	d508      	bpl.n	80227fc <_printf_i+0x144>
 80227ea:	6923      	ldr	r3, [r4, #16]
 80227ec:	6861      	ldr	r1, [r4, #4]
 80227ee:	4299      	cmp	r1, r3
 80227f0:	bfde      	ittt	le
 80227f2:	2330      	movle	r3, #48	@ 0x30
 80227f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80227f8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80227fc:	1b92      	subs	r2, r2, r6
 80227fe:	6122      	str	r2, [r4, #16]
 8022800:	f8cd a000 	str.w	sl, [sp]
 8022804:	464b      	mov	r3, r9
 8022806:	aa03      	add	r2, sp, #12
 8022808:	4621      	mov	r1, r4
 802280a:	4640      	mov	r0, r8
 802280c:	f7ff fee6 	bl	80225dc <_printf_common>
 8022810:	3001      	adds	r0, #1
 8022812:	d14a      	bne.n	80228aa <_printf_i+0x1f2>
 8022814:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8022818:	b004      	add	sp, #16
 802281a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802281e:	6823      	ldr	r3, [r4, #0]
 8022820:	f043 0320 	orr.w	r3, r3, #32
 8022824:	6023      	str	r3, [r4, #0]
 8022826:	4833      	ldr	r0, [pc, #204]	@ (80228f4 <_printf_i+0x23c>)
 8022828:	2778      	movs	r7, #120	@ 0x78
 802282a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 802282e:	6823      	ldr	r3, [r4, #0]
 8022830:	6831      	ldr	r1, [r6, #0]
 8022832:	061f      	lsls	r7, r3, #24
 8022834:	f851 5b04 	ldr.w	r5, [r1], #4
 8022838:	d402      	bmi.n	8022840 <_printf_i+0x188>
 802283a:	065f      	lsls	r7, r3, #25
 802283c:	bf48      	it	mi
 802283e:	b2ad      	uxthmi	r5, r5
 8022840:	6031      	str	r1, [r6, #0]
 8022842:	07d9      	lsls	r1, r3, #31
 8022844:	bf44      	itt	mi
 8022846:	f043 0320 	orrmi.w	r3, r3, #32
 802284a:	6023      	strmi	r3, [r4, #0]
 802284c:	b11d      	cbz	r5, 8022856 <_printf_i+0x19e>
 802284e:	2310      	movs	r3, #16
 8022850:	e7ac      	b.n	80227ac <_printf_i+0xf4>
 8022852:	4827      	ldr	r0, [pc, #156]	@ (80228f0 <_printf_i+0x238>)
 8022854:	e7e9      	b.n	802282a <_printf_i+0x172>
 8022856:	6823      	ldr	r3, [r4, #0]
 8022858:	f023 0320 	bic.w	r3, r3, #32
 802285c:	6023      	str	r3, [r4, #0]
 802285e:	e7f6      	b.n	802284e <_printf_i+0x196>
 8022860:	4616      	mov	r6, r2
 8022862:	e7bd      	b.n	80227e0 <_printf_i+0x128>
 8022864:	6833      	ldr	r3, [r6, #0]
 8022866:	6825      	ldr	r5, [r4, #0]
 8022868:	6961      	ldr	r1, [r4, #20]
 802286a:	1d18      	adds	r0, r3, #4
 802286c:	6030      	str	r0, [r6, #0]
 802286e:	062e      	lsls	r6, r5, #24
 8022870:	681b      	ldr	r3, [r3, #0]
 8022872:	d501      	bpl.n	8022878 <_printf_i+0x1c0>
 8022874:	6019      	str	r1, [r3, #0]
 8022876:	e002      	b.n	802287e <_printf_i+0x1c6>
 8022878:	0668      	lsls	r0, r5, #25
 802287a:	d5fb      	bpl.n	8022874 <_printf_i+0x1bc>
 802287c:	8019      	strh	r1, [r3, #0]
 802287e:	2300      	movs	r3, #0
 8022880:	6123      	str	r3, [r4, #16]
 8022882:	4616      	mov	r6, r2
 8022884:	e7bc      	b.n	8022800 <_printf_i+0x148>
 8022886:	6833      	ldr	r3, [r6, #0]
 8022888:	1d1a      	adds	r2, r3, #4
 802288a:	6032      	str	r2, [r6, #0]
 802288c:	681e      	ldr	r6, [r3, #0]
 802288e:	6862      	ldr	r2, [r4, #4]
 8022890:	2100      	movs	r1, #0
 8022892:	4630      	mov	r0, r6
 8022894:	f7fd fc14 	bl	80200c0 <memchr>
 8022898:	b108      	cbz	r0, 802289e <_printf_i+0x1e6>
 802289a:	1b80      	subs	r0, r0, r6
 802289c:	6060      	str	r0, [r4, #4]
 802289e:	6863      	ldr	r3, [r4, #4]
 80228a0:	6123      	str	r3, [r4, #16]
 80228a2:	2300      	movs	r3, #0
 80228a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80228a8:	e7aa      	b.n	8022800 <_printf_i+0x148>
 80228aa:	6923      	ldr	r3, [r4, #16]
 80228ac:	4632      	mov	r2, r6
 80228ae:	4649      	mov	r1, r9
 80228b0:	4640      	mov	r0, r8
 80228b2:	47d0      	blx	sl
 80228b4:	3001      	adds	r0, #1
 80228b6:	d0ad      	beq.n	8022814 <_printf_i+0x15c>
 80228b8:	6823      	ldr	r3, [r4, #0]
 80228ba:	079b      	lsls	r3, r3, #30
 80228bc:	d413      	bmi.n	80228e6 <_printf_i+0x22e>
 80228be:	68e0      	ldr	r0, [r4, #12]
 80228c0:	9b03      	ldr	r3, [sp, #12]
 80228c2:	4298      	cmp	r0, r3
 80228c4:	bfb8      	it	lt
 80228c6:	4618      	movlt	r0, r3
 80228c8:	e7a6      	b.n	8022818 <_printf_i+0x160>
 80228ca:	2301      	movs	r3, #1
 80228cc:	4632      	mov	r2, r6
 80228ce:	4649      	mov	r1, r9
 80228d0:	4640      	mov	r0, r8
 80228d2:	47d0      	blx	sl
 80228d4:	3001      	adds	r0, #1
 80228d6:	d09d      	beq.n	8022814 <_printf_i+0x15c>
 80228d8:	3501      	adds	r5, #1
 80228da:	68e3      	ldr	r3, [r4, #12]
 80228dc:	9903      	ldr	r1, [sp, #12]
 80228de:	1a5b      	subs	r3, r3, r1
 80228e0:	42ab      	cmp	r3, r5
 80228e2:	dcf2      	bgt.n	80228ca <_printf_i+0x212>
 80228e4:	e7eb      	b.n	80228be <_printf_i+0x206>
 80228e6:	2500      	movs	r5, #0
 80228e8:	f104 0619 	add.w	r6, r4, #25
 80228ec:	e7f5      	b.n	80228da <_printf_i+0x222>
 80228ee:	bf00      	nop
 80228f0:	08024b5a 	.word	0x08024b5a
 80228f4:	08024b6b 	.word	0x08024b6b

080228f8 <std>:
 80228f8:	2300      	movs	r3, #0
 80228fa:	b510      	push	{r4, lr}
 80228fc:	4604      	mov	r4, r0
 80228fe:	e9c0 3300 	strd	r3, r3, [r0]
 8022902:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8022906:	6083      	str	r3, [r0, #8]
 8022908:	8181      	strh	r1, [r0, #12]
 802290a:	6643      	str	r3, [r0, #100]	@ 0x64
 802290c:	81c2      	strh	r2, [r0, #14]
 802290e:	6183      	str	r3, [r0, #24]
 8022910:	4619      	mov	r1, r3
 8022912:	2208      	movs	r2, #8
 8022914:	305c      	adds	r0, #92	@ 0x5c
 8022916:	f000 f8b1 	bl	8022a7c <memset>
 802291a:	4b0d      	ldr	r3, [pc, #52]	@ (8022950 <std+0x58>)
 802291c:	6263      	str	r3, [r4, #36]	@ 0x24
 802291e:	4b0d      	ldr	r3, [pc, #52]	@ (8022954 <std+0x5c>)
 8022920:	62a3      	str	r3, [r4, #40]	@ 0x28
 8022922:	4b0d      	ldr	r3, [pc, #52]	@ (8022958 <std+0x60>)
 8022924:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8022926:	4b0d      	ldr	r3, [pc, #52]	@ (802295c <std+0x64>)
 8022928:	6323      	str	r3, [r4, #48]	@ 0x30
 802292a:	4b0d      	ldr	r3, [pc, #52]	@ (8022960 <std+0x68>)
 802292c:	6224      	str	r4, [r4, #32]
 802292e:	429c      	cmp	r4, r3
 8022930:	d006      	beq.n	8022940 <std+0x48>
 8022932:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8022936:	4294      	cmp	r4, r2
 8022938:	d002      	beq.n	8022940 <std+0x48>
 802293a:	33d0      	adds	r3, #208	@ 0xd0
 802293c:	429c      	cmp	r4, r3
 802293e:	d105      	bne.n	802294c <std+0x54>
 8022940:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8022944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022948:	f000 b8ce 	b.w	8022ae8 <__retarget_lock_init_recursive>
 802294c:	bd10      	pop	{r4, pc}
 802294e:	bf00      	nop
 8022950:	08024171 	.word	0x08024171
 8022954:	08024193 	.word	0x08024193
 8022958:	080241cb 	.word	0x080241cb
 802295c:	080241ef 	.word	0x080241ef
 8022960:	200001f8 	.word	0x200001f8

08022964 <stdio_exit_handler>:
 8022964:	4a02      	ldr	r2, [pc, #8]	@ (8022970 <stdio_exit_handler+0xc>)
 8022966:	4903      	ldr	r1, [pc, #12]	@ (8022974 <stdio_exit_handler+0x10>)
 8022968:	4803      	ldr	r0, [pc, #12]	@ (8022978 <stdio_exit_handler+0x14>)
 802296a:	f000 b869 	b.w	8022a40 <_fwalk_sglue>
 802296e:	bf00      	nop
 8022970:	2000000c 	.word	0x2000000c
 8022974:	08023a05 	.word	0x08023a05
 8022978:	2000001c 	.word	0x2000001c

0802297c <cleanup_stdio>:
 802297c:	6841      	ldr	r1, [r0, #4]
 802297e:	4b0c      	ldr	r3, [pc, #48]	@ (80229b0 <cleanup_stdio+0x34>)
 8022980:	4299      	cmp	r1, r3
 8022982:	b510      	push	{r4, lr}
 8022984:	4604      	mov	r4, r0
 8022986:	d001      	beq.n	802298c <cleanup_stdio+0x10>
 8022988:	f001 f83c 	bl	8023a04 <_fflush_r>
 802298c:	68a1      	ldr	r1, [r4, #8]
 802298e:	4b09      	ldr	r3, [pc, #36]	@ (80229b4 <cleanup_stdio+0x38>)
 8022990:	4299      	cmp	r1, r3
 8022992:	d002      	beq.n	802299a <cleanup_stdio+0x1e>
 8022994:	4620      	mov	r0, r4
 8022996:	f001 f835 	bl	8023a04 <_fflush_r>
 802299a:	68e1      	ldr	r1, [r4, #12]
 802299c:	4b06      	ldr	r3, [pc, #24]	@ (80229b8 <cleanup_stdio+0x3c>)
 802299e:	4299      	cmp	r1, r3
 80229a0:	d004      	beq.n	80229ac <cleanup_stdio+0x30>
 80229a2:	4620      	mov	r0, r4
 80229a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80229a8:	f001 b82c 	b.w	8023a04 <_fflush_r>
 80229ac:	bd10      	pop	{r4, pc}
 80229ae:	bf00      	nop
 80229b0:	200001f8 	.word	0x200001f8
 80229b4:	20000260 	.word	0x20000260
 80229b8:	200002c8 	.word	0x200002c8

080229bc <global_stdio_init.part.0>:
 80229bc:	b510      	push	{r4, lr}
 80229be:	4b0b      	ldr	r3, [pc, #44]	@ (80229ec <global_stdio_init.part.0+0x30>)
 80229c0:	4c0b      	ldr	r4, [pc, #44]	@ (80229f0 <global_stdio_init.part.0+0x34>)
 80229c2:	4a0c      	ldr	r2, [pc, #48]	@ (80229f4 <global_stdio_init.part.0+0x38>)
 80229c4:	601a      	str	r2, [r3, #0]
 80229c6:	4620      	mov	r0, r4
 80229c8:	2200      	movs	r2, #0
 80229ca:	2104      	movs	r1, #4
 80229cc:	f7ff ff94 	bl	80228f8 <std>
 80229d0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80229d4:	2201      	movs	r2, #1
 80229d6:	2109      	movs	r1, #9
 80229d8:	f7ff ff8e 	bl	80228f8 <std>
 80229dc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80229e0:	2202      	movs	r2, #2
 80229e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80229e6:	2112      	movs	r1, #18
 80229e8:	f7ff bf86 	b.w	80228f8 <std>
 80229ec:	20000330 	.word	0x20000330
 80229f0:	200001f8 	.word	0x200001f8
 80229f4:	08022965 	.word	0x08022965

080229f8 <__sfp_lock_acquire>:
 80229f8:	4801      	ldr	r0, [pc, #4]	@ (8022a00 <__sfp_lock_acquire+0x8>)
 80229fa:	f000 b876 	b.w	8022aea <__retarget_lock_acquire_recursive>
 80229fe:	bf00      	nop
 8022a00:	20000335 	.word	0x20000335

08022a04 <__sfp_lock_release>:
 8022a04:	4801      	ldr	r0, [pc, #4]	@ (8022a0c <__sfp_lock_release+0x8>)
 8022a06:	f000 b871 	b.w	8022aec <__retarget_lock_release_recursive>
 8022a0a:	bf00      	nop
 8022a0c:	20000335 	.word	0x20000335

08022a10 <__sinit>:
 8022a10:	b510      	push	{r4, lr}
 8022a12:	4604      	mov	r4, r0
 8022a14:	f7ff fff0 	bl	80229f8 <__sfp_lock_acquire>
 8022a18:	6a23      	ldr	r3, [r4, #32]
 8022a1a:	b11b      	cbz	r3, 8022a24 <__sinit+0x14>
 8022a1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8022a20:	f7ff bff0 	b.w	8022a04 <__sfp_lock_release>
 8022a24:	4b04      	ldr	r3, [pc, #16]	@ (8022a38 <__sinit+0x28>)
 8022a26:	6223      	str	r3, [r4, #32]
 8022a28:	4b04      	ldr	r3, [pc, #16]	@ (8022a3c <__sinit+0x2c>)
 8022a2a:	681b      	ldr	r3, [r3, #0]
 8022a2c:	2b00      	cmp	r3, #0
 8022a2e:	d1f5      	bne.n	8022a1c <__sinit+0xc>
 8022a30:	f7ff ffc4 	bl	80229bc <global_stdio_init.part.0>
 8022a34:	e7f2      	b.n	8022a1c <__sinit+0xc>
 8022a36:	bf00      	nop
 8022a38:	0802297d 	.word	0x0802297d
 8022a3c:	20000330 	.word	0x20000330

08022a40 <_fwalk_sglue>:
 8022a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8022a44:	4607      	mov	r7, r0
 8022a46:	4688      	mov	r8, r1
 8022a48:	4614      	mov	r4, r2
 8022a4a:	2600      	movs	r6, #0
 8022a4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8022a50:	f1b9 0901 	subs.w	r9, r9, #1
 8022a54:	d505      	bpl.n	8022a62 <_fwalk_sglue+0x22>
 8022a56:	6824      	ldr	r4, [r4, #0]
 8022a58:	2c00      	cmp	r4, #0
 8022a5a:	d1f7      	bne.n	8022a4c <_fwalk_sglue+0xc>
 8022a5c:	4630      	mov	r0, r6
 8022a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8022a62:	89ab      	ldrh	r3, [r5, #12]
 8022a64:	2b01      	cmp	r3, #1
 8022a66:	d907      	bls.n	8022a78 <_fwalk_sglue+0x38>
 8022a68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8022a6c:	3301      	adds	r3, #1
 8022a6e:	d003      	beq.n	8022a78 <_fwalk_sglue+0x38>
 8022a70:	4629      	mov	r1, r5
 8022a72:	4638      	mov	r0, r7
 8022a74:	47c0      	blx	r8
 8022a76:	4306      	orrs	r6, r0
 8022a78:	3568      	adds	r5, #104	@ 0x68
 8022a7a:	e7e9      	b.n	8022a50 <_fwalk_sglue+0x10>

08022a7c <memset>:
 8022a7c:	4402      	add	r2, r0
 8022a7e:	4603      	mov	r3, r0
 8022a80:	4293      	cmp	r3, r2
 8022a82:	d100      	bne.n	8022a86 <memset+0xa>
 8022a84:	4770      	bx	lr
 8022a86:	f803 1b01 	strb.w	r1, [r3], #1
 8022a8a:	e7f9      	b.n	8022a80 <memset+0x4>

08022a8c <_localeconv_r>:
 8022a8c:	4800      	ldr	r0, [pc, #0]	@ (8022a90 <_localeconv_r+0x4>)
 8022a8e:	4770      	bx	lr
 8022a90:	20000158 	.word	0x20000158

08022a94 <__errno>:
 8022a94:	4b01      	ldr	r3, [pc, #4]	@ (8022a9c <__errno+0x8>)
 8022a96:	6818      	ldr	r0, [r3, #0]
 8022a98:	4770      	bx	lr
 8022a9a:	bf00      	nop
 8022a9c:	20000018 	.word	0x20000018

08022aa0 <__libc_init_array>:
 8022aa0:	b570      	push	{r4, r5, r6, lr}
 8022aa2:	4d0d      	ldr	r5, [pc, #52]	@ (8022ad8 <__libc_init_array+0x38>)
 8022aa4:	4c0d      	ldr	r4, [pc, #52]	@ (8022adc <__libc_init_array+0x3c>)
 8022aa6:	1b64      	subs	r4, r4, r5
 8022aa8:	10a4      	asrs	r4, r4, #2
 8022aaa:	2600      	movs	r6, #0
 8022aac:	42a6      	cmp	r6, r4
 8022aae:	d109      	bne.n	8022ac4 <__libc_init_array+0x24>
 8022ab0:	4d0b      	ldr	r5, [pc, #44]	@ (8022ae0 <__libc_init_array+0x40>)
 8022ab2:	4c0c      	ldr	r4, [pc, #48]	@ (8022ae4 <__libc_init_array+0x44>)
 8022ab4:	f001 ff48 	bl	8024948 <_init>
 8022ab8:	1b64      	subs	r4, r4, r5
 8022aba:	10a4      	asrs	r4, r4, #2
 8022abc:	2600      	movs	r6, #0
 8022abe:	42a6      	cmp	r6, r4
 8022ac0:	d105      	bne.n	8022ace <__libc_init_array+0x2e>
 8022ac2:	bd70      	pop	{r4, r5, r6, pc}
 8022ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8022ac8:	4798      	blx	r3
 8022aca:	3601      	adds	r6, #1
 8022acc:	e7ee      	b.n	8022aac <__libc_init_array+0xc>
 8022ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8022ad2:	4798      	blx	r3
 8022ad4:	3601      	adds	r6, #1
 8022ad6:	e7f2      	b.n	8022abe <__libc_init_array+0x1e>
 8022ad8:	08024ec0 	.word	0x08024ec0
 8022adc:	08024ec0 	.word	0x08024ec0
 8022ae0:	08024ec0 	.word	0x08024ec0
 8022ae4:	08024ec4 	.word	0x08024ec4

08022ae8 <__retarget_lock_init_recursive>:
 8022ae8:	4770      	bx	lr

08022aea <__retarget_lock_acquire_recursive>:
 8022aea:	4770      	bx	lr

08022aec <__retarget_lock_release_recursive>:
 8022aec:	4770      	bx	lr

08022aee <memcpy>:
 8022aee:	440a      	add	r2, r1
 8022af0:	4291      	cmp	r1, r2
 8022af2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8022af6:	d100      	bne.n	8022afa <memcpy+0xc>
 8022af8:	4770      	bx	lr
 8022afa:	b510      	push	{r4, lr}
 8022afc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8022b00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8022b04:	4291      	cmp	r1, r2
 8022b06:	d1f9      	bne.n	8022afc <memcpy+0xe>
 8022b08:	bd10      	pop	{r4, pc}

08022b0a <quorem>:
 8022b0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022b0e:	6903      	ldr	r3, [r0, #16]
 8022b10:	690c      	ldr	r4, [r1, #16]
 8022b12:	42a3      	cmp	r3, r4
 8022b14:	4607      	mov	r7, r0
 8022b16:	db7e      	blt.n	8022c16 <quorem+0x10c>
 8022b18:	3c01      	subs	r4, #1
 8022b1a:	f101 0814 	add.w	r8, r1, #20
 8022b1e:	00a3      	lsls	r3, r4, #2
 8022b20:	f100 0514 	add.w	r5, r0, #20
 8022b24:	9300      	str	r3, [sp, #0]
 8022b26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8022b2a:	9301      	str	r3, [sp, #4]
 8022b2c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8022b30:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8022b34:	3301      	adds	r3, #1
 8022b36:	429a      	cmp	r2, r3
 8022b38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8022b3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8022b40:	d32e      	bcc.n	8022ba0 <quorem+0x96>
 8022b42:	f04f 0a00 	mov.w	sl, #0
 8022b46:	46c4      	mov	ip, r8
 8022b48:	46ae      	mov	lr, r5
 8022b4a:	46d3      	mov	fp, sl
 8022b4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8022b50:	b298      	uxth	r0, r3
 8022b52:	fb06 a000 	mla	r0, r6, r0, sl
 8022b56:	0c02      	lsrs	r2, r0, #16
 8022b58:	0c1b      	lsrs	r3, r3, #16
 8022b5a:	fb06 2303 	mla	r3, r6, r3, r2
 8022b5e:	f8de 2000 	ldr.w	r2, [lr]
 8022b62:	b280      	uxth	r0, r0
 8022b64:	b292      	uxth	r2, r2
 8022b66:	1a12      	subs	r2, r2, r0
 8022b68:	445a      	add	r2, fp
 8022b6a:	f8de 0000 	ldr.w	r0, [lr]
 8022b6e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8022b72:	b29b      	uxth	r3, r3
 8022b74:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8022b78:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8022b7c:	b292      	uxth	r2, r2
 8022b7e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8022b82:	45e1      	cmp	r9, ip
 8022b84:	f84e 2b04 	str.w	r2, [lr], #4
 8022b88:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8022b8c:	d2de      	bcs.n	8022b4c <quorem+0x42>
 8022b8e:	9b00      	ldr	r3, [sp, #0]
 8022b90:	58eb      	ldr	r3, [r5, r3]
 8022b92:	b92b      	cbnz	r3, 8022ba0 <quorem+0x96>
 8022b94:	9b01      	ldr	r3, [sp, #4]
 8022b96:	3b04      	subs	r3, #4
 8022b98:	429d      	cmp	r5, r3
 8022b9a:	461a      	mov	r2, r3
 8022b9c:	d32f      	bcc.n	8022bfe <quorem+0xf4>
 8022b9e:	613c      	str	r4, [r7, #16]
 8022ba0:	4638      	mov	r0, r7
 8022ba2:	f001 f9dd 	bl	8023f60 <__mcmp>
 8022ba6:	2800      	cmp	r0, #0
 8022ba8:	db25      	blt.n	8022bf6 <quorem+0xec>
 8022baa:	4629      	mov	r1, r5
 8022bac:	2000      	movs	r0, #0
 8022bae:	f858 2b04 	ldr.w	r2, [r8], #4
 8022bb2:	f8d1 c000 	ldr.w	ip, [r1]
 8022bb6:	fa1f fe82 	uxth.w	lr, r2
 8022bba:	fa1f f38c 	uxth.w	r3, ip
 8022bbe:	eba3 030e 	sub.w	r3, r3, lr
 8022bc2:	4403      	add	r3, r0
 8022bc4:	0c12      	lsrs	r2, r2, #16
 8022bc6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8022bca:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8022bce:	b29b      	uxth	r3, r3
 8022bd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8022bd4:	45c1      	cmp	r9, r8
 8022bd6:	f841 3b04 	str.w	r3, [r1], #4
 8022bda:	ea4f 4022 	mov.w	r0, r2, asr #16
 8022bde:	d2e6      	bcs.n	8022bae <quorem+0xa4>
 8022be0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8022be4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8022be8:	b922      	cbnz	r2, 8022bf4 <quorem+0xea>
 8022bea:	3b04      	subs	r3, #4
 8022bec:	429d      	cmp	r5, r3
 8022bee:	461a      	mov	r2, r3
 8022bf0:	d30b      	bcc.n	8022c0a <quorem+0x100>
 8022bf2:	613c      	str	r4, [r7, #16]
 8022bf4:	3601      	adds	r6, #1
 8022bf6:	4630      	mov	r0, r6
 8022bf8:	b003      	add	sp, #12
 8022bfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022bfe:	6812      	ldr	r2, [r2, #0]
 8022c00:	3b04      	subs	r3, #4
 8022c02:	2a00      	cmp	r2, #0
 8022c04:	d1cb      	bne.n	8022b9e <quorem+0x94>
 8022c06:	3c01      	subs	r4, #1
 8022c08:	e7c6      	b.n	8022b98 <quorem+0x8e>
 8022c0a:	6812      	ldr	r2, [r2, #0]
 8022c0c:	3b04      	subs	r3, #4
 8022c0e:	2a00      	cmp	r2, #0
 8022c10:	d1ef      	bne.n	8022bf2 <quorem+0xe8>
 8022c12:	3c01      	subs	r4, #1
 8022c14:	e7ea      	b.n	8022bec <quorem+0xe2>
 8022c16:	2000      	movs	r0, #0
 8022c18:	e7ee      	b.n	8022bf8 <quorem+0xee>
 8022c1a:	0000      	movs	r0, r0
 8022c1c:	0000      	movs	r0, r0
	...

08022c20 <_dtoa_r>:
 8022c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022c24:	69c7      	ldr	r7, [r0, #28]
 8022c26:	b099      	sub	sp, #100	@ 0x64
 8022c28:	ed8d 0b02 	vstr	d0, [sp, #8]
 8022c2c:	ec55 4b10 	vmov	r4, r5, d0
 8022c30:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8022c32:	9109      	str	r1, [sp, #36]	@ 0x24
 8022c34:	4683      	mov	fp, r0
 8022c36:	920e      	str	r2, [sp, #56]	@ 0x38
 8022c38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8022c3a:	b97f      	cbnz	r7, 8022c5c <_dtoa_r+0x3c>
 8022c3c:	2010      	movs	r0, #16
 8022c3e:	f000 fdb3 	bl	80237a8 <malloc>
 8022c42:	4602      	mov	r2, r0
 8022c44:	f8cb 001c 	str.w	r0, [fp, #28]
 8022c48:	b920      	cbnz	r0, 8022c54 <_dtoa_r+0x34>
 8022c4a:	4ba7      	ldr	r3, [pc, #668]	@ (8022ee8 <_dtoa_r+0x2c8>)
 8022c4c:	21ef      	movs	r1, #239	@ 0xef
 8022c4e:	48a7      	ldr	r0, [pc, #668]	@ (8022eec <_dtoa_r+0x2cc>)
 8022c50:	f001 fb28 	bl	80242a4 <__assert_func>
 8022c54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8022c58:	6007      	str	r7, [r0, #0]
 8022c5a:	60c7      	str	r7, [r0, #12]
 8022c5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8022c60:	6819      	ldr	r1, [r3, #0]
 8022c62:	b159      	cbz	r1, 8022c7c <_dtoa_r+0x5c>
 8022c64:	685a      	ldr	r2, [r3, #4]
 8022c66:	604a      	str	r2, [r1, #4]
 8022c68:	2301      	movs	r3, #1
 8022c6a:	4093      	lsls	r3, r2
 8022c6c:	608b      	str	r3, [r1, #8]
 8022c6e:	4658      	mov	r0, fp
 8022c70:	f000 ff3c 	bl	8023aec <_Bfree>
 8022c74:	f8db 301c 	ldr.w	r3, [fp, #28]
 8022c78:	2200      	movs	r2, #0
 8022c7a:	601a      	str	r2, [r3, #0]
 8022c7c:	1e2b      	subs	r3, r5, #0
 8022c7e:	bfb9      	ittee	lt
 8022c80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8022c84:	9303      	strlt	r3, [sp, #12]
 8022c86:	2300      	movge	r3, #0
 8022c88:	6033      	strge	r3, [r6, #0]
 8022c8a:	9f03      	ldr	r7, [sp, #12]
 8022c8c:	4b98      	ldr	r3, [pc, #608]	@ (8022ef0 <_dtoa_r+0x2d0>)
 8022c8e:	bfbc      	itt	lt
 8022c90:	2201      	movlt	r2, #1
 8022c92:	6032      	strlt	r2, [r6, #0]
 8022c94:	43bb      	bics	r3, r7
 8022c96:	d112      	bne.n	8022cbe <_dtoa_r+0x9e>
 8022c98:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8022c9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8022c9e:	6013      	str	r3, [r2, #0]
 8022ca0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8022ca4:	4323      	orrs	r3, r4
 8022ca6:	f000 854d 	beq.w	8023744 <_dtoa_r+0xb24>
 8022caa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8022cac:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8022f04 <_dtoa_r+0x2e4>
 8022cb0:	2b00      	cmp	r3, #0
 8022cb2:	f000 854f 	beq.w	8023754 <_dtoa_r+0xb34>
 8022cb6:	f10a 0303 	add.w	r3, sl, #3
 8022cba:	f000 bd49 	b.w	8023750 <_dtoa_r+0xb30>
 8022cbe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8022cc2:	2200      	movs	r2, #0
 8022cc4:	ec51 0b17 	vmov	r0, r1, d7
 8022cc8:	2300      	movs	r3, #0
 8022cca:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8022cce:	f7fd fe73 	bl	80209b8 <__aeabi_dcmpeq>
 8022cd2:	4680      	mov	r8, r0
 8022cd4:	b158      	cbz	r0, 8022cee <_dtoa_r+0xce>
 8022cd6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8022cd8:	2301      	movs	r3, #1
 8022cda:	6013      	str	r3, [r2, #0]
 8022cdc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8022cde:	b113      	cbz	r3, 8022ce6 <_dtoa_r+0xc6>
 8022ce0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8022ce2:	4b84      	ldr	r3, [pc, #528]	@ (8022ef4 <_dtoa_r+0x2d4>)
 8022ce4:	6013      	str	r3, [r2, #0]
 8022ce6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8022f08 <_dtoa_r+0x2e8>
 8022cea:	f000 bd33 	b.w	8023754 <_dtoa_r+0xb34>
 8022cee:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8022cf2:	aa16      	add	r2, sp, #88	@ 0x58
 8022cf4:	a917      	add	r1, sp, #92	@ 0x5c
 8022cf6:	4658      	mov	r0, fp
 8022cf8:	f001 f9e2 	bl	80240c0 <__d2b>
 8022cfc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8022d00:	4681      	mov	r9, r0
 8022d02:	2e00      	cmp	r6, #0
 8022d04:	d077      	beq.n	8022df6 <_dtoa_r+0x1d6>
 8022d06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022d08:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8022d0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8022d10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8022d14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8022d18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8022d1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8022d20:	4619      	mov	r1, r3
 8022d22:	2200      	movs	r2, #0
 8022d24:	4b74      	ldr	r3, [pc, #464]	@ (8022ef8 <_dtoa_r+0x2d8>)
 8022d26:	f7fd fa27 	bl	8020178 <__aeabi_dsub>
 8022d2a:	a369      	add	r3, pc, #420	@ (adr r3, 8022ed0 <_dtoa_r+0x2b0>)
 8022d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d30:	f7fd fbda 	bl	80204e8 <__aeabi_dmul>
 8022d34:	a368      	add	r3, pc, #416	@ (adr r3, 8022ed8 <_dtoa_r+0x2b8>)
 8022d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d3a:	f7fd fa1f 	bl	802017c <__adddf3>
 8022d3e:	4604      	mov	r4, r0
 8022d40:	4630      	mov	r0, r6
 8022d42:	460d      	mov	r5, r1
 8022d44:	f7fd fb66 	bl	8020414 <__aeabi_i2d>
 8022d48:	a365      	add	r3, pc, #404	@ (adr r3, 8022ee0 <_dtoa_r+0x2c0>)
 8022d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d4e:	f7fd fbcb 	bl	80204e8 <__aeabi_dmul>
 8022d52:	4602      	mov	r2, r0
 8022d54:	460b      	mov	r3, r1
 8022d56:	4620      	mov	r0, r4
 8022d58:	4629      	mov	r1, r5
 8022d5a:	f7fd fa0f 	bl	802017c <__adddf3>
 8022d5e:	4604      	mov	r4, r0
 8022d60:	460d      	mov	r5, r1
 8022d62:	f7fd fe71 	bl	8020a48 <__aeabi_d2iz>
 8022d66:	2200      	movs	r2, #0
 8022d68:	4607      	mov	r7, r0
 8022d6a:	2300      	movs	r3, #0
 8022d6c:	4620      	mov	r0, r4
 8022d6e:	4629      	mov	r1, r5
 8022d70:	f7fd fe2c 	bl	80209cc <__aeabi_dcmplt>
 8022d74:	b140      	cbz	r0, 8022d88 <_dtoa_r+0x168>
 8022d76:	4638      	mov	r0, r7
 8022d78:	f7fd fb4c 	bl	8020414 <__aeabi_i2d>
 8022d7c:	4622      	mov	r2, r4
 8022d7e:	462b      	mov	r3, r5
 8022d80:	f7fd fe1a 	bl	80209b8 <__aeabi_dcmpeq>
 8022d84:	b900      	cbnz	r0, 8022d88 <_dtoa_r+0x168>
 8022d86:	3f01      	subs	r7, #1
 8022d88:	2f16      	cmp	r7, #22
 8022d8a:	d851      	bhi.n	8022e30 <_dtoa_r+0x210>
 8022d8c:	4b5b      	ldr	r3, [pc, #364]	@ (8022efc <_dtoa_r+0x2dc>)
 8022d8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8022d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022d96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8022d9a:	f7fd fe17 	bl	80209cc <__aeabi_dcmplt>
 8022d9e:	2800      	cmp	r0, #0
 8022da0:	d048      	beq.n	8022e34 <_dtoa_r+0x214>
 8022da2:	3f01      	subs	r7, #1
 8022da4:	2300      	movs	r3, #0
 8022da6:	9312      	str	r3, [sp, #72]	@ 0x48
 8022da8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8022daa:	1b9b      	subs	r3, r3, r6
 8022dac:	1e5a      	subs	r2, r3, #1
 8022dae:	bf44      	itt	mi
 8022db0:	f1c3 0801 	rsbmi	r8, r3, #1
 8022db4:	2300      	movmi	r3, #0
 8022db6:	9208      	str	r2, [sp, #32]
 8022db8:	bf54      	ite	pl
 8022dba:	f04f 0800 	movpl.w	r8, #0
 8022dbe:	9308      	strmi	r3, [sp, #32]
 8022dc0:	2f00      	cmp	r7, #0
 8022dc2:	db39      	blt.n	8022e38 <_dtoa_r+0x218>
 8022dc4:	9b08      	ldr	r3, [sp, #32]
 8022dc6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8022dc8:	443b      	add	r3, r7
 8022dca:	9308      	str	r3, [sp, #32]
 8022dcc:	2300      	movs	r3, #0
 8022dce:	930a      	str	r3, [sp, #40]	@ 0x28
 8022dd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022dd2:	2b09      	cmp	r3, #9
 8022dd4:	d864      	bhi.n	8022ea0 <_dtoa_r+0x280>
 8022dd6:	2b05      	cmp	r3, #5
 8022dd8:	bfc4      	itt	gt
 8022dda:	3b04      	subgt	r3, #4
 8022ddc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8022dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022de0:	f1a3 0302 	sub.w	r3, r3, #2
 8022de4:	bfcc      	ite	gt
 8022de6:	2400      	movgt	r4, #0
 8022de8:	2401      	movle	r4, #1
 8022dea:	2b03      	cmp	r3, #3
 8022dec:	d863      	bhi.n	8022eb6 <_dtoa_r+0x296>
 8022dee:	e8df f003 	tbb	[pc, r3]
 8022df2:	372a      	.short	0x372a
 8022df4:	5535      	.short	0x5535
 8022df6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8022dfa:	441e      	add	r6, r3
 8022dfc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8022e00:	2b20      	cmp	r3, #32
 8022e02:	bfc1      	itttt	gt
 8022e04:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8022e08:	409f      	lslgt	r7, r3
 8022e0a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8022e0e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8022e12:	bfd6      	itet	le
 8022e14:	f1c3 0320 	rsble	r3, r3, #32
 8022e18:	ea47 0003 	orrgt.w	r0, r7, r3
 8022e1c:	fa04 f003 	lslle.w	r0, r4, r3
 8022e20:	f7fd fae8 	bl	80203f4 <__aeabi_ui2d>
 8022e24:	2201      	movs	r2, #1
 8022e26:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8022e2a:	3e01      	subs	r6, #1
 8022e2c:	9214      	str	r2, [sp, #80]	@ 0x50
 8022e2e:	e777      	b.n	8022d20 <_dtoa_r+0x100>
 8022e30:	2301      	movs	r3, #1
 8022e32:	e7b8      	b.n	8022da6 <_dtoa_r+0x186>
 8022e34:	9012      	str	r0, [sp, #72]	@ 0x48
 8022e36:	e7b7      	b.n	8022da8 <_dtoa_r+0x188>
 8022e38:	427b      	negs	r3, r7
 8022e3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8022e3c:	2300      	movs	r3, #0
 8022e3e:	eba8 0807 	sub.w	r8, r8, r7
 8022e42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022e44:	e7c4      	b.n	8022dd0 <_dtoa_r+0x1b0>
 8022e46:	2300      	movs	r3, #0
 8022e48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8022e4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022e4c:	2b00      	cmp	r3, #0
 8022e4e:	dc35      	bgt.n	8022ebc <_dtoa_r+0x29c>
 8022e50:	2301      	movs	r3, #1
 8022e52:	9300      	str	r3, [sp, #0]
 8022e54:	9307      	str	r3, [sp, #28]
 8022e56:	461a      	mov	r2, r3
 8022e58:	920e      	str	r2, [sp, #56]	@ 0x38
 8022e5a:	e00b      	b.n	8022e74 <_dtoa_r+0x254>
 8022e5c:	2301      	movs	r3, #1
 8022e5e:	e7f3      	b.n	8022e48 <_dtoa_r+0x228>
 8022e60:	2300      	movs	r3, #0
 8022e62:	930b      	str	r3, [sp, #44]	@ 0x2c
 8022e64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022e66:	18fb      	adds	r3, r7, r3
 8022e68:	9300      	str	r3, [sp, #0]
 8022e6a:	3301      	adds	r3, #1
 8022e6c:	2b01      	cmp	r3, #1
 8022e6e:	9307      	str	r3, [sp, #28]
 8022e70:	bfb8      	it	lt
 8022e72:	2301      	movlt	r3, #1
 8022e74:	f8db 001c 	ldr.w	r0, [fp, #28]
 8022e78:	2100      	movs	r1, #0
 8022e7a:	2204      	movs	r2, #4
 8022e7c:	f102 0514 	add.w	r5, r2, #20
 8022e80:	429d      	cmp	r5, r3
 8022e82:	d91f      	bls.n	8022ec4 <_dtoa_r+0x2a4>
 8022e84:	6041      	str	r1, [r0, #4]
 8022e86:	4658      	mov	r0, fp
 8022e88:	f000 fdf0 	bl	8023a6c <_Balloc>
 8022e8c:	4682      	mov	sl, r0
 8022e8e:	2800      	cmp	r0, #0
 8022e90:	d13c      	bne.n	8022f0c <_dtoa_r+0x2ec>
 8022e92:	4b1b      	ldr	r3, [pc, #108]	@ (8022f00 <_dtoa_r+0x2e0>)
 8022e94:	4602      	mov	r2, r0
 8022e96:	f240 11af 	movw	r1, #431	@ 0x1af
 8022e9a:	e6d8      	b.n	8022c4e <_dtoa_r+0x2e>
 8022e9c:	2301      	movs	r3, #1
 8022e9e:	e7e0      	b.n	8022e62 <_dtoa_r+0x242>
 8022ea0:	2401      	movs	r4, #1
 8022ea2:	2300      	movs	r3, #0
 8022ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8022ea6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8022ea8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8022eac:	9300      	str	r3, [sp, #0]
 8022eae:	9307      	str	r3, [sp, #28]
 8022eb0:	2200      	movs	r2, #0
 8022eb2:	2312      	movs	r3, #18
 8022eb4:	e7d0      	b.n	8022e58 <_dtoa_r+0x238>
 8022eb6:	2301      	movs	r3, #1
 8022eb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8022eba:	e7f5      	b.n	8022ea8 <_dtoa_r+0x288>
 8022ebc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022ebe:	9300      	str	r3, [sp, #0]
 8022ec0:	9307      	str	r3, [sp, #28]
 8022ec2:	e7d7      	b.n	8022e74 <_dtoa_r+0x254>
 8022ec4:	3101      	adds	r1, #1
 8022ec6:	0052      	lsls	r2, r2, #1
 8022ec8:	e7d8      	b.n	8022e7c <_dtoa_r+0x25c>
 8022eca:	bf00      	nop
 8022ecc:	f3af 8000 	nop.w
 8022ed0:	636f4361 	.word	0x636f4361
 8022ed4:	3fd287a7 	.word	0x3fd287a7
 8022ed8:	8b60c8b3 	.word	0x8b60c8b3
 8022edc:	3fc68a28 	.word	0x3fc68a28
 8022ee0:	509f79fb 	.word	0x509f79fb
 8022ee4:	3fd34413 	.word	0x3fd34413
 8022ee8:	08024b89 	.word	0x08024b89
 8022eec:	08024ba0 	.word	0x08024ba0
 8022ef0:	7ff00000 	.word	0x7ff00000
 8022ef4:	08024b59 	.word	0x08024b59
 8022ef8:	3ff80000 	.word	0x3ff80000
 8022efc:	08024c98 	.word	0x08024c98
 8022f00:	08024bf8 	.word	0x08024bf8
 8022f04:	08024b85 	.word	0x08024b85
 8022f08:	08024b58 	.word	0x08024b58
 8022f0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8022f10:	6018      	str	r0, [r3, #0]
 8022f12:	9b07      	ldr	r3, [sp, #28]
 8022f14:	2b0e      	cmp	r3, #14
 8022f16:	f200 80a4 	bhi.w	8023062 <_dtoa_r+0x442>
 8022f1a:	2c00      	cmp	r4, #0
 8022f1c:	f000 80a1 	beq.w	8023062 <_dtoa_r+0x442>
 8022f20:	2f00      	cmp	r7, #0
 8022f22:	dd33      	ble.n	8022f8c <_dtoa_r+0x36c>
 8022f24:	4bad      	ldr	r3, [pc, #692]	@ (80231dc <_dtoa_r+0x5bc>)
 8022f26:	f007 020f 	and.w	r2, r7, #15
 8022f2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022f2e:	ed93 7b00 	vldr	d7, [r3]
 8022f32:	05f8      	lsls	r0, r7, #23
 8022f34:	ed8d 7b04 	vstr	d7, [sp, #16]
 8022f38:	ea4f 1427 	mov.w	r4, r7, asr #4
 8022f3c:	d516      	bpl.n	8022f6c <_dtoa_r+0x34c>
 8022f3e:	4ba8      	ldr	r3, [pc, #672]	@ (80231e0 <_dtoa_r+0x5c0>)
 8022f40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8022f44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8022f48:	f7fd fbf8 	bl	802073c <__aeabi_ddiv>
 8022f4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022f50:	f004 040f 	and.w	r4, r4, #15
 8022f54:	2603      	movs	r6, #3
 8022f56:	4da2      	ldr	r5, [pc, #648]	@ (80231e0 <_dtoa_r+0x5c0>)
 8022f58:	b954      	cbnz	r4, 8022f70 <_dtoa_r+0x350>
 8022f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8022f5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8022f62:	f7fd fbeb 	bl	802073c <__aeabi_ddiv>
 8022f66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022f6a:	e028      	b.n	8022fbe <_dtoa_r+0x39e>
 8022f6c:	2602      	movs	r6, #2
 8022f6e:	e7f2      	b.n	8022f56 <_dtoa_r+0x336>
 8022f70:	07e1      	lsls	r1, r4, #31
 8022f72:	d508      	bpl.n	8022f86 <_dtoa_r+0x366>
 8022f74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8022f78:	e9d5 2300 	ldrd	r2, r3, [r5]
 8022f7c:	f7fd fab4 	bl	80204e8 <__aeabi_dmul>
 8022f80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8022f84:	3601      	adds	r6, #1
 8022f86:	1064      	asrs	r4, r4, #1
 8022f88:	3508      	adds	r5, #8
 8022f8a:	e7e5      	b.n	8022f58 <_dtoa_r+0x338>
 8022f8c:	f000 80d2 	beq.w	8023134 <_dtoa_r+0x514>
 8022f90:	427c      	negs	r4, r7
 8022f92:	4b92      	ldr	r3, [pc, #584]	@ (80231dc <_dtoa_r+0x5bc>)
 8022f94:	4d92      	ldr	r5, [pc, #584]	@ (80231e0 <_dtoa_r+0x5c0>)
 8022f96:	f004 020f 	and.w	r2, r4, #15
 8022f9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8022f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8022fa2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8022fa6:	f7fd fa9f 	bl	80204e8 <__aeabi_dmul>
 8022faa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022fae:	1124      	asrs	r4, r4, #4
 8022fb0:	2300      	movs	r3, #0
 8022fb2:	2602      	movs	r6, #2
 8022fb4:	2c00      	cmp	r4, #0
 8022fb6:	f040 80b2 	bne.w	802311e <_dtoa_r+0x4fe>
 8022fba:	2b00      	cmp	r3, #0
 8022fbc:	d1d3      	bne.n	8022f66 <_dtoa_r+0x346>
 8022fbe:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8022fc0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8022fc4:	2b00      	cmp	r3, #0
 8022fc6:	f000 80b7 	beq.w	8023138 <_dtoa_r+0x518>
 8022fca:	4b86      	ldr	r3, [pc, #536]	@ (80231e4 <_dtoa_r+0x5c4>)
 8022fcc:	2200      	movs	r2, #0
 8022fce:	4620      	mov	r0, r4
 8022fd0:	4629      	mov	r1, r5
 8022fd2:	f7fd fcfb 	bl	80209cc <__aeabi_dcmplt>
 8022fd6:	2800      	cmp	r0, #0
 8022fd8:	f000 80ae 	beq.w	8023138 <_dtoa_r+0x518>
 8022fdc:	9b07      	ldr	r3, [sp, #28]
 8022fde:	2b00      	cmp	r3, #0
 8022fe0:	f000 80aa 	beq.w	8023138 <_dtoa_r+0x518>
 8022fe4:	9b00      	ldr	r3, [sp, #0]
 8022fe6:	2b00      	cmp	r3, #0
 8022fe8:	dd37      	ble.n	802305a <_dtoa_r+0x43a>
 8022fea:	1e7b      	subs	r3, r7, #1
 8022fec:	9304      	str	r3, [sp, #16]
 8022fee:	4620      	mov	r0, r4
 8022ff0:	4b7d      	ldr	r3, [pc, #500]	@ (80231e8 <_dtoa_r+0x5c8>)
 8022ff2:	2200      	movs	r2, #0
 8022ff4:	4629      	mov	r1, r5
 8022ff6:	f7fd fa77 	bl	80204e8 <__aeabi_dmul>
 8022ffa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8022ffe:	9c00      	ldr	r4, [sp, #0]
 8023000:	3601      	adds	r6, #1
 8023002:	4630      	mov	r0, r6
 8023004:	f7fd fa06 	bl	8020414 <__aeabi_i2d>
 8023008:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802300c:	f7fd fa6c 	bl	80204e8 <__aeabi_dmul>
 8023010:	4b76      	ldr	r3, [pc, #472]	@ (80231ec <_dtoa_r+0x5cc>)
 8023012:	2200      	movs	r2, #0
 8023014:	f7fd f8b2 	bl	802017c <__adddf3>
 8023018:	4605      	mov	r5, r0
 802301a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 802301e:	2c00      	cmp	r4, #0
 8023020:	f040 808d 	bne.w	802313e <_dtoa_r+0x51e>
 8023024:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8023028:	4b71      	ldr	r3, [pc, #452]	@ (80231f0 <_dtoa_r+0x5d0>)
 802302a:	2200      	movs	r2, #0
 802302c:	f7fd f8a4 	bl	8020178 <__aeabi_dsub>
 8023030:	4602      	mov	r2, r0
 8023032:	460b      	mov	r3, r1
 8023034:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023038:	462a      	mov	r2, r5
 802303a:	4633      	mov	r3, r6
 802303c:	f7fd fce4 	bl	8020a08 <__aeabi_dcmpgt>
 8023040:	2800      	cmp	r0, #0
 8023042:	f040 828b 	bne.w	802355c <_dtoa_r+0x93c>
 8023046:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802304a:	462a      	mov	r2, r5
 802304c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8023050:	f7fd fcbc 	bl	80209cc <__aeabi_dcmplt>
 8023054:	2800      	cmp	r0, #0
 8023056:	f040 8128 	bne.w	80232aa <_dtoa_r+0x68a>
 802305a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 802305e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8023062:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8023064:	2b00      	cmp	r3, #0
 8023066:	f2c0 815a 	blt.w	802331e <_dtoa_r+0x6fe>
 802306a:	2f0e      	cmp	r7, #14
 802306c:	f300 8157 	bgt.w	802331e <_dtoa_r+0x6fe>
 8023070:	4b5a      	ldr	r3, [pc, #360]	@ (80231dc <_dtoa_r+0x5bc>)
 8023072:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8023076:	ed93 7b00 	vldr	d7, [r3]
 802307a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802307c:	2b00      	cmp	r3, #0
 802307e:	ed8d 7b00 	vstr	d7, [sp]
 8023082:	da03      	bge.n	802308c <_dtoa_r+0x46c>
 8023084:	9b07      	ldr	r3, [sp, #28]
 8023086:	2b00      	cmp	r3, #0
 8023088:	f340 8101 	ble.w	802328e <_dtoa_r+0x66e>
 802308c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8023090:	4656      	mov	r6, sl
 8023092:	e9dd 2300 	ldrd	r2, r3, [sp]
 8023096:	4620      	mov	r0, r4
 8023098:	4629      	mov	r1, r5
 802309a:	f7fd fb4f 	bl	802073c <__aeabi_ddiv>
 802309e:	f7fd fcd3 	bl	8020a48 <__aeabi_d2iz>
 80230a2:	4680      	mov	r8, r0
 80230a4:	f7fd f9b6 	bl	8020414 <__aeabi_i2d>
 80230a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80230ac:	f7fd fa1c 	bl	80204e8 <__aeabi_dmul>
 80230b0:	4602      	mov	r2, r0
 80230b2:	460b      	mov	r3, r1
 80230b4:	4620      	mov	r0, r4
 80230b6:	4629      	mov	r1, r5
 80230b8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80230bc:	f7fd f85c 	bl	8020178 <__aeabi_dsub>
 80230c0:	f806 4b01 	strb.w	r4, [r6], #1
 80230c4:	9d07      	ldr	r5, [sp, #28]
 80230c6:	eba6 040a 	sub.w	r4, r6, sl
 80230ca:	42a5      	cmp	r5, r4
 80230cc:	4602      	mov	r2, r0
 80230ce:	460b      	mov	r3, r1
 80230d0:	f040 8117 	bne.w	8023302 <_dtoa_r+0x6e2>
 80230d4:	f7fd f852 	bl	802017c <__adddf3>
 80230d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80230dc:	4604      	mov	r4, r0
 80230de:	460d      	mov	r5, r1
 80230e0:	f7fd fc92 	bl	8020a08 <__aeabi_dcmpgt>
 80230e4:	2800      	cmp	r0, #0
 80230e6:	f040 80f9 	bne.w	80232dc <_dtoa_r+0x6bc>
 80230ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80230ee:	4620      	mov	r0, r4
 80230f0:	4629      	mov	r1, r5
 80230f2:	f7fd fc61 	bl	80209b8 <__aeabi_dcmpeq>
 80230f6:	b118      	cbz	r0, 8023100 <_dtoa_r+0x4e0>
 80230f8:	f018 0f01 	tst.w	r8, #1
 80230fc:	f040 80ee 	bne.w	80232dc <_dtoa_r+0x6bc>
 8023100:	4649      	mov	r1, r9
 8023102:	4658      	mov	r0, fp
 8023104:	f000 fcf2 	bl	8023aec <_Bfree>
 8023108:	2300      	movs	r3, #0
 802310a:	7033      	strb	r3, [r6, #0]
 802310c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802310e:	3701      	adds	r7, #1
 8023110:	601f      	str	r7, [r3, #0]
 8023112:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8023114:	2b00      	cmp	r3, #0
 8023116:	f000 831d 	beq.w	8023754 <_dtoa_r+0xb34>
 802311a:	601e      	str	r6, [r3, #0]
 802311c:	e31a      	b.n	8023754 <_dtoa_r+0xb34>
 802311e:	07e2      	lsls	r2, r4, #31
 8023120:	d505      	bpl.n	802312e <_dtoa_r+0x50e>
 8023122:	e9d5 2300 	ldrd	r2, r3, [r5]
 8023126:	f7fd f9df 	bl	80204e8 <__aeabi_dmul>
 802312a:	3601      	adds	r6, #1
 802312c:	2301      	movs	r3, #1
 802312e:	1064      	asrs	r4, r4, #1
 8023130:	3508      	adds	r5, #8
 8023132:	e73f      	b.n	8022fb4 <_dtoa_r+0x394>
 8023134:	2602      	movs	r6, #2
 8023136:	e742      	b.n	8022fbe <_dtoa_r+0x39e>
 8023138:	9c07      	ldr	r4, [sp, #28]
 802313a:	9704      	str	r7, [sp, #16]
 802313c:	e761      	b.n	8023002 <_dtoa_r+0x3e2>
 802313e:	4b27      	ldr	r3, [pc, #156]	@ (80231dc <_dtoa_r+0x5bc>)
 8023140:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8023142:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8023146:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 802314a:	4454      	add	r4, sl
 802314c:	2900      	cmp	r1, #0
 802314e:	d053      	beq.n	80231f8 <_dtoa_r+0x5d8>
 8023150:	4928      	ldr	r1, [pc, #160]	@ (80231f4 <_dtoa_r+0x5d4>)
 8023152:	2000      	movs	r0, #0
 8023154:	f7fd faf2 	bl	802073c <__aeabi_ddiv>
 8023158:	4633      	mov	r3, r6
 802315a:	462a      	mov	r2, r5
 802315c:	f7fd f80c 	bl	8020178 <__aeabi_dsub>
 8023160:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8023164:	4656      	mov	r6, sl
 8023166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802316a:	f7fd fc6d 	bl	8020a48 <__aeabi_d2iz>
 802316e:	4605      	mov	r5, r0
 8023170:	f7fd f950 	bl	8020414 <__aeabi_i2d>
 8023174:	4602      	mov	r2, r0
 8023176:	460b      	mov	r3, r1
 8023178:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802317c:	f7fc fffc 	bl	8020178 <__aeabi_dsub>
 8023180:	3530      	adds	r5, #48	@ 0x30
 8023182:	4602      	mov	r2, r0
 8023184:	460b      	mov	r3, r1
 8023186:	e9cd 2302 	strd	r2, r3, [sp, #8]
 802318a:	f806 5b01 	strb.w	r5, [r6], #1
 802318e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8023192:	f7fd fc1b 	bl	80209cc <__aeabi_dcmplt>
 8023196:	2800      	cmp	r0, #0
 8023198:	d171      	bne.n	802327e <_dtoa_r+0x65e>
 802319a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 802319e:	4911      	ldr	r1, [pc, #68]	@ (80231e4 <_dtoa_r+0x5c4>)
 80231a0:	2000      	movs	r0, #0
 80231a2:	f7fc ffe9 	bl	8020178 <__aeabi_dsub>
 80231a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80231aa:	f7fd fc0f 	bl	80209cc <__aeabi_dcmplt>
 80231ae:	2800      	cmp	r0, #0
 80231b0:	f040 8095 	bne.w	80232de <_dtoa_r+0x6be>
 80231b4:	42a6      	cmp	r6, r4
 80231b6:	f43f af50 	beq.w	802305a <_dtoa_r+0x43a>
 80231ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80231be:	4b0a      	ldr	r3, [pc, #40]	@ (80231e8 <_dtoa_r+0x5c8>)
 80231c0:	2200      	movs	r2, #0
 80231c2:	f7fd f991 	bl	80204e8 <__aeabi_dmul>
 80231c6:	4b08      	ldr	r3, [pc, #32]	@ (80231e8 <_dtoa_r+0x5c8>)
 80231c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80231cc:	2200      	movs	r2, #0
 80231ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80231d2:	f7fd f989 	bl	80204e8 <__aeabi_dmul>
 80231d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80231da:	e7c4      	b.n	8023166 <_dtoa_r+0x546>
 80231dc:	08024c98 	.word	0x08024c98
 80231e0:	08024c70 	.word	0x08024c70
 80231e4:	3ff00000 	.word	0x3ff00000
 80231e8:	40240000 	.word	0x40240000
 80231ec:	401c0000 	.word	0x401c0000
 80231f0:	40140000 	.word	0x40140000
 80231f4:	3fe00000 	.word	0x3fe00000
 80231f8:	4631      	mov	r1, r6
 80231fa:	4628      	mov	r0, r5
 80231fc:	f7fd f974 	bl	80204e8 <__aeabi_dmul>
 8023200:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8023204:	9415      	str	r4, [sp, #84]	@ 0x54
 8023206:	4656      	mov	r6, sl
 8023208:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802320c:	f7fd fc1c 	bl	8020a48 <__aeabi_d2iz>
 8023210:	4605      	mov	r5, r0
 8023212:	f7fd f8ff 	bl	8020414 <__aeabi_i2d>
 8023216:	4602      	mov	r2, r0
 8023218:	460b      	mov	r3, r1
 802321a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802321e:	f7fc ffab 	bl	8020178 <__aeabi_dsub>
 8023222:	3530      	adds	r5, #48	@ 0x30
 8023224:	f806 5b01 	strb.w	r5, [r6], #1
 8023228:	4602      	mov	r2, r0
 802322a:	460b      	mov	r3, r1
 802322c:	42a6      	cmp	r6, r4
 802322e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8023232:	f04f 0200 	mov.w	r2, #0
 8023236:	d124      	bne.n	8023282 <_dtoa_r+0x662>
 8023238:	4bac      	ldr	r3, [pc, #688]	@ (80234ec <_dtoa_r+0x8cc>)
 802323a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 802323e:	f7fc ff9d 	bl	802017c <__adddf3>
 8023242:	4602      	mov	r2, r0
 8023244:	460b      	mov	r3, r1
 8023246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 802324a:	f7fd fbdd 	bl	8020a08 <__aeabi_dcmpgt>
 802324e:	2800      	cmp	r0, #0
 8023250:	d145      	bne.n	80232de <_dtoa_r+0x6be>
 8023252:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8023256:	49a5      	ldr	r1, [pc, #660]	@ (80234ec <_dtoa_r+0x8cc>)
 8023258:	2000      	movs	r0, #0
 802325a:	f7fc ff8d 	bl	8020178 <__aeabi_dsub>
 802325e:	4602      	mov	r2, r0
 8023260:	460b      	mov	r3, r1
 8023262:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8023266:	f7fd fbb1 	bl	80209cc <__aeabi_dcmplt>
 802326a:	2800      	cmp	r0, #0
 802326c:	f43f aef5 	beq.w	802305a <_dtoa_r+0x43a>
 8023270:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8023272:	1e73      	subs	r3, r6, #1
 8023274:	9315      	str	r3, [sp, #84]	@ 0x54
 8023276:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 802327a:	2b30      	cmp	r3, #48	@ 0x30
 802327c:	d0f8      	beq.n	8023270 <_dtoa_r+0x650>
 802327e:	9f04      	ldr	r7, [sp, #16]
 8023280:	e73e      	b.n	8023100 <_dtoa_r+0x4e0>
 8023282:	4b9b      	ldr	r3, [pc, #620]	@ (80234f0 <_dtoa_r+0x8d0>)
 8023284:	f7fd f930 	bl	80204e8 <__aeabi_dmul>
 8023288:	e9cd 0102 	strd	r0, r1, [sp, #8]
 802328c:	e7bc      	b.n	8023208 <_dtoa_r+0x5e8>
 802328e:	d10c      	bne.n	80232aa <_dtoa_r+0x68a>
 8023290:	4b98      	ldr	r3, [pc, #608]	@ (80234f4 <_dtoa_r+0x8d4>)
 8023292:	2200      	movs	r2, #0
 8023294:	e9dd 0100 	ldrd	r0, r1, [sp]
 8023298:	f7fd f926 	bl	80204e8 <__aeabi_dmul>
 802329c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80232a0:	f7fd fba8 	bl	80209f4 <__aeabi_dcmpge>
 80232a4:	2800      	cmp	r0, #0
 80232a6:	f000 8157 	beq.w	8023558 <_dtoa_r+0x938>
 80232aa:	2400      	movs	r4, #0
 80232ac:	4625      	mov	r5, r4
 80232ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80232b0:	43db      	mvns	r3, r3
 80232b2:	9304      	str	r3, [sp, #16]
 80232b4:	4656      	mov	r6, sl
 80232b6:	2700      	movs	r7, #0
 80232b8:	4621      	mov	r1, r4
 80232ba:	4658      	mov	r0, fp
 80232bc:	f000 fc16 	bl	8023aec <_Bfree>
 80232c0:	2d00      	cmp	r5, #0
 80232c2:	d0dc      	beq.n	802327e <_dtoa_r+0x65e>
 80232c4:	b12f      	cbz	r7, 80232d2 <_dtoa_r+0x6b2>
 80232c6:	42af      	cmp	r7, r5
 80232c8:	d003      	beq.n	80232d2 <_dtoa_r+0x6b2>
 80232ca:	4639      	mov	r1, r7
 80232cc:	4658      	mov	r0, fp
 80232ce:	f000 fc0d 	bl	8023aec <_Bfree>
 80232d2:	4629      	mov	r1, r5
 80232d4:	4658      	mov	r0, fp
 80232d6:	f000 fc09 	bl	8023aec <_Bfree>
 80232da:	e7d0      	b.n	802327e <_dtoa_r+0x65e>
 80232dc:	9704      	str	r7, [sp, #16]
 80232de:	4633      	mov	r3, r6
 80232e0:	461e      	mov	r6, r3
 80232e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80232e6:	2a39      	cmp	r2, #57	@ 0x39
 80232e8:	d107      	bne.n	80232fa <_dtoa_r+0x6da>
 80232ea:	459a      	cmp	sl, r3
 80232ec:	d1f8      	bne.n	80232e0 <_dtoa_r+0x6c0>
 80232ee:	9a04      	ldr	r2, [sp, #16]
 80232f0:	3201      	adds	r2, #1
 80232f2:	9204      	str	r2, [sp, #16]
 80232f4:	2230      	movs	r2, #48	@ 0x30
 80232f6:	f88a 2000 	strb.w	r2, [sl]
 80232fa:	781a      	ldrb	r2, [r3, #0]
 80232fc:	3201      	adds	r2, #1
 80232fe:	701a      	strb	r2, [r3, #0]
 8023300:	e7bd      	b.n	802327e <_dtoa_r+0x65e>
 8023302:	4b7b      	ldr	r3, [pc, #492]	@ (80234f0 <_dtoa_r+0x8d0>)
 8023304:	2200      	movs	r2, #0
 8023306:	f7fd f8ef 	bl	80204e8 <__aeabi_dmul>
 802330a:	2200      	movs	r2, #0
 802330c:	2300      	movs	r3, #0
 802330e:	4604      	mov	r4, r0
 8023310:	460d      	mov	r5, r1
 8023312:	f7fd fb51 	bl	80209b8 <__aeabi_dcmpeq>
 8023316:	2800      	cmp	r0, #0
 8023318:	f43f aebb 	beq.w	8023092 <_dtoa_r+0x472>
 802331c:	e6f0      	b.n	8023100 <_dtoa_r+0x4e0>
 802331e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8023320:	2a00      	cmp	r2, #0
 8023322:	f000 80db 	beq.w	80234dc <_dtoa_r+0x8bc>
 8023326:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8023328:	2a01      	cmp	r2, #1
 802332a:	f300 80bf 	bgt.w	80234ac <_dtoa_r+0x88c>
 802332e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8023330:	2a00      	cmp	r2, #0
 8023332:	f000 80b7 	beq.w	80234a4 <_dtoa_r+0x884>
 8023336:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 802333a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 802333c:	4646      	mov	r6, r8
 802333e:	9a08      	ldr	r2, [sp, #32]
 8023340:	2101      	movs	r1, #1
 8023342:	441a      	add	r2, r3
 8023344:	4658      	mov	r0, fp
 8023346:	4498      	add	r8, r3
 8023348:	9208      	str	r2, [sp, #32]
 802334a:	f000 fc83 	bl	8023c54 <__i2b>
 802334e:	4605      	mov	r5, r0
 8023350:	b15e      	cbz	r6, 802336a <_dtoa_r+0x74a>
 8023352:	9b08      	ldr	r3, [sp, #32]
 8023354:	2b00      	cmp	r3, #0
 8023356:	dd08      	ble.n	802336a <_dtoa_r+0x74a>
 8023358:	42b3      	cmp	r3, r6
 802335a:	9a08      	ldr	r2, [sp, #32]
 802335c:	bfa8      	it	ge
 802335e:	4633      	movge	r3, r6
 8023360:	eba8 0803 	sub.w	r8, r8, r3
 8023364:	1af6      	subs	r6, r6, r3
 8023366:	1ad3      	subs	r3, r2, r3
 8023368:	9308      	str	r3, [sp, #32]
 802336a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802336c:	b1f3      	cbz	r3, 80233ac <_dtoa_r+0x78c>
 802336e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023370:	2b00      	cmp	r3, #0
 8023372:	f000 80b7 	beq.w	80234e4 <_dtoa_r+0x8c4>
 8023376:	b18c      	cbz	r4, 802339c <_dtoa_r+0x77c>
 8023378:	4629      	mov	r1, r5
 802337a:	4622      	mov	r2, r4
 802337c:	4658      	mov	r0, fp
 802337e:	f000 fd29 	bl	8023dd4 <__pow5mult>
 8023382:	464a      	mov	r2, r9
 8023384:	4601      	mov	r1, r0
 8023386:	4605      	mov	r5, r0
 8023388:	4658      	mov	r0, fp
 802338a:	f000 fc79 	bl	8023c80 <__multiply>
 802338e:	4649      	mov	r1, r9
 8023390:	9004      	str	r0, [sp, #16]
 8023392:	4658      	mov	r0, fp
 8023394:	f000 fbaa 	bl	8023aec <_Bfree>
 8023398:	9b04      	ldr	r3, [sp, #16]
 802339a:	4699      	mov	r9, r3
 802339c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802339e:	1b1a      	subs	r2, r3, r4
 80233a0:	d004      	beq.n	80233ac <_dtoa_r+0x78c>
 80233a2:	4649      	mov	r1, r9
 80233a4:	4658      	mov	r0, fp
 80233a6:	f000 fd15 	bl	8023dd4 <__pow5mult>
 80233aa:	4681      	mov	r9, r0
 80233ac:	2101      	movs	r1, #1
 80233ae:	4658      	mov	r0, fp
 80233b0:	f000 fc50 	bl	8023c54 <__i2b>
 80233b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80233b6:	4604      	mov	r4, r0
 80233b8:	2b00      	cmp	r3, #0
 80233ba:	f000 81cf 	beq.w	802375c <_dtoa_r+0xb3c>
 80233be:	461a      	mov	r2, r3
 80233c0:	4601      	mov	r1, r0
 80233c2:	4658      	mov	r0, fp
 80233c4:	f000 fd06 	bl	8023dd4 <__pow5mult>
 80233c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80233ca:	2b01      	cmp	r3, #1
 80233cc:	4604      	mov	r4, r0
 80233ce:	f300 8095 	bgt.w	80234fc <_dtoa_r+0x8dc>
 80233d2:	9b02      	ldr	r3, [sp, #8]
 80233d4:	2b00      	cmp	r3, #0
 80233d6:	f040 8087 	bne.w	80234e8 <_dtoa_r+0x8c8>
 80233da:	9b03      	ldr	r3, [sp, #12]
 80233dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80233e0:	2b00      	cmp	r3, #0
 80233e2:	f040 8089 	bne.w	80234f8 <_dtoa_r+0x8d8>
 80233e6:	9b03      	ldr	r3, [sp, #12]
 80233e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80233ec:	0d1b      	lsrs	r3, r3, #20
 80233ee:	051b      	lsls	r3, r3, #20
 80233f0:	b12b      	cbz	r3, 80233fe <_dtoa_r+0x7de>
 80233f2:	9b08      	ldr	r3, [sp, #32]
 80233f4:	3301      	adds	r3, #1
 80233f6:	9308      	str	r3, [sp, #32]
 80233f8:	f108 0801 	add.w	r8, r8, #1
 80233fc:	2301      	movs	r3, #1
 80233fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8023400:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023402:	2b00      	cmp	r3, #0
 8023404:	f000 81b0 	beq.w	8023768 <_dtoa_r+0xb48>
 8023408:	6923      	ldr	r3, [r4, #16]
 802340a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 802340e:	6918      	ldr	r0, [r3, #16]
 8023410:	f000 fbd4 	bl	8023bbc <__hi0bits>
 8023414:	f1c0 0020 	rsb	r0, r0, #32
 8023418:	9b08      	ldr	r3, [sp, #32]
 802341a:	4418      	add	r0, r3
 802341c:	f010 001f 	ands.w	r0, r0, #31
 8023420:	d077      	beq.n	8023512 <_dtoa_r+0x8f2>
 8023422:	f1c0 0320 	rsb	r3, r0, #32
 8023426:	2b04      	cmp	r3, #4
 8023428:	dd6b      	ble.n	8023502 <_dtoa_r+0x8e2>
 802342a:	9b08      	ldr	r3, [sp, #32]
 802342c:	f1c0 001c 	rsb	r0, r0, #28
 8023430:	4403      	add	r3, r0
 8023432:	4480      	add	r8, r0
 8023434:	4406      	add	r6, r0
 8023436:	9308      	str	r3, [sp, #32]
 8023438:	f1b8 0f00 	cmp.w	r8, #0
 802343c:	dd05      	ble.n	802344a <_dtoa_r+0x82a>
 802343e:	4649      	mov	r1, r9
 8023440:	4642      	mov	r2, r8
 8023442:	4658      	mov	r0, fp
 8023444:	f000 fd20 	bl	8023e88 <__lshift>
 8023448:	4681      	mov	r9, r0
 802344a:	9b08      	ldr	r3, [sp, #32]
 802344c:	2b00      	cmp	r3, #0
 802344e:	dd05      	ble.n	802345c <_dtoa_r+0x83c>
 8023450:	4621      	mov	r1, r4
 8023452:	461a      	mov	r2, r3
 8023454:	4658      	mov	r0, fp
 8023456:	f000 fd17 	bl	8023e88 <__lshift>
 802345a:	4604      	mov	r4, r0
 802345c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 802345e:	2b00      	cmp	r3, #0
 8023460:	d059      	beq.n	8023516 <_dtoa_r+0x8f6>
 8023462:	4621      	mov	r1, r4
 8023464:	4648      	mov	r0, r9
 8023466:	f000 fd7b 	bl	8023f60 <__mcmp>
 802346a:	2800      	cmp	r0, #0
 802346c:	da53      	bge.n	8023516 <_dtoa_r+0x8f6>
 802346e:	1e7b      	subs	r3, r7, #1
 8023470:	9304      	str	r3, [sp, #16]
 8023472:	4649      	mov	r1, r9
 8023474:	2300      	movs	r3, #0
 8023476:	220a      	movs	r2, #10
 8023478:	4658      	mov	r0, fp
 802347a:	f000 fb59 	bl	8023b30 <__multadd>
 802347e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023480:	4681      	mov	r9, r0
 8023482:	2b00      	cmp	r3, #0
 8023484:	f000 8172 	beq.w	802376c <_dtoa_r+0xb4c>
 8023488:	2300      	movs	r3, #0
 802348a:	4629      	mov	r1, r5
 802348c:	220a      	movs	r2, #10
 802348e:	4658      	mov	r0, fp
 8023490:	f000 fb4e 	bl	8023b30 <__multadd>
 8023494:	9b00      	ldr	r3, [sp, #0]
 8023496:	2b00      	cmp	r3, #0
 8023498:	4605      	mov	r5, r0
 802349a:	dc67      	bgt.n	802356c <_dtoa_r+0x94c>
 802349c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802349e:	2b02      	cmp	r3, #2
 80234a0:	dc41      	bgt.n	8023526 <_dtoa_r+0x906>
 80234a2:	e063      	b.n	802356c <_dtoa_r+0x94c>
 80234a4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80234a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80234aa:	e746      	b.n	802333a <_dtoa_r+0x71a>
 80234ac:	9b07      	ldr	r3, [sp, #28]
 80234ae:	1e5c      	subs	r4, r3, #1
 80234b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80234b2:	42a3      	cmp	r3, r4
 80234b4:	bfbf      	itttt	lt
 80234b6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80234b8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80234ba:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80234bc:	1ae3      	sublt	r3, r4, r3
 80234be:	bfb4      	ite	lt
 80234c0:	18d2      	addlt	r2, r2, r3
 80234c2:	1b1c      	subge	r4, r3, r4
 80234c4:	9b07      	ldr	r3, [sp, #28]
 80234c6:	bfbc      	itt	lt
 80234c8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80234ca:	2400      	movlt	r4, #0
 80234cc:	2b00      	cmp	r3, #0
 80234ce:	bfb5      	itete	lt
 80234d0:	eba8 0603 	sublt.w	r6, r8, r3
 80234d4:	9b07      	ldrge	r3, [sp, #28]
 80234d6:	2300      	movlt	r3, #0
 80234d8:	4646      	movge	r6, r8
 80234da:	e730      	b.n	802333e <_dtoa_r+0x71e>
 80234dc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80234de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80234e0:	4646      	mov	r6, r8
 80234e2:	e735      	b.n	8023350 <_dtoa_r+0x730>
 80234e4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80234e6:	e75c      	b.n	80233a2 <_dtoa_r+0x782>
 80234e8:	2300      	movs	r3, #0
 80234ea:	e788      	b.n	80233fe <_dtoa_r+0x7de>
 80234ec:	3fe00000 	.word	0x3fe00000
 80234f0:	40240000 	.word	0x40240000
 80234f4:	40140000 	.word	0x40140000
 80234f8:	9b02      	ldr	r3, [sp, #8]
 80234fa:	e780      	b.n	80233fe <_dtoa_r+0x7de>
 80234fc:	2300      	movs	r3, #0
 80234fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8023500:	e782      	b.n	8023408 <_dtoa_r+0x7e8>
 8023502:	d099      	beq.n	8023438 <_dtoa_r+0x818>
 8023504:	9a08      	ldr	r2, [sp, #32]
 8023506:	331c      	adds	r3, #28
 8023508:	441a      	add	r2, r3
 802350a:	4498      	add	r8, r3
 802350c:	441e      	add	r6, r3
 802350e:	9208      	str	r2, [sp, #32]
 8023510:	e792      	b.n	8023438 <_dtoa_r+0x818>
 8023512:	4603      	mov	r3, r0
 8023514:	e7f6      	b.n	8023504 <_dtoa_r+0x8e4>
 8023516:	9b07      	ldr	r3, [sp, #28]
 8023518:	9704      	str	r7, [sp, #16]
 802351a:	2b00      	cmp	r3, #0
 802351c:	dc20      	bgt.n	8023560 <_dtoa_r+0x940>
 802351e:	9300      	str	r3, [sp, #0]
 8023520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023522:	2b02      	cmp	r3, #2
 8023524:	dd1e      	ble.n	8023564 <_dtoa_r+0x944>
 8023526:	9b00      	ldr	r3, [sp, #0]
 8023528:	2b00      	cmp	r3, #0
 802352a:	f47f aec0 	bne.w	80232ae <_dtoa_r+0x68e>
 802352e:	4621      	mov	r1, r4
 8023530:	2205      	movs	r2, #5
 8023532:	4658      	mov	r0, fp
 8023534:	f000 fafc 	bl	8023b30 <__multadd>
 8023538:	4601      	mov	r1, r0
 802353a:	4604      	mov	r4, r0
 802353c:	4648      	mov	r0, r9
 802353e:	f000 fd0f 	bl	8023f60 <__mcmp>
 8023542:	2800      	cmp	r0, #0
 8023544:	f77f aeb3 	ble.w	80232ae <_dtoa_r+0x68e>
 8023548:	4656      	mov	r6, sl
 802354a:	2331      	movs	r3, #49	@ 0x31
 802354c:	f806 3b01 	strb.w	r3, [r6], #1
 8023550:	9b04      	ldr	r3, [sp, #16]
 8023552:	3301      	adds	r3, #1
 8023554:	9304      	str	r3, [sp, #16]
 8023556:	e6ae      	b.n	80232b6 <_dtoa_r+0x696>
 8023558:	9c07      	ldr	r4, [sp, #28]
 802355a:	9704      	str	r7, [sp, #16]
 802355c:	4625      	mov	r5, r4
 802355e:	e7f3      	b.n	8023548 <_dtoa_r+0x928>
 8023560:	9b07      	ldr	r3, [sp, #28]
 8023562:	9300      	str	r3, [sp, #0]
 8023564:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023566:	2b00      	cmp	r3, #0
 8023568:	f000 8104 	beq.w	8023774 <_dtoa_r+0xb54>
 802356c:	2e00      	cmp	r6, #0
 802356e:	dd05      	ble.n	802357c <_dtoa_r+0x95c>
 8023570:	4629      	mov	r1, r5
 8023572:	4632      	mov	r2, r6
 8023574:	4658      	mov	r0, fp
 8023576:	f000 fc87 	bl	8023e88 <__lshift>
 802357a:	4605      	mov	r5, r0
 802357c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802357e:	2b00      	cmp	r3, #0
 8023580:	d05a      	beq.n	8023638 <_dtoa_r+0xa18>
 8023582:	6869      	ldr	r1, [r5, #4]
 8023584:	4658      	mov	r0, fp
 8023586:	f000 fa71 	bl	8023a6c <_Balloc>
 802358a:	4606      	mov	r6, r0
 802358c:	b928      	cbnz	r0, 802359a <_dtoa_r+0x97a>
 802358e:	4b84      	ldr	r3, [pc, #528]	@ (80237a0 <_dtoa_r+0xb80>)
 8023590:	4602      	mov	r2, r0
 8023592:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8023596:	f7ff bb5a 	b.w	8022c4e <_dtoa_r+0x2e>
 802359a:	692a      	ldr	r2, [r5, #16]
 802359c:	3202      	adds	r2, #2
 802359e:	0092      	lsls	r2, r2, #2
 80235a0:	f105 010c 	add.w	r1, r5, #12
 80235a4:	300c      	adds	r0, #12
 80235a6:	f7ff faa2 	bl	8022aee <memcpy>
 80235aa:	2201      	movs	r2, #1
 80235ac:	4631      	mov	r1, r6
 80235ae:	4658      	mov	r0, fp
 80235b0:	f000 fc6a 	bl	8023e88 <__lshift>
 80235b4:	f10a 0301 	add.w	r3, sl, #1
 80235b8:	9307      	str	r3, [sp, #28]
 80235ba:	9b00      	ldr	r3, [sp, #0]
 80235bc:	4453      	add	r3, sl
 80235be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80235c0:	9b02      	ldr	r3, [sp, #8]
 80235c2:	f003 0301 	and.w	r3, r3, #1
 80235c6:	462f      	mov	r7, r5
 80235c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80235ca:	4605      	mov	r5, r0
 80235cc:	9b07      	ldr	r3, [sp, #28]
 80235ce:	4621      	mov	r1, r4
 80235d0:	3b01      	subs	r3, #1
 80235d2:	4648      	mov	r0, r9
 80235d4:	9300      	str	r3, [sp, #0]
 80235d6:	f7ff fa98 	bl	8022b0a <quorem>
 80235da:	4639      	mov	r1, r7
 80235dc:	9002      	str	r0, [sp, #8]
 80235de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80235e2:	4648      	mov	r0, r9
 80235e4:	f000 fcbc 	bl	8023f60 <__mcmp>
 80235e8:	462a      	mov	r2, r5
 80235ea:	9008      	str	r0, [sp, #32]
 80235ec:	4621      	mov	r1, r4
 80235ee:	4658      	mov	r0, fp
 80235f0:	f000 fcd2 	bl	8023f98 <__mdiff>
 80235f4:	68c2      	ldr	r2, [r0, #12]
 80235f6:	4606      	mov	r6, r0
 80235f8:	bb02      	cbnz	r2, 802363c <_dtoa_r+0xa1c>
 80235fa:	4601      	mov	r1, r0
 80235fc:	4648      	mov	r0, r9
 80235fe:	f000 fcaf 	bl	8023f60 <__mcmp>
 8023602:	4602      	mov	r2, r0
 8023604:	4631      	mov	r1, r6
 8023606:	4658      	mov	r0, fp
 8023608:	920e      	str	r2, [sp, #56]	@ 0x38
 802360a:	f000 fa6f 	bl	8023aec <_Bfree>
 802360e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023610:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023612:	9e07      	ldr	r6, [sp, #28]
 8023614:	ea43 0102 	orr.w	r1, r3, r2
 8023618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802361a:	4319      	orrs	r1, r3
 802361c:	d110      	bne.n	8023640 <_dtoa_r+0xa20>
 802361e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8023622:	d029      	beq.n	8023678 <_dtoa_r+0xa58>
 8023624:	9b08      	ldr	r3, [sp, #32]
 8023626:	2b00      	cmp	r3, #0
 8023628:	dd02      	ble.n	8023630 <_dtoa_r+0xa10>
 802362a:	9b02      	ldr	r3, [sp, #8]
 802362c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8023630:	9b00      	ldr	r3, [sp, #0]
 8023632:	f883 8000 	strb.w	r8, [r3]
 8023636:	e63f      	b.n	80232b8 <_dtoa_r+0x698>
 8023638:	4628      	mov	r0, r5
 802363a:	e7bb      	b.n	80235b4 <_dtoa_r+0x994>
 802363c:	2201      	movs	r2, #1
 802363e:	e7e1      	b.n	8023604 <_dtoa_r+0x9e4>
 8023640:	9b08      	ldr	r3, [sp, #32]
 8023642:	2b00      	cmp	r3, #0
 8023644:	db04      	blt.n	8023650 <_dtoa_r+0xa30>
 8023646:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8023648:	430b      	orrs	r3, r1
 802364a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802364c:	430b      	orrs	r3, r1
 802364e:	d120      	bne.n	8023692 <_dtoa_r+0xa72>
 8023650:	2a00      	cmp	r2, #0
 8023652:	dded      	ble.n	8023630 <_dtoa_r+0xa10>
 8023654:	4649      	mov	r1, r9
 8023656:	2201      	movs	r2, #1
 8023658:	4658      	mov	r0, fp
 802365a:	f000 fc15 	bl	8023e88 <__lshift>
 802365e:	4621      	mov	r1, r4
 8023660:	4681      	mov	r9, r0
 8023662:	f000 fc7d 	bl	8023f60 <__mcmp>
 8023666:	2800      	cmp	r0, #0
 8023668:	dc03      	bgt.n	8023672 <_dtoa_r+0xa52>
 802366a:	d1e1      	bne.n	8023630 <_dtoa_r+0xa10>
 802366c:	f018 0f01 	tst.w	r8, #1
 8023670:	d0de      	beq.n	8023630 <_dtoa_r+0xa10>
 8023672:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8023676:	d1d8      	bne.n	802362a <_dtoa_r+0xa0a>
 8023678:	9a00      	ldr	r2, [sp, #0]
 802367a:	2339      	movs	r3, #57	@ 0x39
 802367c:	7013      	strb	r3, [r2, #0]
 802367e:	4633      	mov	r3, r6
 8023680:	461e      	mov	r6, r3
 8023682:	3b01      	subs	r3, #1
 8023684:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8023688:	2a39      	cmp	r2, #57	@ 0x39
 802368a:	d052      	beq.n	8023732 <_dtoa_r+0xb12>
 802368c:	3201      	adds	r2, #1
 802368e:	701a      	strb	r2, [r3, #0]
 8023690:	e612      	b.n	80232b8 <_dtoa_r+0x698>
 8023692:	2a00      	cmp	r2, #0
 8023694:	dd07      	ble.n	80236a6 <_dtoa_r+0xa86>
 8023696:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 802369a:	d0ed      	beq.n	8023678 <_dtoa_r+0xa58>
 802369c:	9a00      	ldr	r2, [sp, #0]
 802369e:	f108 0301 	add.w	r3, r8, #1
 80236a2:	7013      	strb	r3, [r2, #0]
 80236a4:	e608      	b.n	80232b8 <_dtoa_r+0x698>
 80236a6:	9b07      	ldr	r3, [sp, #28]
 80236a8:	9a07      	ldr	r2, [sp, #28]
 80236aa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80236ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80236b0:	4293      	cmp	r3, r2
 80236b2:	d028      	beq.n	8023706 <_dtoa_r+0xae6>
 80236b4:	4649      	mov	r1, r9
 80236b6:	2300      	movs	r3, #0
 80236b8:	220a      	movs	r2, #10
 80236ba:	4658      	mov	r0, fp
 80236bc:	f000 fa38 	bl	8023b30 <__multadd>
 80236c0:	42af      	cmp	r7, r5
 80236c2:	4681      	mov	r9, r0
 80236c4:	f04f 0300 	mov.w	r3, #0
 80236c8:	f04f 020a 	mov.w	r2, #10
 80236cc:	4639      	mov	r1, r7
 80236ce:	4658      	mov	r0, fp
 80236d0:	d107      	bne.n	80236e2 <_dtoa_r+0xac2>
 80236d2:	f000 fa2d 	bl	8023b30 <__multadd>
 80236d6:	4607      	mov	r7, r0
 80236d8:	4605      	mov	r5, r0
 80236da:	9b07      	ldr	r3, [sp, #28]
 80236dc:	3301      	adds	r3, #1
 80236de:	9307      	str	r3, [sp, #28]
 80236e0:	e774      	b.n	80235cc <_dtoa_r+0x9ac>
 80236e2:	f000 fa25 	bl	8023b30 <__multadd>
 80236e6:	4629      	mov	r1, r5
 80236e8:	4607      	mov	r7, r0
 80236ea:	2300      	movs	r3, #0
 80236ec:	220a      	movs	r2, #10
 80236ee:	4658      	mov	r0, fp
 80236f0:	f000 fa1e 	bl	8023b30 <__multadd>
 80236f4:	4605      	mov	r5, r0
 80236f6:	e7f0      	b.n	80236da <_dtoa_r+0xaba>
 80236f8:	9b00      	ldr	r3, [sp, #0]
 80236fa:	2b00      	cmp	r3, #0
 80236fc:	bfcc      	ite	gt
 80236fe:	461e      	movgt	r6, r3
 8023700:	2601      	movle	r6, #1
 8023702:	4456      	add	r6, sl
 8023704:	2700      	movs	r7, #0
 8023706:	4649      	mov	r1, r9
 8023708:	2201      	movs	r2, #1
 802370a:	4658      	mov	r0, fp
 802370c:	f000 fbbc 	bl	8023e88 <__lshift>
 8023710:	4621      	mov	r1, r4
 8023712:	4681      	mov	r9, r0
 8023714:	f000 fc24 	bl	8023f60 <__mcmp>
 8023718:	2800      	cmp	r0, #0
 802371a:	dcb0      	bgt.n	802367e <_dtoa_r+0xa5e>
 802371c:	d102      	bne.n	8023724 <_dtoa_r+0xb04>
 802371e:	f018 0f01 	tst.w	r8, #1
 8023722:	d1ac      	bne.n	802367e <_dtoa_r+0xa5e>
 8023724:	4633      	mov	r3, r6
 8023726:	461e      	mov	r6, r3
 8023728:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 802372c:	2a30      	cmp	r2, #48	@ 0x30
 802372e:	d0fa      	beq.n	8023726 <_dtoa_r+0xb06>
 8023730:	e5c2      	b.n	80232b8 <_dtoa_r+0x698>
 8023732:	459a      	cmp	sl, r3
 8023734:	d1a4      	bne.n	8023680 <_dtoa_r+0xa60>
 8023736:	9b04      	ldr	r3, [sp, #16]
 8023738:	3301      	adds	r3, #1
 802373a:	9304      	str	r3, [sp, #16]
 802373c:	2331      	movs	r3, #49	@ 0x31
 802373e:	f88a 3000 	strb.w	r3, [sl]
 8023742:	e5b9      	b.n	80232b8 <_dtoa_r+0x698>
 8023744:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8023746:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80237a4 <_dtoa_r+0xb84>
 802374a:	b11b      	cbz	r3, 8023754 <_dtoa_r+0xb34>
 802374c:	f10a 0308 	add.w	r3, sl, #8
 8023750:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8023752:	6013      	str	r3, [r2, #0]
 8023754:	4650      	mov	r0, sl
 8023756:	b019      	add	sp, #100	@ 0x64
 8023758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802375c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802375e:	2b01      	cmp	r3, #1
 8023760:	f77f ae37 	ble.w	80233d2 <_dtoa_r+0x7b2>
 8023764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023766:	930a      	str	r3, [sp, #40]	@ 0x28
 8023768:	2001      	movs	r0, #1
 802376a:	e655      	b.n	8023418 <_dtoa_r+0x7f8>
 802376c:	9b00      	ldr	r3, [sp, #0]
 802376e:	2b00      	cmp	r3, #0
 8023770:	f77f aed6 	ble.w	8023520 <_dtoa_r+0x900>
 8023774:	4656      	mov	r6, sl
 8023776:	4621      	mov	r1, r4
 8023778:	4648      	mov	r0, r9
 802377a:	f7ff f9c6 	bl	8022b0a <quorem>
 802377e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8023782:	f806 8b01 	strb.w	r8, [r6], #1
 8023786:	9b00      	ldr	r3, [sp, #0]
 8023788:	eba6 020a 	sub.w	r2, r6, sl
 802378c:	4293      	cmp	r3, r2
 802378e:	ddb3      	ble.n	80236f8 <_dtoa_r+0xad8>
 8023790:	4649      	mov	r1, r9
 8023792:	2300      	movs	r3, #0
 8023794:	220a      	movs	r2, #10
 8023796:	4658      	mov	r0, fp
 8023798:	f000 f9ca 	bl	8023b30 <__multadd>
 802379c:	4681      	mov	r9, r0
 802379e:	e7ea      	b.n	8023776 <_dtoa_r+0xb56>
 80237a0:	08024bf8 	.word	0x08024bf8
 80237a4:	08024b7c 	.word	0x08024b7c

080237a8 <malloc>:
 80237a8:	4b02      	ldr	r3, [pc, #8]	@ (80237b4 <malloc+0xc>)
 80237aa:	4601      	mov	r1, r0
 80237ac:	6818      	ldr	r0, [r3, #0]
 80237ae:	f000 b825 	b.w	80237fc <_malloc_r>
 80237b2:	bf00      	nop
 80237b4:	20000018 	.word	0x20000018

080237b8 <sbrk_aligned>:
 80237b8:	b570      	push	{r4, r5, r6, lr}
 80237ba:	4e0f      	ldr	r6, [pc, #60]	@ (80237f8 <sbrk_aligned+0x40>)
 80237bc:	460c      	mov	r4, r1
 80237be:	6831      	ldr	r1, [r6, #0]
 80237c0:	4605      	mov	r5, r0
 80237c2:	b911      	cbnz	r1, 80237ca <sbrk_aligned+0x12>
 80237c4:	f000 fd4c 	bl	8024260 <_sbrk_r>
 80237c8:	6030      	str	r0, [r6, #0]
 80237ca:	4621      	mov	r1, r4
 80237cc:	4628      	mov	r0, r5
 80237ce:	f000 fd47 	bl	8024260 <_sbrk_r>
 80237d2:	1c43      	adds	r3, r0, #1
 80237d4:	d103      	bne.n	80237de <sbrk_aligned+0x26>
 80237d6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80237da:	4620      	mov	r0, r4
 80237dc:	bd70      	pop	{r4, r5, r6, pc}
 80237de:	1cc4      	adds	r4, r0, #3
 80237e0:	f024 0403 	bic.w	r4, r4, #3
 80237e4:	42a0      	cmp	r0, r4
 80237e6:	d0f8      	beq.n	80237da <sbrk_aligned+0x22>
 80237e8:	1a21      	subs	r1, r4, r0
 80237ea:	4628      	mov	r0, r5
 80237ec:	f000 fd38 	bl	8024260 <_sbrk_r>
 80237f0:	3001      	adds	r0, #1
 80237f2:	d1f2      	bne.n	80237da <sbrk_aligned+0x22>
 80237f4:	e7ef      	b.n	80237d6 <sbrk_aligned+0x1e>
 80237f6:	bf00      	nop
 80237f8:	20000338 	.word	0x20000338

080237fc <_malloc_r>:
 80237fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023800:	1ccd      	adds	r5, r1, #3
 8023802:	f025 0503 	bic.w	r5, r5, #3
 8023806:	3508      	adds	r5, #8
 8023808:	2d0c      	cmp	r5, #12
 802380a:	bf38      	it	cc
 802380c:	250c      	movcc	r5, #12
 802380e:	2d00      	cmp	r5, #0
 8023810:	4606      	mov	r6, r0
 8023812:	db01      	blt.n	8023818 <_malloc_r+0x1c>
 8023814:	42a9      	cmp	r1, r5
 8023816:	d904      	bls.n	8023822 <_malloc_r+0x26>
 8023818:	230c      	movs	r3, #12
 802381a:	6033      	str	r3, [r6, #0]
 802381c:	2000      	movs	r0, #0
 802381e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023822:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80238f8 <_malloc_r+0xfc>
 8023826:	f000 f915 	bl	8023a54 <__malloc_lock>
 802382a:	f8d8 3000 	ldr.w	r3, [r8]
 802382e:	461c      	mov	r4, r3
 8023830:	bb44      	cbnz	r4, 8023884 <_malloc_r+0x88>
 8023832:	4629      	mov	r1, r5
 8023834:	4630      	mov	r0, r6
 8023836:	f7ff ffbf 	bl	80237b8 <sbrk_aligned>
 802383a:	1c43      	adds	r3, r0, #1
 802383c:	4604      	mov	r4, r0
 802383e:	d158      	bne.n	80238f2 <_malloc_r+0xf6>
 8023840:	f8d8 4000 	ldr.w	r4, [r8]
 8023844:	4627      	mov	r7, r4
 8023846:	2f00      	cmp	r7, #0
 8023848:	d143      	bne.n	80238d2 <_malloc_r+0xd6>
 802384a:	2c00      	cmp	r4, #0
 802384c:	d04b      	beq.n	80238e6 <_malloc_r+0xea>
 802384e:	6823      	ldr	r3, [r4, #0]
 8023850:	4639      	mov	r1, r7
 8023852:	4630      	mov	r0, r6
 8023854:	eb04 0903 	add.w	r9, r4, r3
 8023858:	f000 fd02 	bl	8024260 <_sbrk_r>
 802385c:	4581      	cmp	r9, r0
 802385e:	d142      	bne.n	80238e6 <_malloc_r+0xea>
 8023860:	6821      	ldr	r1, [r4, #0]
 8023862:	1a6d      	subs	r5, r5, r1
 8023864:	4629      	mov	r1, r5
 8023866:	4630      	mov	r0, r6
 8023868:	f7ff ffa6 	bl	80237b8 <sbrk_aligned>
 802386c:	3001      	adds	r0, #1
 802386e:	d03a      	beq.n	80238e6 <_malloc_r+0xea>
 8023870:	6823      	ldr	r3, [r4, #0]
 8023872:	442b      	add	r3, r5
 8023874:	6023      	str	r3, [r4, #0]
 8023876:	f8d8 3000 	ldr.w	r3, [r8]
 802387a:	685a      	ldr	r2, [r3, #4]
 802387c:	bb62      	cbnz	r2, 80238d8 <_malloc_r+0xdc>
 802387e:	f8c8 7000 	str.w	r7, [r8]
 8023882:	e00f      	b.n	80238a4 <_malloc_r+0xa8>
 8023884:	6822      	ldr	r2, [r4, #0]
 8023886:	1b52      	subs	r2, r2, r5
 8023888:	d420      	bmi.n	80238cc <_malloc_r+0xd0>
 802388a:	2a0b      	cmp	r2, #11
 802388c:	d917      	bls.n	80238be <_malloc_r+0xc2>
 802388e:	1961      	adds	r1, r4, r5
 8023890:	42a3      	cmp	r3, r4
 8023892:	6025      	str	r5, [r4, #0]
 8023894:	bf18      	it	ne
 8023896:	6059      	strne	r1, [r3, #4]
 8023898:	6863      	ldr	r3, [r4, #4]
 802389a:	bf08      	it	eq
 802389c:	f8c8 1000 	streq.w	r1, [r8]
 80238a0:	5162      	str	r2, [r4, r5]
 80238a2:	604b      	str	r3, [r1, #4]
 80238a4:	4630      	mov	r0, r6
 80238a6:	f000 f8db 	bl	8023a60 <__malloc_unlock>
 80238aa:	f104 000b 	add.w	r0, r4, #11
 80238ae:	1d23      	adds	r3, r4, #4
 80238b0:	f020 0007 	bic.w	r0, r0, #7
 80238b4:	1ac2      	subs	r2, r0, r3
 80238b6:	bf1c      	itt	ne
 80238b8:	1a1b      	subne	r3, r3, r0
 80238ba:	50a3      	strne	r3, [r4, r2]
 80238bc:	e7af      	b.n	802381e <_malloc_r+0x22>
 80238be:	6862      	ldr	r2, [r4, #4]
 80238c0:	42a3      	cmp	r3, r4
 80238c2:	bf0c      	ite	eq
 80238c4:	f8c8 2000 	streq.w	r2, [r8]
 80238c8:	605a      	strne	r2, [r3, #4]
 80238ca:	e7eb      	b.n	80238a4 <_malloc_r+0xa8>
 80238cc:	4623      	mov	r3, r4
 80238ce:	6864      	ldr	r4, [r4, #4]
 80238d0:	e7ae      	b.n	8023830 <_malloc_r+0x34>
 80238d2:	463c      	mov	r4, r7
 80238d4:	687f      	ldr	r7, [r7, #4]
 80238d6:	e7b6      	b.n	8023846 <_malloc_r+0x4a>
 80238d8:	461a      	mov	r2, r3
 80238da:	685b      	ldr	r3, [r3, #4]
 80238dc:	42a3      	cmp	r3, r4
 80238de:	d1fb      	bne.n	80238d8 <_malloc_r+0xdc>
 80238e0:	2300      	movs	r3, #0
 80238e2:	6053      	str	r3, [r2, #4]
 80238e4:	e7de      	b.n	80238a4 <_malloc_r+0xa8>
 80238e6:	230c      	movs	r3, #12
 80238e8:	6033      	str	r3, [r6, #0]
 80238ea:	4630      	mov	r0, r6
 80238ec:	f000 f8b8 	bl	8023a60 <__malloc_unlock>
 80238f0:	e794      	b.n	802381c <_malloc_r+0x20>
 80238f2:	6005      	str	r5, [r0, #0]
 80238f4:	e7d6      	b.n	80238a4 <_malloc_r+0xa8>
 80238f6:	bf00      	nop
 80238f8:	2000033c 	.word	0x2000033c

080238fc <__sflush_r>:
 80238fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8023900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023904:	0716      	lsls	r6, r2, #28
 8023906:	4605      	mov	r5, r0
 8023908:	460c      	mov	r4, r1
 802390a:	d454      	bmi.n	80239b6 <__sflush_r+0xba>
 802390c:	684b      	ldr	r3, [r1, #4]
 802390e:	2b00      	cmp	r3, #0
 8023910:	dc02      	bgt.n	8023918 <__sflush_r+0x1c>
 8023912:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8023914:	2b00      	cmp	r3, #0
 8023916:	dd48      	ble.n	80239aa <__sflush_r+0xae>
 8023918:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802391a:	2e00      	cmp	r6, #0
 802391c:	d045      	beq.n	80239aa <__sflush_r+0xae>
 802391e:	2300      	movs	r3, #0
 8023920:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8023924:	682f      	ldr	r7, [r5, #0]
 8023926:	6a21      	ldr	r1, [r4, #32]
 8023928:	602b      	str	r3, [r5, #0]
 802392a:	d030      	beq.n	802398e <__sflush_r+0x92>
 802392c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802392e:	89a3      	ldrh	r3, [r4, #12]
 8023930:	0759      	lsls	r1, r3, #29
 8023932:	d505      	bpl.n	8023940 <__sflush_r+0x44>
 8023934:	6863      	ldr	r3, [r4, #4]
 8023936:	1ad2      	subs	r2, r2, r3
 8023938:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802393a:	b10b      	cbz	r3, 8023940 <__sflush_r+0x44>
 802393c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802393e:	1ad2      	subs	r2, r2, r3
 8023940:	2300      	movs	r3, #0
 8023942:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8023944:	6a21      	ldr	r1, [r4, #32]
 8023946:	4628      	mov	r0, r5
 8023948:	47b0      	blx	r6
 802394a:	1c43      	adds	r3, r0, #1
 802394c:	89a3      	ldrh	r3, [r4, #12]
 802394e:	d106      	bne.n	802395e <__sflush_r+0x62>
 8023950:	6829      	ldr	r1, [r5, #0]
 8023952:	291d      	cmp	r1, #29
 8023954:	d82b      	bhi.n	80239ae <__sflush_r+0xb2>
 8023956:	4a2a      	ldr	r2, [pc, #168]	@ (8023a00 <__sflush_r+0x104>)
 8023958:	410a      	asrs	r2, r1
 802395a:	07d6      	lsls	r6, r2, #31
 802395c:	d427      	bmi.n	80239ae <__sflush_r+0xb2>
 802395e:	2200      	movs	r2, #0
 8023960:	6062      	str	r2, [r4, #4]
 8023962:	04d9      	lsls	r1, r3, #19
 8023964:	6922      	ldr	r2, [r4, #16]
 8023966:	6022      	str	r2, [r4, #0]
 8023968:	d504      	bpl.n	8023974 <__sflush_r+0x78>
 802396a:	1c42      	adds	r2, r0, #1
 802396c:	d101      	bne.n	8023972 <__sflush_r+0x76>
 802396e:	682b      	ldr	r3, [r5, #0]
 8023970:	b903      	cbnz	r3, 8023974 <__sflush_r+0x78>
 8023972:	6560      	str	r0, [r4, #84]	@ 0x54
 8023974:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8023976:	602f      	str	r7, [r5, #0]
 8023978:	b1b9      	cbz	r1, 80239aa <__sflush_r+0xae>
 802397a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802397e:	4299      	cmp	r1, r3
 8023980:	d002      	beq.n	8023988 <__sflush_r+0x8c>
 8023982:	4628      	mov	r0, r5
 8023984:	f000 fcc0 	bl	8024308 <_free_r>
 8023988:	2300      	movs	r3, #0
 802398a:	6363      	str	r3, [r4, #52]	@ 0x34
 802398c:	e00d      	b.n	80239aa <__sflush_r+0xae>
 802398e:	2301      	movs	r3, #1
 8023990:	4628      	mov	r0, r5
 8023992:	47b0      	blx	r6
 8023994:	4602      	mov	r2, r0
 8023996:	1c50      	adds	r0, r2, #1
 8023998:	d1c9      	bne.n	802392e <__sflush_r+0x32>
 802399a:	682b      	ldr	r3, [r5, #0]
 802399c:	2b00      	cmp	r3, #0
 802399e:	d0c6      	beq.n	802392e <__sflush_r+0x32>
 80239a0:	2b1d      	cmp	r3, #29
 80239a2:	d001      	beq.n	80239a8 <__sflush_r+0xac>
 80239a4:	2b16      	cmp	r3, #22
 80239a6:	d11e      	bne.n	80239e6 <__sflush_r+0xea>
 80239a8:	602f      	str	r7, [r5, #0]
 80239aa:	2000      	movs	r0, #0
 80239ac:	e022      	b.n	80239f4 <__sflush_r+0xf8>
 80239ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80239b2:	b21b      	sxth	r3, r3
 80239b4:	e01b      	b.n	80239ee <__sflush_r+0xf2>
 80239b6:	690f      	ldr	r7, [r1, #16]
 80239b8:	2f00      	cmp	r7, #0
 80239ba:	d0f6      	beq.n	80239aa <__sflush_r+0xae>
 80239bc:	0793      	lsls	r3, r2, #30
 80239be:	680e      	ldr	r6, [r1, #0]
 80239c0:	bf08      	it	eq
 80239c2:	694b      	ldreq	r3, [r1, #20]
 80239c4:	600f      	str	r7, [r1, #0]
 80239c6:	bf18      	it	ne
 80239c8:	2300      	movne	r3, #0
 80239ca:	eba6 0807 	sub.w	r8, r6, r7
 80239ce:	608b      	str	r3, [r1, #8]
 80239d0:	f1b8 0f00 	cmp.w	r8, #0
 80239d4:	dde9      	ble.n	80239aa <__sflush_r+0xae>
 80239d6:	6a21      	ldr	r1, [r4, #32]
 80239d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80239da:	4643      	mov	r3, r8
 80239dc:	463a      	mov	r2, r7
 80239de:	4628      	mov	r0, r5
 80239e0:	47b0      	blx	r6
 80239e2:	2800      	cmp	r0, #0
 80239e4:	dc08      	bgt.n	80239f8 <__sflush_r+0xfc>
 80239e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80239ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80239ee:	81a3      	strh	r3, [r4, #12]
 80239f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80239f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80239f8:	4407      	add	r7, r0
 80239fa:	eba8 0800 	sub.w	r8, r8, r0
 80239fe:	e7e7      	b.n	80239d0 <__sflush_r+0xd4>
 8023a00:	dfbffffe 	.word	0xdfbffffe

08023a04 <_fflush_r>:
 8023a04:	b538      	push	{r3, r4, r5, lr}
 8023a06:	690b      	ldr	r3, [r1, #16]
 8023a08:	4605      	mov	r5, r0
 8023a0a:	460c      	mov	r4, r1
 8023a0c:	b913      	cbnz	r3, 8023a14 <_fflush_r+0x10>
 8023a0e:	2500      	movs	r5, #0
 8023a10:	4628      	mov	r0, r5
 8023a12:	bd38      	pop	{r3, r4, r5, pc}
 8023a14:	b118      	cbz	r0, 8023a1e <_fflush_r+0x1a>
 8023a16:	6a03      	ldr	r3, [r0, #32]
 8023a18:	b90b      	cbnz	r3, 8023a1e <_fflush_r+0x1a>
 8023a1a:	f7fe fff9 	bl	8022a10 <__sinit>
 8023a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023a22:	2b00      	cmp	r3, #0
 8023a24:	d0f3      	beq.n	8023a0e <_fflush_r+0xa>
 8023a26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8023a28:	07d0      	lsls	r0, r2, #31
 8023a2a:	d404      	bmi.n	8023a36 <_fflush_r+0x32>
 8023a2c:	0599      	lsls	r1, r3, #22
 8023a2e:	d402      	bmi.n	8023a36 <_fflush_r+0x32>
 8023a30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023a32:	f7ff f85a 	bl	8022aea <__retarget_lock_acquire_recursive>
 8023a36:	4628      	mov	r0, r5
 8023a38:	4621      	mov	r1, r4
 8023a3a:	f7ff ff5f 	bl	80238fc <__sflush_r>
 8023a3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8023a40:	07da      	lsls	r2, r3, #31
 8023a42:	4605      	mov	r5, r0
 8023a44:	d4e4      	bmi.n	8023a10 <_fflush_r+0xc>
 8023a46:	89a3      	ldrh	r3, [r4, #12]
 8023a48:	059b      	lsls	r3, r3, #22
 8023a4a:	d4e1      	bmi.n	8023a10 <_fflush_r+0xc>
 8023a4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8023a4e:	f7ff f84d 	bl	8022aec <__retarget_lock_release_recursive>
 8023a52:	e7dd      	b.n	8023a10 <_fflush_r+0xc>

08023a54 <__malloc_lock>:
 8023a54:	4801      	ldr	r0, [pc, #4]	@ (8023a5c <__malloc_lock+0x8>)
 8023a56:	f7ff b848 	b.w	8022aea <__retarget_lock_acquire_recursive>
 8023a5a:	bf00      	nop
 8023a5c:	20000334 	.word	0x20000334

08023a60 <__malloc_unlock>:
 8023a60:	4801      	ldr	r0, [pc, #4]	@ (8023a68 <__malloc_unlock+0x8>)
 8023a62:	f7ff b843 	b.w	8022aec <__retarget_lock_release_recursive>
 8023a66:	bf00      	nop
 8023a68:	20000334 	.word	0x20000334

08023a6c <_Balloc>:
 8023a6c:	b570      	push	{r4, r5, r6, lr}
 8023a6e:	69c6      	ldr	r6, [r0, #28]
 8023a70:	4604      	mov	r4, r0
 8023a72:	460d      	mov	r5, r1
 8023a74:	b976      	cbnz	r6, 8023a94 <_Balloc+0x28>
 8023a76:	2010      	movs	r0, #16
 8023a78:	f7ff fe96 	bl	80237a8 <malloc>
 8023a7c:	4602      	mov	r2, r0
 8023a7e:	61e0      	str	r0, [r4, #28]
 8023a80:	b920      	cbnz	r0, 8023a8c <_Balloc+0x20>
 8023a82:	4b18      	ldr	r3, [pc, #96]	@ (8023ae4 <_Balloc+0x78>)
 8023a84:	4818      	ldr	r0, [pc, #96]	@ (8023ae8 <_Balloc+0x7c>)
 8023a86:	216b      	movs	r1, #107	@ 0x6b
 8023a88:	f000 fc0c 	bl	80242a4 <__assert_func>
 8023a8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8023a90:	6006      	str	r6, [r0, #0]
 8023a92:	60c6      	str	r6, [r0, #12]
 8023a94:	69e6      	ldr	r6, [r4, #28]
 8023a96:	68f3      	ldr	r3, [r6, #12]
 8023a98:	b183      	cbz	r3, 8023abc <_Balloc+0x50>
 8023a9a:	69e3      	ldr	r3, [r4, #28]
 8023a9c:	68db      	ldr	r3, [r3, #12]
 8023a9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8023aa2:	b9b8      	cbnz	r0, 8023ad4 <_Balloc+0x68>
 8023aa4:	2101      	movs	r1, #1
 8023aa6:	fa01 f605 	lsl.w	r6, r1, r5
 8023aaa:	1d72      	adds	r2, r6, #5
 8023aac:	0092      	lsls	r2, r2, #2
 8023aae:	4620      	mov	r0, r4
 8023ab0:	f000 fc16 	bl	80242e0 <_calloc_r>
 8023ab4:	b160      	cbz	r0, 8023ad0 <_Balloc+0x64>
 8023ab6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8023aba:	e00e      	b.n	8023ada <_Balloc+0x6e>
 8023abc:	2221      	movs	r2, #33	@ 0x21
 8023abe:	2104      	movs	r1, #4
 8023ac0:	4620      	mov	r0, r4
 8023ac2:	f000 fc0d 	bl	80242e0 <_calloc_r>
 8023ac6:	69e3      	ldr	r3, [r4, #28]
 8023ac8:	60f0      	str	r0, [r6, #12]
 8023aca:	68db      	ldr	r3, [r3, #12]
 8023acc:	2b00      	cmp	r3, #0
 8023ace:	d1e4      	bne.n	8023a9a <_Balloc+0x2e>
 8023ad0:	2000      	movs	r0, #0
 8023ad2:	bd70      	pop	{r4, r5, r6, pc}
 8023ad4:	6802      	ldr	r2, [r0, #0]
 8023ad6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8023ada:	2300      	movs	r3, #0
 8023adc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8023ae0:	e7f7      	b.n	8023ad2 <_Balloc+0x66>
 8023ae2:	bf00      	nop
 8023ae4:	08024b89 	.word	0x08024b89
 8023ae8:	08024c09 	.word	0x08024c09

08023aec <_Bfree>:
 8023aec:	b570      	push	{r4, r5, r6, lr}
 8023aee:	69c6      	ldr	r6, [r0, #28]
 8023af0:	4605      	mov	r5, r0
 8023af2:	460c      	mov	r4, r1
 8023af4:	b976      	cbnz	r6, 8023b14 <_Bfree+0x28>
 8023af6:	2010      	movs	r0, #16
 8023af8:	f7ff fe56 	bl	80237a8 <malloc>
 8023afc:	4602      	mov	r2, r0
 8023afe:	61e8      	str	r0, [r5, #28]
 8023b00:	b920      	cbnz	r0, 8023b0c <_Bfree+0x20>
 8023b02:	4b09      	ldr	r3, [pc, #36]	@ (8023b28 <_Bfree+0x3c>)
 8023b04:	4809      	ldr	r0, [pc, #36]	@ (8023b2c <_Bfree+0x40>)
 8023b06:	218f      	movs	r1, #143	@ 0x8f
 8023b08:	f000 fbcc 	bl	80242a4 <__assert_func>
 8023b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8023b10:	6006      	str	r6, [r0, #0]
 8023b12:	60c6      	str	r6, [r0, #12]
 8023b14:	b13c      	cbz	r4, 8023b26 <_Bfree+0x3a>
 8023b16:	69eb      	ldr	r3, [r5, #28]
 8023b18:	6862      	ldr	r2, [r4, #4]
 8023b1a:	68db      	ldr	r3, [r3, #12]
 8023b1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8023b20:	6021      	str	r1, [r4, #0]
 8023b22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8023b26:	bd70      	pop	{r4, r5, r6, pc}
 8023b28:	08024b89 	.word	0x08024b89
 8023b2c:	08024c09 	.word	0x08024c09

08023b30 <__multadd>:
 8023b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8023b34:	690d      	ldr	r5, [r1, #16]
 8023b36:	4607      	mov	r7, r0
 8023b38:	460c      	mov	r4, r1
 8023b3a:	461e      	mov	r6, r3
 8023b3c:	f101 0c14 	add.w	ip, r1, #20
 8023b40:	2000      	movs	r0, #0
 8023b42:	f8dc 3000 	ldr.w	r3, [ip]
 8023b46:	b299      	uxth	r1, r3
 8023b48:	fb02 6101 	mla	r1, r2, r1, r6
 8023b4c:	0c1e      	lsrs	r6, r3, #16
 8023b4e:	0c0b      	lsrs	r3, r1, #16
 8023b50:	fb02 3306 	mla	r3, r2, r6, r3
 8023b54:	b289      	uxth	r1, r1
 8023b56:	3001      	adds	r0, #1
 8023b58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8023b5c:	4285      	cmp	r5, r0
 8023b5e:	f84c 1b04 	str.w	r1, [ip], #4
 8023b62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8023b66:	dcec      	bgt.n	8023b42 <__multadd+0x12>
 8023b68:	b30e      	cbz	r6, 8023bae <__multadd+0x7e>
 8023b6a:	68a3      	ldr	r3, [r4, #8]
 8023b6c:	42ab      	cmp	r3, r5
 8023b6e:	dc19      	bgt.n	8023ba4 <__multadd+0x74>
 8023b70:	6861      	ldr	r1, [r4, #4]
 8023b72:	4638      	mov	r0, r7
 8023b74:	3101      	adds	r1, #1
 8023b76:	f7ff ff79 	bl	8023a6c <_Balloc>
 8023b7a:	4680      	mov	r8, r0
 8023b7c:	b928      	cbnz	r0, 8023b8a <__multadd+0x5a>
 8023b7e:	4602      	mov	r2, r0
 8023b80:	4b0c      	ldr	r3, [pc, #48]	@ (8023bb4 <__multadd+0x84>)
 8023b82:	480d      	ldr	r0, [pc, #52]	@ (8023bb8 <__multadd+0x88>)
 8023b84:	21ba      	movs	r1, #186	@ 0xba
 8023b86:	f000 fb8d 	bl	80242a4 <__assert_func>
 8023b8a:	6922      	ldr	r2, [r4, #16]
 8023b8c:	3202      	adds	r2, #2
 8023b8e:	f104 010c 	add.w	r1, r4, #12
 8023b92:	0092      	lsls	r2, r2, #2
 8023b94:	300c      	adds	r0, #12
 8023b96:	f7fe ffaa 	bl	8022aee <memcpy>
 8023b9a:	4621      	mov	r1, r4
 8023b9c:	4638      	mov	r0, r7
 8023b9e:	f7ff ffa5 	bl	8023aec <_Bfree>
 8023ba2:	4644      	mov	r4, r8
 8023ba4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8023ba8:	3501      	adds	r5, #1
 8023baa:	615e      	str	r6, [r3, #20]
 8023bac:	6125      	str	r5, [r4, #16]
 8023bae:	4620      	mov	r0, r4
 8023bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023bb4:	08024bf8 	.word	0x08024bf8
 8023bb8:	08024c09 	.word	0x08024c09

08023bbc <__hi0bits>:
 8023bbc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8023bc0:	4603      	mov	r3, r0
 8023bc2:	bf36      	itet	cc
 8023bc4:	0403      	lslcc	r3, r0, #16
 8023bc6:	2000      	movcs	r0, #0
 8023bc8:	2010      	movcc	r0, #16
 8023bca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8023bce:	bf3c      	itt	cc
 8023bd0:	021b      	lslcc	r3, r3, #8
 8023bd2:	3008      	addcc	r0, #8
 8023bd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8023bd8:	bf3c      	itt	cc
 8023bda:	011b      	lslcc	r3, r3, #4
 8023bdc:	3004      	addcc	r0, #4
 8023bde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8023be2:	bf3c      	itt	cc
 8023be4:	009b      	lslcc	r3, r3, #2
 8023be6:	3002      	addcc	r0, #2
 8023be8:	2b00      	cmp	r3, #0
 8023bea:	db05      	blt.n	8023bf8 <__hi0bits+0x3c>
 8023bec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8023bf0:	f100 0001 	add.w	r0, r0, #1
 8023bf4:	bf08      	it	eq
 8023bf6:	2020      	moveq	r0, #32
 8023bf8:	4770      	bx	lr

08023bfa <__lo0bits>:
 8023bfa:	6803      	ldr	r3, [r0, #0]
 8023bfc:	4602      	mov	r2, r0
 8023bfe:	f013 0007 	ands.w	r0, r3, #7
 8023c02:	d00b      	beq.n	8023c1c <__lo0bits+0x22>
 8023c04:	07d9      	lsls	r1, r3, #31
 8023c06:	d421      	bmi.n	8023c4c <__lo0bits+0x52>
 8023c08:	0798      	lsls	r0, r3, #30
 8023c0a:	bf49      	itett	mi
 8023c0c:	085b      	lsrmi	r3, r3, #1
 8023c0e:	089b      	lsrpl	r3, r3, #2
 8023c10:	2001      	movmi	r0, #1
 8023c12:	6013      	strmi	r3, [r2, #0]
 8023c14:	bf5c      	itt	pl
 8023c16:	6013      	strpl	r3, [r2, #0]
 8023c18:	2002      	movpl	r0, #2
 8023c1a:	4770      	bx	lr
 8023c1c:	b299      	uxth	r1, r3
 8023c1e:	b909      	cbnz	r1, 8023c24 <__lo0bits+0x2a>
 8023c20:	0c1b      	lsrs	r3, r3, #16
 8023c22:	2010      	movs	r0, #16
 8023c24:	b2d9      	uxtb	r1, r3
 8023c26:	b909      	cbnz	r1, 8023c2c <__lo0bits+0x32>
 8023c28:	3008      	adds	r0, #8
 8023c2a:	0a1b      	lsrs	r3, r3, #8
 8023c2c:	0719      	lsls	r1, r3, #28
 8023c2e:	bf04      	itt	eq
 8023c30:	091b      	lsreq	r3, r3, #4
 8023c32:	3004      	addeq	r0, #4
 8023c34:	0799      	lsls	r1, r3, #30
 8023c36:	bf04      	itt	eq
 8023c38:	089b      	lsreq	r3, r3, #2
 8023c3a:	3002      	addeq	r0, #2
 8023c3c:	07d9      	lsls	r1, r3, #31
 8023c3e:	d403      	bmi.n	8023c48 <__lo0bits+0x4e>
 8023c40:	085b      	lsrs	r3, r3, #1
 8023c42:	f100 0001 	add.w	r0, r0, #1
 8023c46:	d003      	beq.n	8023c50 <__lo0bits+0x56>
 8023c48:	6013      	str	r3, [r2, #0]
 8023c4a:	4770      	bx	lr
 8023c4c:	2000      	movs	r0, #0
 8023c4e:	4770      	bx	lr
 8023c50:	2020      	movs	r0, #32
 8023c52:	4770      	bx	lr

08023c54 <__i2b>:
 8023c54:	b510      	push	{r4, lr}
 8023c56:	460c      	mov	r4, r1
 8023c58:	2101      	movs	r1, #1
 8023c5a:	f7ff ff07 	bl	8023a6c <_Balloc>
 8023c5e:	4602      	mov	r2, r0
 8023c60:	b928      	cbnz	r0, 8023c6e <__i2b+0x1a>
 8023c62:	4b05      	ldr	r3, [pc, #20]	@ (8023c78 <__i2b+0x24>)
 8023c64:	4805      	ldr	r0, [pc, #20]	@ (8023c7c <__i2b+0x28>)
 8023c66:	f240 1145 	movw	r1, #325	@ 0x145
 8023c6a:	f000 fb1b 	bl	80242a4 <__assert_func>
 8023c6e:	2301      	movs	r3, #1
 8023c70:	6144      	str	r4, [r0, #20]
 8023c72:	6103      	str	r3, [r0, #16]
 8023c74:	bd10      	pop	{r4, pc}
 8023c76:	bf00      	nop
 8023c78:	08024bf8 	.word	0x08024bf8
 8023c7c:	08024c09 	.word	0x08024c09

08023c80 <__multiply>:
 8023c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023c84:	4614      	mov	r4, r2
 8023c86:	690a      	ldr	r2, [r1, #16]
 8023c88:	6923      	ldr	r3, [r4, #16]
 8023c8a:	429a      	cmp	r2, r3
 8023c8c:	bfa8      	it	ge
 8023c8e:	4623      	movge	r3, r4
 8023c90:	460f      	mov	r7, r1
 8023c92:	bfa4      	itt	ge
 8023c94:	460c      	movge	r4, r1
 8023c96:	461f      	movge	r7, r3
 8023c98:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8023c9c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8023ca0:	68a3      	ldr	r3, [r4, #8]
 8023ca2:	6861      	ldr	r1, [r4, #4]
 8023ca4:	eb0a 0609 	add.w	r6, sl, r9
 8023ca8:	42b3      	cmp	r3, r6
 8023caa:	b085      	sub	sp, #20
 8023cac:	bfb8      	it	lt
 8023cae:	3101      	addlt	r1, #1
 8023cb0:	f7ff fedc 	bl	8023a6c <_Balloc>
 8023cb4:	b930      	cbnz	r0, 8023cc4 <__multiply+0x44>
 8023cb6:	4602      	mov	r2, r0
 8023cb8:	4b44      	ldr	r3, [pc, #272]	@ (8023dcc <__multiply+0x14c>)
 8023cba:	4845      	ldr	r0, [pc, #276]	@ (8023dd0 <__multiply+0x150>)
 8023cbc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8023cc0:	f000 faf0 	bl	80242a4 <__assert_func>
 8023cc4:	f100 0514 	add.w	r5, r0, #20
 8023cc8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8023ccc:	462b      	mov	r3, r5
 8023cce:	2200      	movs	r2, #0
 8023cd0:	4543      	cmp	r3, r8
 8023cd2:	d321      	bcc.n	8023d18 <__multiply+0x98>
 8023cd4:	f107 0114 	add.w	r1, r7, #20
 8023cd8:	f104 0214 	add.w	r2, r4, #20
 8023cdc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8023ce0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8023ce4:	9302      	str	r3, [sp, #8]
 8023ce6:	1b13      	subs	r3, r2, r4
 8023ce8:	3b15      	subs	r3, #21
 8023cea:	f023 0303 	bic.w	r3, r3, #3
 8023cee:	3304      	adds	r3, #4
 8023cf0:	f104 0715 	add.w	r7, r4, #21
 8023cf4:	42ba      	cmp	r2, r7
 8023cf6:	bf38      	it	cc
 8023cf8:	2304      	movcc	r3, #4
 8023cfa:	9301      	str	r3, [sp, #4]
 8023cfc:	9b02      	ldr	r3, [sp, #8]
 8023cfe:	9103      	str	r1, [sp, #12]
 8023d00:	428b      	cmp	r3, r1
 8023d02:	d80c      	bhi.n	8023d1e <__multiply+0x9e>
 8023d04:	2e00      	cmp	r6, #0
 8023d06:	dd03      	ble.n	8023d10 <__multiply+0x90>
 8023d08:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8023d0c:	2b00      	cmp	r3, #0
 8023d0e:	d05b      	beq.n	8023dc8 <__multiply+0x148>
 8023d10:	6106      	str	r6, [r0, #16]
 8023d12:	b005      	add	sp, #20
 8023d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023d18:	f843 2b04 	str.w	r2, [r3], #4
 8023d1c:	e7d8      	b.n	8023cd0 <__multiply+0x50>
 8023d1e:	f8b1 a000 	ldrh.w	sl, [r1]
 8023d22:	f1ba 0f00 	cmp.w	sl, #0
 8023d26:	d024      	beq.n	8023d72 <__multiply+0xf2>
 8023d28:	f104 0e14 	add.w	lr, r4, #20
 8023d2c:	46a9      	mov	r9, r5
 8023d2e:	f04f 0c00 	mov.w	ip, #0
 8023d32:	f85e 7b04 	ldr.w	r7, [lr], #4
 8023d36:	f8d9 3000 	ldr.w	r3, [r9]
 8023d3a:	fa1f fb87 	uxth.w	fp, r7
 8023d3e:	b29b      	uxth	r3, r3
 8023d40:	fb0a 330b 	mla	r3, sl, fp, r3
 8023d44:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8023d48:	f8d9 7000 	ldr.w	r7, [r9]
 8023d4c:	4463      	add	r3, ip
 8023d4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8023d52:	fb0a c70b 	mla	r7, sl, fp, ip
 8023d56:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8023d5a:	b29b      	uxth	r3, r3
 8023d5c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8023d60:	4572      	cmp	r2, lr
 8023d62:	f849 3b04 	str.w	r3, [r9], #4
 8023d66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8023d6a:	d8e2      	bhi.n	8023d32 <__multiply+0xb2>
 8023d6c:	9b01      	ldr	r3, [sp, #4]
 8023d6e:	f845 c003 	str.w	ip, [r5, r3]
 8023d72:	9b03      	ldr	r3, [sp, #12]
 8023d74:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8023d78:	3104      	adds	r1, #4
 8023d7a:	f1b9 0f00 	cmp.w	r9, #0
 8023d7e:	d021      	beq.n	8023dc4 <__multiply+0x144>
 8023d80:	682b      	ldr	r3, [r5, #0]
 8023d82:	f104 0c14 	add.w	ip, r4, #20
 8023d86:	46ae      	mov	lr, r5
 8023d88:	f04f 0a00 	mov.w	sl, #0
 8023d8c:	f8bc b000 	ldrh.w	fp, [ip]
 8023d90:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8023d94:	fb09 770b 	mla	r7, r9, fp, r7
 8023d98:	4457      	add	r7, sl
 8023d9a:	b29b      	uxth	r3, r3
 8023d9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8023da0:	f84e 3b04 	str.w	r3, [lr], #4
 8023da4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8023da8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8023dac:	f8be 3000 	ldrh.w	r3, [lr]
 8023db0:	fb09 330a 	mla	r3, r9, sl, r3
 8023db4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8023db8:	4562      	cmp	r2, ip
 8023dba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8023dbe:	d8e5      	bhi.n	8023d8c <__multiply+0x10c>
 8023dc0:	9f01      	ldr	r7, [sp, #4]
 8023dc2:	51eb      	str	r3, [r5, r7]
 8023dc4:	3504      	adds	r5, #4
 8023dc6:	e799      	b.n	8023cfc <__multiply+0x7c>
 8023dc8:	3e01      	subs	r6, #1
 8023dca:	e79b      	b.n	8023d04 <__multiply+0x84>
 8023dcc:	08024bf8 	.word	0x08024bf8
 8023dd0:	08024c09 	.word	0x08024c09

08023dd4 <__pow5mult>:
 8023dd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8023dd8:	4615      	mov	r5, r2
 8023dda:	f012 0203 	ands.w	r2, r2, #3
 8023dde:	4607      	mov	r7, r0
 8023de0:	460e      	mov	r6, r1
 8023de2:	d007      	beq.n	8023df4 <__pow5mult+0x20>
 8023de4:	4c25      	ldr	r4, [pc, #148]	@ (8023e7c <__pow5mult+0xa8>)
 8023de6:	3a01      	subs	r2, #1
 8023de8:	2300      	movs	r3, #0
 8023dea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8023dee:	f7ff fe9f 	bl	8023b30 <__multadd>
 8023df2:	4606      	mov	r6, r0
 8023df4:	10ad      	asrs	r5, r5, #2
 8023df6:	d03d      	beq.n	8023e74 <__pow5mult+0xa0>
 8023df8:	69fc      	ldr	r4, [r7, #28]
 8023dfa:	b97c      	cbnz	r4, 8023e1c <__pow5mult+0x48>
 8023dfc:	2010      	movs	r0, #16
 8023dfe:	f7ff fcd3 	bl	80237a8 <malloc>
 8023e02:	4602      	mov	r2, r0
 8023e04:	61f8      	str	r0, [r7, #28]
 8023e06:	b928      	cbnz	r0, 8023e14 <__pow5mult+0x40>
 8023e08:	4b1d      	ldr	r3, [pc, #116]	@ (8023e80 <__pow5mult+0xac>)
 8023e0a:	481e      	ldr	r0, [pc, #120]	@ (8023e84 <__pow5mult+0xb0>)
 8023e0c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8023e10:	f000 fa48 	bl	80242a4 <__assert_func>
 8023e14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8023e18:	6004      	str	r4, [r0, #0]
 8023e1a:	60c4      	str	r4, [r0, #12]
 8023e1c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8023e20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8023e24:	b94c      	cbnz	r4, 8023e3a <__pow5mult+0x66>
 8023e26:	f240 2171 	movw	r1, #625	@ 0x271
 8023e2a:	4638      	mov	r0, r7
 8023e2c:	f7ff ff12 	bl	8023c54 <__i2b>
 8023e30:	2300      	movs	r3, #0
 8023e32:	f8c8 0008 	str.w	r0, [r8, #8]
 8023e36:	4604      	mov	r4, r0
 8023e38:	6003      	str	r3, [r0, #0]
 8023e3a:	f04f 0900 	mov.w	r9, #0
 8023e3e:	07eb      	lsls	r3, r5, #31
 8023e40:	d50a      	bpl.n	8023e58 <__pow5mult+0x84>
 8023e42:	4631      	mov	r1, r6
 8023e44:	4622      	mov	r2, r4
 8023e46:	4638      	mov	r0, r7
 8023e48:	f7ff ff1a 	bl	8023c80 <__multiply>
 8023e4c:	4631      	mov	r1, r6
 8023e4e:	4680      	mov	r8, r0
 8023e50:	4638      	mov	r0, r7
 8023e52:	f7ff fe4b 	bl	8023aec <_Bfree>
 8023e56:	4646      	mov	r6, r8
 8023e58:	106d      	asrs	r5, r5, #1
 8023e5a:	d00b      	beq.n	8023e74 <__pow5mult+0xa0>
 8023e5c:	6820      	ldr	r0, [r4, #0]
 8023e5e:	b938      	cbnz	r0, 8023e70 <__pow5mult+0x9c>
 8023e60:	4622      	mov	r2, r4
 8023e62:	4621      	mov	r1, r4
 8023e64:	4638      	mov	r0, r7
 8023e66:	f7ff ff0b 	bl	8023c80 <__multiply>
 8023e6a:	6020      	str	r0, [r4, #0]
 8023e6c:	f8c0 9000 	str.w	r9, [r0]
 8023e70:	4604      	mov	r4, r0
 8023e72:	e7e4      	b.n	8023e3e <__pow5mult+0x6a>
 8023e74:	4630      	mov	r0, r6
 8023e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8023e7a:	bf00      	nop
 8023e7c:	08024c64 	.word	0x08024c64
 8023e80:	08024b89 	.word	0x08024b89
 8023e84:	08024c09 	.word	0x08024c09

08023e88 <__lshift>:
 8023e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8023e8c:	460c      	mov	r4, r1
 8023e8e:	6849      	ldr	r1, [r1, #4]
 8023e90:	6923      	ldr	r3, [r4, #16]
 8023e92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8023e96:	68a3      	ldr	r3, [r4, #8]
 8023e98:	4607      	mov	r7, r0
 8023e9a:	4691      	mov	r9, r2
 8023e9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8023ea0:	f108 0601 	add.w	r6, r8, #1
 8023ea4:	42b3      	cmp	r3, r6
 8023ea6:	db0b      	blt.n	8023ec0 <__lshift+0x38>
 8023ea8:	4638      	mov	r0, r7
 8023eaa:	f7ff fddf 	bl	8023a6c <_Balloc>
 8023eae:	4605      	mov	r5, r0
 8023eb0:	b948      	cbnz	r0, 8023ec6 <__lshift+0x3e>
 8023eb2:	4602      	mov	r2, r0
 8023eb4:	4b28      	ldr	r3, [pc, #160]	@ (8023f58 <__lshift+0xd0>)
 8023eb6:	4829      	ldr	r0, [pc, #164]	@ (8023f5c <__lshift+0xd4>)
 8023eb8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8023ebc:	f000 f9f2 	bl	80242a4 <__assert_func>
 8023ec0:	3101      	adds	r1, #1
 8023ec2:	005b      	lsls	r3, r3, #1
 8023ec4:	e7ee      	b.n	8023ea4 <__lshift+0x1c>
 8023ec6:	2300      	movs	r3, #0
 8023ec8:	f100 0114 	add.w	r1, r0, #20
 8023ecc:	f100 0210 	add.w	r2, r0, #16
 8023ed0:	4618      	mov	r0, r3
 8023ed2:	4553      	cmp	r3, sl
 8023ed4:	db33      	blt.n	8023f3e <__lshift+0xb6>
 8023ed6:	6920      	ldr	r0, [r4, #16]
 8023ed8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8023edc:	f104 0314 	add.w	r3, r4, #20
 8023ee0:	f019 091f 	ands.w	r9, r9, #31
 8023ee4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8023ee8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8023eec:	d02b      	beq.n	8023f46 <__lshift+0xbe>
 8023eee:	f1c9 0e20 	rsb	lr, r9, #32
 8023ef2:	468a      	mov	sl, r1
 8023ef4:	2200      	movs	r2, #0
 8023ef6:	6818      	ldr	r0, [r3, #0]
 8023ef8:	fa00 f009 	lsl.w	r0, r0, r9
 8023efc:	4310      	orrs	r0, r2
 8023efe:	f84a 0b04 	str.w	r0, [sl], #4
 8023f02:	f853 2b04 	ldr.w	r2, [r3], #4
 8023f06:	459c      	cmp	ip, r3
 8023f08:	fa22 f20e 	lsr.w	r2, r2, lr
 8023f0c:	d8f3      	bhi.n	8023ef6 <__lshift+0x6e>
 8023f0e:	ebac 0304 	sub.w	r3, ip, r4
 8023f12:	3b15      	subs	r3, #21
 8023f14:	f023 0303 	bic.w	r3, r3, #3
 8023f18:	3304      	adds	r3, #4
 8023f1a:	f104 0015 	add.w	r0, r4, #21
 8023f1e:	4584      	cmp	ip, r0
 8023f20:	bf38      	it	cc
 8023f22:	2304      	movcc	r3, #4
 8023f24:	50ca      	str	r2, [r1, r3]
 8023f26:	b10a      	cbz	r2, 8023f2c <__lshift+0xa4>
 8023f28:	f108 0602 	add.w	r6, r8, #2
 8023f2c:	3e01      	subs	r6, #1
 8023f2e:	4638      	mov	r0, r7
 8023f30:	612e      	str	r6, [r5, #16]
 8023f32:	4621      	mov	r1, r4
 8023f34:	f7ff fdda 	bl	8023aec <_Bfree>
 8023f38:	4628      	mov	r0, r5
 8023f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8023f3e:	f842 0f04 	str.w	r0, [r2, #4]!
 8023f42:	3301      	adds	r3, #1
 8023f44:	e7c5      	b.n	8023ed2 <__lshift+0x4a>
 8023f46:	3904      	subs	r1, #4
 8023f48:	f853 2b04 	ldr.w	r2, [r3], #4
 8023f4c:	f841 2f04 	str.w	r2, [r1, #4]!
 8023f50:	459c      	cmp	ip, r3
 8023f52:	d8f9      	bhi.n	8023f48 <__lshift+0xc0>
 8023f54:	e7ea      	b.n	8023f2c <__lshift+0xa4>
 8023f56:	bf00      	nop
 8023f58:	08024bf8 	.word	0x08024bf8
 8023f5c:	08024c09 	.word	0x08024c09

08023f60 <__mcmp>:
 8023f60:	690a      	ldr	r2, [r1, #16]
 8023f62:	4603      	mov	r3, r0
 8023f64:	6900      	ldr	r0, [r0, #16]
 8023f66:	1a80      	subs	r0, r0, r2
 8023f68:	b530      	push	{r4, r5, lr}
 8023f6a:	d10e      	bne.n	8023f8a <__mcmp+0x2a>
 8023f6c:	3314      	adds	r3, #20
 8023f6e:	3114      	adds	r1, #20
 8023f70:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8023f74:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8023f78:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8023f7c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8023f80:	4295      	cmp	r5, r2
 8023f82:	d003      	beq.n	8023f8c <__mcmp+0x2c>
 8023f84:	d205      	bcs.n	8023f92 <__mcmp+0x32>
 8023f86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8023f8a:	bd30      	pop	{r4, r5, pc}
 8023f8c:	42a3      	cmp	r3, r4
 8023f8e:	d3f3      	bcc.n	8023f78 <__mcmp+0x18>
 8023f90:	e7fb      	b.n	8023f8a <__mcmp+0x2a>
 8023f92:	2001      	movs	r0, #1
 8023f94:	e7f9      	b.n	8023f8a <__mcmp+0x2a>
	...

08023f98 <__mdiff>:
 8023f98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023f9c:	4689      	mov	r9, r1
 8023f9e:	4606      	mov	r6, r0
 8023fa0:	4611      	mov	r1, r2
 8023fa2:	4648      	mov	r0, r9
 8023fa4:	4614      	mov	r4, r2
 8023fa6:	f7ff ffdb 	bl	8023f60 <__mcmp>
 8023faa:	1e05      	subs	r5, r0, #0
 8023fac:	d112      	bne.n	8023fd4 <__mdiff+0x3c>
 8023fae:	4629      	mov	r1, r5
 8023fb0:	4630      	mov	r0, r6
 8023fb2:	f7ff fd5b 	bl	8023a6c <_Balloc>
 8023fb6:	4602      	mov	r2, r0
 8023fb8:	b928      	cbnz	r0, 8023fc6 <__mdiff+0x2e>
 8023fba:	4b3f      	ldr	r3, [pc, #252]	@ (80240b8 <__mdiff+0x120>)
 8023fbc:	f240 2137 	movw	r1, #567	@ 0x237
 8023fc0:	483e      	ldr	r0, [pc, #248]	@ (80240bc <__mdiff+0x124>)
 8023fc2:	f000 f96f 	bl	80242a4 <__assert_func>
 8023fc6:	2301      	movs	r3, #1
 8023fc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8023fcc:	4610      	mov	r0, r2
 8023fce:	b003      	add	sp, #12
 8023fd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023fd4:	bfbc      	itt	lt
 8023fd6:	464b      	movlt	r3, r9
 8023fd8:	46a1      	movlt	r9, r4
 8023fda:	4630      	mov	r0, r6
 8023fdc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8023fe0:	bfba      	itte	lt
 8023fe2:	461c      	movlt	r4, r3
 8023fe4:	2501      	movlt	r5, #1
 8023fe6:	2500      	movge	r5, #0
 8023fe8:	f7ff fd40 	bl	8023a6c <_Balloc>
 8023fec:	4602      	mov	r2, r0
 8023fee:	b918      	cbnz	r0, 8023ff8 <__mdiff+0x60>
 8023ff0:	4b31      	ldr	r3, [pc, #196]	@ (80240b8 <__mdiff+0x120>)
 8023ff2:	f240 2145 	movw	r1, #581	@ 0x245
 8023ff6:	e7e3      	b.n	8023fc0 <__mdiff+0x28>
 8023ff8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8023ffc:	6926      	ldr	r6, [r4, #16]
 8023ffe:	60c5      	str	r5, [r0, #12]
 8024000:	f109 0310 	add.w	r3, r9, #16
 8024004:	f109 0514 	add.w	r5, r9, #20
 8024008:	f104 0e14 	add.w	lr, r4, #20
 802400c:	f100 0b14 	add.w	fp, r0, #20
 8024010:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8024014:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8024018:	9301      	str	r3, [sp, #4]
 802401a:	46d9      	mov	r9, fp
 802401c:	f04f 0c00 	mov.w	ip, #0
 8024020:	9b01      	ldr	r3, [sp, #4]
 8024022:	f85e 0b04 	ldr.w	r0, [lr], #4
 8024026:	f853 af04 	ldr.w	sl, [r3, #4]!
 802402a:	9301      	str	r3, [sp, #4]
 802402c:	fa1f f38a 	uxth.w	r3, sl
 8024030:	4619      	mov	r1, r3
 8024032:	b283      	uxth	r3, r0
 8024034:	1acb      	subs	r3, r1, r3
 8024036:	0c00      	lsrs	r0, r0, #16
 8024038:	4463      	add	r3, ip
 802403a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 802403e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8024042:	b29b      	uxth	r3, r3
 8024044:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8024048:	4576      	cmp	r6, lr
 802404a:	f849 3b04 	str.w	r3, [r9], #4
 802404e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8024052:	d8e5      	bhi.n	8024020 <__mdiff+0x88>
 8024054:	1b33      	subs	r3, r6, r4
 8024056:	3b15      	subs	r3, #21
 8024058:	f023 0303 	bic.w	r3, r3, #3
 802405c:	3415      	adds	r4, #21
 802405e:	3304      	adds	r3, #4
 8024060:	42a6      	cmp	r6, r4
 8024062:	bf38      	it	cc
 8024064:	2304      	movcc	r3, #4
 8024066:	441d      	add	r5, r3
 8024068:	445b      	add	r3, fp
 802406a:	461e      	mov	r6, r3
 802406c:	462c      	mov	r4, r5
 802406e:	4544      	cmp	r4, r8
 8024070:	d30e      	bcc.n	8024090 <__mdiff+0xf8>
 8024072:	f108 0103 	add.w	r1, r8, #3
 8024076:	1b49      	subs	r1, r1, r5
 8024078:	f021 0103 	bic.w	r1, r1, #3
 802407c:	3d03      	subs	r5, #3
 802407e:	45a8      	cmp	r8, r5
 8024080:	bf38      	it	cc
 8024082:	2100      	movcc	r1, #0
 8024084:	440b      	add	r3, r1
 8024086:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802408a:	b191      	cbz	r1, 80240b2 <__mdiff+0x11a>
 802408c:	6117      	str	r7, [r2, #16]
 802408e:	e79d      	b.n	8023fcc <__mdiff+0x34>
 8024090:	f854 1b04 	ldr.w	r1, [r4], #4
 8024094:	46e6      	mov	lr, ip
 8024096:	0c08      	lsrs	r0, r1, #16
 8024098:	fa1c fc81 	uxtah	ip, ip, r1
 802409c:	4471      	add	r1, lr
 802409e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80240a2:	b289      	uxth	r1, r1
 80240a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80240a8:	f846 1b04 	str.w	r1, [r6], #4
 80240ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80240b0:	e7dd      	b.n	802406e <__mdiff+0xd6>
 80240b2:	3f01      	subs	r7, #1
 80240b4:	e7e7      	b.n	8024086 <__mdiff+0xee>
 80240b6:	bf00      	nop
 80240b8:	08024bf8 	.word	0x08024bf8
 80240bc:	08024c09 	.word	0x08024c09

080240c0 <__d2b>:
 80240c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80240c4:	460f      	mov	r7, r1
 80240c6:	2101      	movs	r1, #1
 80240c8:	ec59 8b10 	vmov	r8, r9, d0
 80240cc:	4616      	mov	r6, r2
 80240ce:	f7ff fccd 	bl	8023a6c <_Balloc>
 80240d2:	4604      	mov	r4, r0
 80240d4:	b930      	cbnz	r0, 80240e4 <__d2b+0x24>
 80240d6:	4602      	mov	r2, r0
 80240d8:	4b23      	ldr	r3, [pc, #140]	@ (8024168 <__d2b+0xa8>)
 80240da:	4824      	ldr	r0, [pc, #144]	@ (802416c <__d2b+0xac>)
 80240dc:	f240 310f 	movw	r1, #783	@ 0x30f
 80240e0:	f000 f8e0 	bl	80242a4 <__assert_func>
 80240e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80240e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80240ec:	b10d      	cbz	r5, 80240f2 <__d2b+0x32>
 80240ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80240f2:	9301      	str	r3, [sp, #4]
 80240f4:	f1b8 0300 	subs.w	r3, r8, #0
 80240f8:	d023      	beq.n	8024142 <__d2b+0x82>
 80240fa:	4668      	mov	r0, sp
 80240fc:	9300      	str	r3, [sp, #0]
 80240fe:	f7ff fd7c 	bl	8023bfa <__lo0bits>
 8024102:	e9dd 1200 	ldrd	r1, r2, [sp]
 8024106:	b1d0      	cbz	r0, 802413e <__d2b+0x7e>
 8024108:	f1c0 0320 	rsb	r3, r0, #32
 802410c:	fa02 f303 	lsl.w	r3, r2, r3
 8024110:	430b      	orrs	r3, r1
 8024112:	40c2      	lsrs	r2, r0
 8024114:	6163      	str	r3, [r4, #20]
 8024116:	9201      	str	r2, [sp, #4]
 8024118:	9b01      	ldr	r3, [sp, #4]
 802411a:	61a3      	str	r3, [r4, #24]
 802411c:	2b00      	cmp	r3, #0
 802411e:	bf0c      	ite	eq
 8024120:	2201      	moveq	r2, #1
 8024122:	2202      	movne	r2, #2
 8024124:	6122      	str	r2, [r4, #16]
 8024126:	b1a5      	cbz	r5, 8024152 <__d2b+0x92>
 8024128:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 802412c:	4405      	add	r5, r0
 802412e:	603d      	str	r5, [r7, #0]
 8024130:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8024134:	6030      	str	r0, [r6, #0]
 8024136:	4620      	mov	r0, r4
 8024138:	b003      	add	sp, #12
 802413a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802413e:	6161      	str	r1, [r4, #20]
 8024140:	e7ea      	b.n	8024118 <__d2b+0x58>
 8024142:	a801      	add	r0, sp, #4
 8024144:	f7ff fd59 	bl	8023bfa <__lo0bits>
 8024148:	9b01      	ldr	r3, [sp, #4]
 802414a:	6163      	str	r3, [r4, #20]
 802414c:	3020      	adds	r0, #32
 802414e:	2201      	movs	r2, #1
 8024150:	e7e8      	b.n	8024124 <__d2b+0x64>
 8024152:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8024156:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 802415a:	6038      	str	r0, [r7, #0]
 802415c:	6918      	ldr	r0, [r3, #16]
 802415e:	f7ff fd2d 	bl	8023bbc <__hi0bits>
 8024162:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8024166:	e7e5      	b.n	8024134 <__d2b+0x74>
 8024168:	08024bf8 	.word	0x08024bf8
 802416c:	08024c09 	.word	0x08024c09

08024170 <__sread>:
 8024170:	b510      	push	{r4, lr}
 8024172:	460c      	mov	r4, r1
 8024174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8024178:	f000 f860 	bl	802423c <_read_r>
 802417c:	2800      	cmp	r0, #0
 802417e:	bfab      	itete	ge
 8024180:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8024182:	89a3      	ldrhlt	r3, [r4, #12]
 8024184:	181b      	addge	r3, r3, r0
 8024186:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 802418a:	bfac      	ite	ge
 802418c:	6563      	strge	r3, [r4, #84]	@ 0x54
 802418e:	81a3      	strhlt	r3, [r4, #12]
 8024190:	bd10      	pop	{r4, pc}

08024192 <__swrite>:
 8024192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8024196:	461f      	mov	r7, r3
 8024198:	898b      	ldrh	r3, [r1, #12]
 802419a:	05db      	lsls	r3, r3, #23
 802419c:	4605      	mov	r5, r0
 802419e:	460c      	mov	r4, r1
 80241a0:	4616      	mov	r6, r2
 80241a2:	d505      	bpl.n	80241b0 <__swrite+0x1e>
 80241a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80241a8:	2302      	movs	r3, #2
 80241aa:	2200      	movs	r2, #0
 80241ac:	f000 f834 	bl	8024218 <_lseek_r>
 80241b0:	89a3      	ldrh	r3, [r4, #12]
 80241b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80241b6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80241ba:	81a3      	strh	r3, [r4, #12]
 80241bc:	4632      	mov	r2, r6
 80241be:	463b      	mov	r3, r7
 80241c0:	4628      	mov	r0, r5
 80241c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80241c6:	f000 b85b 	b.w	8024280 <_write_r>

080241ca <__sseek>:
 80241ca:	b510      	push	{r4, lr}
 80241cc:	460c      	mov	r4, r1
 80241ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80241d2:	f000 f821 	bl	8024218 <_lseek_r>
 80241d6:	1c43      	adds	r3, r0, #1
 80241d8:	89a3      	ldrh	r3, [r4, #12]
 80241da:	bf15      	itete	ne
 80241dc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80241de:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80241e2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80241e6:	81a3      	strheq	r3, [r4, #12]
 80241e8:	bf18      	it	ne
 80241ea:	81a3      	strhne	r3, [r4, #12]
 80241ec:	bd10      	pop	{r4, pc}

080241ee <__sclose>:
 80241ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80241f2:	f000 b801 	b.w	80241f8 <_close_r>
	...

080241f8 <_close_r>:
 80241f8:	b538      	push	{r3, r4, r5, lr}
 80241fa:	4d06      	ldr	r5, [pc, #24]	@ (8024214 <_close_r+0x1c>)
 80241fc:	2300      	movs	r3, #0
 80241fe:	4604      	mov	r4, r0
 8024200:	4608      	mov	r0, r1
 8024202:	602b      	str	r3, [r5, #0]
 8024204:	f7fc fdbb 	bl	8020d7e <_close>
 8024208:	1c43      	adds	r3, r0, #1
 802420a:	d102      	bne.n	8024212 <_close_r+0x1a>
 802420c:	682b      	ldr	r3, [r5, #0]
 802420e:	b103      	cbz	r3, 8024212 <_close_r+0x1a>
 8024210:	6023      	str	r3, [r4, #0]
 8024212:	bd38      	pop	{r3, r4, r5, pc}
 8024214:	20000340 	.word	0x20000340

08024218 <_lseek_r>:
 8024218:	b538      	push	{r3, r4, r5, lr}
 802421a:	4d07      	ldr	r5, [pc, #28]	@ (8024238 <_lseek_r+0x20>)
 802421c:	4604      	mov	r4, r0
 802421e:	4608      	mov	r0, r1
 8024220:	4611      	mov	r1, r2
 8024222:	2200      	movs	r2, #0
 8024224:	602a      	str	r2, [r5, #0]
 8024226:	461a      	mov	r2, r3
 8024228:	f7fc fdd0 	bl	8020dcc <_lseek>
 802422c:	1c43      	adds	r3, r0, #1
 802422e:	d102      	bne.n	8024236 <_lseek_r+0x1e>
 8024230:	682b      	ldr	r3, [r5, #0]
 8024232:	b103      	cbz	r3, 8024236 <_lseek_r+0x1e>
 8024234:	6023      	str	r3, [r4, #0]
 8024236:	bd38      	pop	{r3, r4, r5, pc}
 8024238:	20000340 	.word	0x20000340

0802423c <_read_r>:
 802423c:	b538      	push	{r3, r4, r5, lr}
 802423e:	4d07      	ldr	r5, [pc, #28]	@ (802425c <_read_r+0x20>)
 8024240:	4604      	mov	r4, r0
 8024242:	4608      	mov	r0, r1
 8024244:	4611      	mov	r1, r2
 8024246:	2200      	movs	r2, #0
 8024248:	602a      	str	r2, [r5, #0]
 802424a:	461a      	mov	r2, r3
 802424c:	f7fc fd5e 	bl	8020d0c <_read>
 8024250:	1c43      	adds	r3, r0, #1
 8024252:	d102      	bne.n	802425a <_read_r+0x1e>
 8024254:	682b      	ldr	r3, [r5, #0]
 8024256:	b103      	cbz	r3, 802425a <_read_r+0x1e>
 8024258:	6023      	str	r3, [r4, #0]
 802425a:	bd38      	pop	{r3, r4, r5, pc}
 802425c:	20000340 	.word	0x20000340

08024260 <_sbrk_r>:
 8024260:	b538      	push	{r3, r4, r5, lr}
 8024262:	4d06      	ldr	r5, [pc, #24]	@ (802427c <_sbrk_r+0x1c>)
 8024264:	2300      	movs	r3, #0
 8024266:	4604      	mov	r4, r0
 8024268:	4608      	mov	r0, r1
 802426a:	602b      	str	r3, [r5, #0]
 802426c:	f7fc fdbc 	bl	8020de8 <_sbrk>
 8024270:	1c43      	adds	r3, r0, #1
 8024272:	d102      	bne.n	802427a <_sbrk_r+0x1a>
 8024274:	682b      	ldr	r3, [r5, #0]
 8024276:	b103      	cbz	r3, 802427a <_sbrk_r+0x1a>
 8024278:	6023      	str	r3, [r4, #0]
 802427a:	bd38      	pop	{r3, r4, r5, pc}
 802427c:	20000340 	.word	0x20000340

08024280 <_write_r>:
 8024280:	b538      	push	{r3, r4, r5, lr}
 8024282:	4d07      	ldr	r5, [pc, #28]	@ (80242a0 <_write_r+0x20>)
 8024284:	4604      	mov	r4, r0
 8024286:	4608      	mov	r0, r1
 8024288:	4611      	mov	r1, r2
 802428a:	2200      	movs	r2, #0
 802428c:	602a      	str	r2, [r5, #0]
 802428e:	461a      	mov	r2, r3
 8024290:	f7fc fd59 	bl	8020d46 <_write>
 8024294:	1c43      	adds	r3, r0, #1
 8024296:	d102      	bne.n	802429e <_write_r+0x1e>
 8024298:	682b      	ldr	r3, [r5, #0]
 802429a:	b103      	cbz	r3, 802429e <_write_r+0x1e>
 802429c:	6023      	str	r3, [r4, #0]
 802429e:	bd38      	pop	{r3, r4, r5, pc}
 80242a0:	20000340 	.word	0x20000340

080242a4 <__assert_func>:
 80242a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80242a6:	4614      	mov	r4, r2
 80242a8:	461a      	mov	r2, r3
 80242aa:	4b09      	ldr	r3, [pc, #36]	@ (80242d0 <__assert_func+0x2c>)
 80242ac:	681b      	ldr	r3, [r3, #0]
 80242ae:	4605      	mov	r5, r0
 80242b0:	68d8      	ldr	r0, [r3, #12]
 80242b2:	b954      	cbnz	r4, 80242ca <__assert_func+0x26>
 80242b4:	4b07      	ldr	r3, [pc, #28]	@ (80242d4 <__assert_func+0x30>)
 80242b6:	461c      	mov	r4, r3
 80242b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80242bc:	9100      	str	r1, [sp, #0]
 80242be:	462b      	mov	r3, r5
 80242c0:	4905      	ldr	r1, [pc, #20]	@ (80242d8 <__assert_func+0x34>)
 80242c2:	f000 f87d 	bl	80243c0 <fiprintf>
 80242c6:	f000 f89a 	bl	80243fe <abort>
 80242ca:	4b04      	ldr	r3, [pc, #16]	@ (80242dc <__assert_func+0x38>)
 80242cc:	e7f4      	b.n	80242b8 <__assert_func+0x14>
 80242ce:	bf00      	nop
 80242d0:	20000018 	.word	0x20000018
 80242d4:	08024ea6 	.word	0x08024ea6
 80242d8:	08024e78 	.word	0x08024e78
 80242dc:	08024e6b 	.word	0x08024e6b

080242e0 <_calloc_r>:
 80242e0:	b570      	push	{r4, r5, r6, lr}
 80242e2:	fba1 5402 	umull	r5, r4, r1, r2
 80242e6:	b93c      	cbnz	r4, 80242f8 <_calloc_r+0x18>
 80242e8:	4629      	mov	r1, r5
 80242ea:	f7ff fa87 	bl	80237fc <_malloc_r>
 80242ee:	4606      	mov	r6, r0
 80242f0:	b928      	cbnz	r0, 80242fe <_calloc_r+0x1e>
 80242f2:	2600      	movs	r6, #0
 80242f4:	4630      	mov	r0, r6
 80242f6:	bd70      	pop	{r4, r5, r6, pc}
 80242f8:	220c      	movs	r2, #12
 80242fa:	6002      	str	r2, [r0, #0]
 80242fc:	e7f9      	b.n	80242f2 <_calloc_r+0x12>
 80242fe:	462a      	mov	r2, r5
 8024300:	4621      	mov	r1, r4
 8024302:	f7fe fbbb 	bl	8022a7c <memset>
 8024306:	e7f5      	b.n	80242f4 <_calloc_r+0x14>

08024308 <_free_r>:
 8024308:	b538      	push	{r3, r4, r5, lr}
 802430a:	4605      	mov	r5, r0
 802430c:	2900      	cmp	r1, #0
 802430e:	d041      	beq.n	8024394 <_free_r+0x8c>
 8024310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8024314:	1f0c      	subs	r4, r1, #4
 8024316:	2b00      	cmp	r3, #0
 8024318:	bfb8      	it	lt
 802431a:	18e4      	addlt	r4, r4, r3
 802431c:	f7ff fb9a 	bl	8023a54 <__malloc_lock>
 8024320:	4a1d      	ldr	r2, [pc, #116]	@ (8024398 <_free_r+0x90>)
 8024322:	6813      	ldr	r3, [r2, #0]
 8024324:	b933      	cbnz	r3, 8024334 <_free_r+0x2c>
 8024326:	6063      	str	r3, [r4, #4]
 8024328:	6014      	str	r4, [r2, #0]
 802432a:	4628      	mov	r0, r5
 802432c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8024330:	f7ff bb96 	b.w	8023a60 <__malloc_unlock>
 8024334:	42a3      	cmp	r3, r4
 8024336:	d908      	bls.n	802434a <_free_r+0x42>
 8024338:	6820      	ldr	r0, [r4, #0]
 802433a:	1821      	adds	r1, r4, r0
 802433c:	428b      	cmp	r3, r1
 802433e:	bf01      	itttt	eq
 8024340:	6819      	ldreq	r1, [r3, #0]
 8024342:	685b      	ldreq	r3, [r3, #4]
 8024344:	1809      	addeq	r1, r1, r0
 8024346:	6021      	streq	r1, [r4, #0]
 8024348:	e7ed      	b.n	8024326 <_free_r+0x1e>
 802434a:	461a      	mov	r2, r3
 802434c:	685b      	ldr	r3, [r3, #4]
 802434e:	b10b      	cbz	r3, 8024354 <_free_r+0x4c>
 8024350:	42a3      	cmp	r3, r4
 8024352:	d9fa      	bls.n	802434a <_free_r+0x42>
 8024354:	6811      	ldr	r1, [r2, #0]
 8024356:	1850      	adds	r0, r2, r1
 8024358:	42a0      	cmp	r0, r4
 802435a:	d10b      	bne.n	8024374 <_free_r+0x6c>
 802435c:	6820      	ldr	r0, [r4, #0]
 802435e:	4401      	add	r1, r0
 8024360:	1850      	adds	r0, r2, r1
 8024362:	4283      	cmp	r3, r0
 8024364:	6011      	str	r1, [r2, #0]
 8024366:	d1e0      	bne.n	802432a <_free_r+0x22>
 8024368:	6818      	ldr	r0, [r3, #0]
 802436a:	685b      	ldr	r3, [r3, #4]
 802436c:	6053      	str	r3, [r2, #4]
 802436e:	4408      	add	r0, r1
 8024370:	6010      	str	r0, [r2, #0]
 8024372:	e7da      	b.n	802432a <_free_r+0x22>
 8024374:	d902      	bls.n	802437c <_free_r+0x74>
 8024376:	230c      	movs	r3, #12
 8024378:	602b      	str	r3, [r5, #0]
 802437a:	e7d6      	b.n	802432a <_free_r+0x22>
 802437c:	6820      	ldr	r0, [r4, #0]
 802437e:	1821      	adds	r1, r4, r0
 8024380:	428b      	cmp	r3, r1
 8024382:	bf04      	itt	eq
 8024384:	6819      	ldreq	r1, [r3, #0]
 8024386:	685b      	ldreq	r3, [r3, #4]
 8024388:	6063      	str	r3, [r4, #4]
 802438a:	bf04      	itt	eq
 802438c:	1809      	addeq	r1, r1, r0
 802438e:	6021      	streq	r1, [r4, #0]
 8024390:	6054      	str	r4, [r2, #4]
 8024392:	e7ca      	b.n	802432a <_free_r+0x22>
 8024394:	bd38      	pop	{r3, r4, r5, pc}
 8024396:	bf00      	nop
 8024398:	2000033c 	.word	0x2000033c

0802439c <__ascii_mbtowc>:
 802439c:	b082      	sub	sp, #8
 802439e:	b901      	cbnz	r1, 80243a2 <__ascii_mbtowc+0x6>
 80243a0:	a901      	add	r1, sp, #4
 80243a2:	b142      	cbz	r2, 80243b6 <__ascii_mbtowc+0x1a>
 80243a4:	b14b      	cbz	r3, 80243ba <__ascii_mbtowc+0x1e>
 80243a6:	7813      	ldrb	r3, [r2, #0]
 80243a8:	600b      	str	r3, [r1, #0]
 80243aa:	7812      	ldrb	r2, [r2, #0]
 80243ac:	1e10      	subs	r0, r2, #0
 80243ae:	bf18      	it	ne
 80243b0:	2001      	movne	r0, #1
 80243b2:	b002      	add	sp, #8
 80243b4:	4770      	bx	lr
 80243b6:	4610      	mov	r0, r2
 80243b8:	e7fb      	b.n	80243b2 <__ascii_mbtowc+0x16>
 80243ba:	f06f 0001 	mvn.w	r0, #1
 80243be:	e7f8      	b.n	80243b2 <__ascii_mbtowc+0x16>

080243c0 <fiprintf>:
 80243c0:	b40e      	push	{r1, r2, r3}
 80243c2:	b503      	push	{r0, r1, lr}
 80243c4:	4601      	mov	r1, r0
 80243c6:	ab03      	add	r3, sp, #12
 80243c8:	4805      	ldr	r0, [pc, #20]	@ (80243e0 <fiprintf+0x20>)
 80243ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80243ce:	6800      	ldr	r0, [r0, #0]
 80243d0:	9301      	str	r3, [sp, #4]
 80243d2:	f000 f845 	bl	8024460 <_vfiprintf_r>
 80243d6:	b002      	add	sp, #8
 80243d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80243dc:	b003      	add	sp, #12
 80243de:	4770      	bx	lr
 80243e0:	20000018 	.word	0x20000018

080243e4 <__ascii_wctomb>:
 80243e4:	4603      	mov	r3, r0
 80243e6:	4608      	mov	r0, r1
 80243e8:	b141      	cbz	r1, 80243fc <__ascii_wctomb+0x18>
 80243ea:	2aff      	cmp	r2, #255	@ 0xff
 80243ec:	d904      	bls.n	80243f8 <__ascii_wctomb+0x14>
 80243ee:	228a      	movs	r2, #138	@ 0x8a
 80243f0:	601a      	str	r2, [r3, #0]
 80243f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80243f6:	4770      	bx	lr
 80243f8:	700a      	strb	r2, [r1, #0]
 80243fa:	2001      	movs	r0, #1
 80243fc:	4770      	bx	lr

080243fe <abort>:
 80243fe:	b508      	push	{r3, lr}
 8024400:	2006      	movs	r0, #6
 8024402:	f000 fa85 	bl	8024910 <raise>
 8024406:	2001      	movs	r0, #1
 8024408:	f7fc fc75 	bl	8020cf6 <_exit>

0802440c <__sfputc_r>:
 802440c:	6893      	ldr	r3, [r2, #8]
 802440e:	3b01      	subs	r3, #1
 8024410:	2b00      	cmp	r3, #0
 8024412:	b410      	push	{r4}
 8024414:	6093      	str	r3, [r2, #8]
 8024416:	da08      	bge.n	802442a <__sfputc_r+0x1e>
 8024418:	6994      	ldr	r4, [r2, #24]
 802441a:	42a3      	cmp	r3, r4
 802441c:	db01      	blt.n	8024422 <__sfputc_r+0x16>
 802441e:	290a      	cmp	r1, #10
 8024420:	d103      	bne.n	802442a <__sfputc_r+0x1e>
 8024422:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024426:	f000 b933 	b.w	8024690 <__swbuf_r>
 802442a:	6813      	ldr	r3, [r2, #0]
 802442c:	1c58      	adds	r0, r3, #1
 802442e:	6010      	str	r0, [r2, #0]
 8024430:	7019      	strb	r1, [r3, #0]
 8024432:	4608      	mov	r0, r1
 8024434:	f85d 4b04 	ldr.w	r4, [sp], #4
 8024438:	4770      	bx	lr

0802443a <__sfputs_r>:
 802443a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802443c:	4606      	mov	r6, r0
 802443e:	460f      	mov	r7, r1
 8024440:	4614      	mov	r4, r2
 8024442:	18d5      	adds	r5, r2, r3
 8024444:	42ac      	cmp	r4, r5
 8024446:	d101      	bne.n	802444c <__sfputs_r+0x12>
 8024448:	2000      	movs	r0, #0
 802444a:	e007      	b.n	802445c <__sfputs_r+0x22>
 802444c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8024450:	463a      	mov	r2, r7
 8024452:	4630      	mov	r0, r6
 8024454:	f7ff ffda 	bl	802440c <__sfputc_r>
 8024458:	1c43      	adds	r3, r0, #1
 802445a:	d1f3      	bne.n	8024444 <__sfputs_r+0xa>
 802445c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08024460 <_vfiprintf_r>:
 8024460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8024464:	460d      	mov	r5, r1
 8024466:	b09d      	sub	sp, #116	@ 0x74
 8024468:	4614      	mov	r4, r2
 802446a:	4698      	mov	r8, r3
 802446c:	4606      	mov	r6, r0
 802446e:	b118      	cbz	r0, 8024478 <_vfiprintf_r+0x18>
 8024470:	6a03      	ldr	r3, [r0, #32]
 8024472:	b90b      	cbnz	r3, 8024478 <_vfiprintf_r+0x18>
 8024474:	f7fe facc 	bl	8022a10 <__sinit>
 8024478:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802447a:	07d9      	lsls	r1, r3, #31
 802447c:	d405      	bmi.n	802448a <_vfiprintf_r+0x2a>
 802447e:	89ab      	ldrh	r3, [r5, #12]
 8024480:	059a      	lsls	r2, r3, #22
 8024482:	d402      	bmi.n	802448a <_vfiprintf_r+0x2a>
 8024484:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8024486:	f7fe fb30 	bl	8022aea <__retarget_lock_acquire_recursive>
 802448a:	89ab      	ldrh	r3, [r5, #12]
 802448c:	071b      	lsls	r3, r3, #28
 802448e:	d501      	bpl.n	8024494 <_vfiprintf_r+0x34>
 8024490:	692b      	ldr	r3, [r5, #16]
 8024492:	b99b      	cbnz	r3, 80244bc <_vfiprintf_r+0x5c>
 8024494:	4629      	mov	r1, r5
 8024496:	4630      	mov	r0, r6
 8024498:	f000 f938 	bl	802470c <__swsetup_r>
 802449c:	b170      	cbz	r0, 80244bc <_vfiprintf_r+0x5c>
 802449e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80244a0:	07dc      	lsls	r4, r3, #31
 80244a2:	d504      	bpl.n	80244ae <_vfiprintf_r+0x4e>
 80244a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80244a8:	b01d      	add	sp, #116	@ 0x74
 80244aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80244ae:	89ab      	ldrh	r3, [r5, #12]
 80244b0:	0598      	lsls	r0, r3, #22
 80244b2:	d4f7      	bmi.n	80244a4 <_vfiprintf_r+0x44>
 80244b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80244b6:	f7fe fb19 	bl	8022aec <__retarget_lock_release_recursive>
 80244ba:	e7f3      	b.n	80244a4 <_vfiprintf_r+0x44>
 80244bc:	2300      	movs	r3, #0
 80244be:	9309      	str	r3, [sp, #36]	@ 0x24
 80244c0:	2320      	movs	r3, #32
 80244c2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80244c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80244ca:	2330      	movs	r3, #48	@ 0x30
 80244cc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 802467c <_vfiprintf_r+0x21c>
 80244d0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80244d4:	f04f 0901 	mov.w	r9, #1
 80244d8:	4623      	mov	r3, r4
 80244da:	469a      	mov	sl, r3
 80244dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80244e0:	b10a      	cbz	r2, 80244e6 <_vfiprintf_r+0x86>
 80244e2:	2a25      	cmp	r2, #37	@ 0x25
 80244e4:	d1f9      	bne.n	80244da <_vfiprintf_r+0x7a>
 80244e6:	ebba 0b04 	subs.w	fp, sl, r4
 80244ea:	d00b      	beq.n	8024504 <_vfiprintf_r+0xa4>
 80244ec:	465b      	mov	r3, fp
 80244ee:	4622      	mov	r2, r4
 80244f0:	4629      	mov	r1, r5
 80244f2:	4630      	mov	r0, r6
 80244f4:	f7ff ffa1 	bl	802443a <__sfputs_r>
 80244f8:	3001      	adds	r0, #1
 80244fa:	f000 80a7 	beq.w	802464c <_vfiprintf_r+0x1ec>
 80244fe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8024500:	445a      	add	r2, fp
 8024502:	9209      	str	r2, [sp, #36]	@ 0x24
 8024504:	f89a 3000 	ldrb.w	r3, [sl]
 8024508:	2b00      	cmp	r3, #0
 802450a:	f000 809f 	beq.w	802464c <_vfiprintf_r+0x1ec>
 802450e:	2300      	movs	r3, #0
 8024510:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8024514:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8024518:	f10a 0a01 	add.w	sl, sl, #1
 802451c:	9304      	str	r3, [sp, #16]
 802451e:	9307      	str	r3, [sp, #28]
 8024520:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8024524:	931a      	str	r3, [sp, #104]	@ 0x68
 8024526:	4654      	mov	r4, sl
 8024528:	2205      	movs	r2, #5
 802452a:	f814 1b01 	ldrb.w	r1, [r4], #1
 802452e:	4853      	ldr	r0, [pc, #332]	@ (802467c <_vfiprintf_r+0x21c>)
 8024530:	f7fb fdc6 	bl	80200c0 <memchr>
 8024534:	9a04      	ldr	r2, [sp, #16]
 8024536:	b9d8      	cbnz	r0, 8024570 <_vfiprintf_r+0x110>
 8024538:	06d1      	lsls	r1, r2, #27
 802453a:	bf44      	itt	mi
 802453c:	2320      	movmi	r3, #32
 802453e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8024542:	0713      	lsls	r3, r2, #28
 8024544:	bf44      	itt	mi
 8024546:	232b      	movmi	r3, #43	@ 0x2b
 8024548:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 802454c:	f89a 3000 	ldrb.w	r3, [sl]
 8024550:	2b2a      	cmp	r3, #42	@ 0x2a
 8024552:	d015      	beq.n	8024580 <_vfiprintf_r+0x120>
 8024554:	9a07      	ldr	r2, [sp, #28]
 8024556:	4654      	mov	r4, sl
 8024558:	2000      	movs	r0, #0
 802455a:	f04f 0c0a 	mov.w	ip, #10
 802455e:	4621      	mov	r1, r4
 8024560:	f811 3b01 	ldrb.w	r3, [r1], #1
 8024564:	3b30      	subs	r3, #48	@ 0x30
 8024566:	2b09      	cmp	r3, #9
 8024568:	d94b      	bls.n	8024602 <_vfiprintf_r+0x1a2>
 802456a:	b1b0      	cbz	r0, 802459a <_vfiprintf_r+0x13a>
 802456c:	9207      	str	r2, [sp, #28]
 802456e:	e014      	b.n	802459a <_vfiprintf_r+0x13a>
 8024570:	eba0 0308 	sub.w	r3, r0, r8
 8024574:	fa09 f303 	lsl.w	r3, r9, r3
 8024578:	4313      	orrs	r3, r2
 802457a:	9304      	str	r3, [sp, #16]
 802457c:	46a2      	mov	sl, r4
 802457e:	e7d2      	b.n	8024526 <_vfiprintf_r+0xc6>
 8024580:	9b03      	ldr	r3, [sp, #12]
 8024582:	1d19      	adds	r1, r3, #4
 8024584:	681b      	ldr	r3, [r3, #0]
 8024586:	9103      	str	r1, [sp, #12]
 8024588:	2b00      	cmp	r3, #0
 802458a:	bfbb      	ittet	lt
 802458c:	425b      	neglt	r3, r3
 802458e:	f042 0202 	orrlt.w	r2, r2, #2
 8024592:	9307      	strge	r3, [sp, #28]
 8024594:	9307      	strlt	r3, [sp, #28]
 8024596:	bfb8      	it	lt
 8024598:	9204      	strlt	r2, [sp, #16]
 802459a:	7823      	ldrb	r3, [r4, #0]
 802459c:	2b2e      	cmp	r3, #46	@ 0x2e
 802459e:	d10a      	bne.n	80245b6 <_vfiprintf_r+0x156>
 80245a0:	7863      	ldrb	r3, [r4, #1]
 80245a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80245a4:	d132      	bne.n	802460c <_vfiprintf_r+0x1ac>
 80245a6:	9b03      	ldr	r3, [sp, #12]
 80245a8:	1d1a      	adds	r2, r3, #4
 80245aa:	681b      	ldr	r3, [r3, #0]
 80245ac:	9203      	str	r2, [sp, #12]
 80245ae:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80245b2:	3402      	adds	r4, #2
 80245b4:	9305      	str	r3, [sp, #20]
 80245b6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 802468c <_vfiprintf_r+0x22c>
 80245ba:	7821      	ldrb	r1, [r4, #0]
 80245bc:	2203      	movs	r2, #3
 80245be:	4650      	mov	r0, sl
 80245c0:	f7fb fd7e 	bl	80200c0 <memchr>
 80245c4:	b138      	cbz	r0, 80245d6 <_vfiprintf_r+0x176>
 80245c6:	9b04      	ldr	r3, [sp, #16]
 80245c8:	eba0 000a 	sub.w	r0, r0, sl
 80245cc:	2240      	movs	r2, #64	@ 0x40
 80245ce:	4082      	lsls	r2, r0
 80245d0:	4313      	orrs	r3, r2
 80245d2:	3401      	adds	r4, #1
 80245d4:	9304      	str	r3, [sp, #16]
 80245d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80245da:	4829      	ldr	r0, [pc, #164]	@ (8024680 <_vfiprintf_r+0x220>)
 80245dc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80245e0:	2206      	movs	r2, #6
 80245e2:	f7fb fd6d 	bl	80200c0 <memchr>
 80245e6:	2800      	cmp	r0, #0
 80245e8:	d03f      	beq.n	802466a <_vfiprintf_r+0x20a>
 80245ea:	4b26      	ldr	r3, [pc, #152]	@ (8024684 <_vfiprintf_r+0x224>)
 80245ec:	bb1b      	cbnz	r3, 8024636 <_vfiprintf_r+0x1d6>
 80245ee:	9b03      	ldr	r3, [sp, #12]
 80245f0:	3307      	adds	r3, #7
 80245f2:	f023 0307 	bic.w	r3, r3, #7
 80245f6:	3308      	adds	r3, #8
 80245f8:	9303      	str	r3, [sp, #12]
 80245fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80245fc:	443b      	add	r3, r7
 80245fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8024600:	e76a      	b.n	80244d8 <_vfiprintf_r+0x78>
 8024602:	fb0c 3202 	mla	r2, ip, r2, r3
 8024606:	460c      	mov	r4, r1
 8024608:	2001      	movs	r0, #1
 802460a:	e7a8      	b.n	802455e <_vfiprintf_r+0xfe>
 802460c:	2300      	movs	r3, #0
 802460e:	3401      	adds	r4, #1
 8024610:	9305      	str	r3, [sp, #20]
 8024612:	4619      	mov	r1, r3
 8024614:	f04f 0c0a 	mov.w	ip, #10
 8024618:	4620      	mov	r0, r4
 802461a:	f810 2b01 	ldrb.w	r2, [r0], #1
 802461e:	3a30      	subs	r2, #48	@ 0x30
 8024620:	2a09      	cmp	r2, #9
 8024622:	d903      	bls.n	802462c <_vfiprintf_r+0x1cc>
 8024624:	2b00      	cmp	r3, #0
 8024626:	d0c6      	beq.n	80245b6 <_vfiprintf_r+0x156>
 8024628:	9105      	str	r1, [sp, #20]
 802462a:	e7c4      	b.n	80245b6 <_vfiprintf_r+0x156>
 802462c:	fb0c 2101 	mla	r1, ip, r1, r2
 8024630:	4604      	mov	r4, r0
 8024632:	2301      	movs	r3, #1
 8024634:	e7f0      	b.n	8024618 <_vfiprintf_r+0x1b8>
 8024636:	ab03      	add	r3, sp, #12
 8024638:	9300      	str	r3, [sp, #0]
 802463a:	462a      	mov	r2, r5
 802463c:	4b12      	ldr	r3, [pc, #72]	@ (8024688 <_vfiprintf_r+0x228>)
 802463e:	a904      	add	r1, sp, #16
 8024640:	4630      	mov	r0, r6
 8024642:	f7fd fda1 	bl	8022188 <_printf_float>
 8024646:	4607      	mov	r7, r0
 8024648:	1c78      	adds	r0, r7, #1
 802464a:	d1d6      	bne.n	80245fa <_vfiprintf_r+0x19a>
 802464c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802464e:	07d9      	lsls	r1, r3, #31
 8024650:	d405      	bmi.n	802465e <_vfiprintf_r+0x1fe>
 8024652:	89ab      	ldrh	r3, [r5, #12]
 8024654:	059a      	lsls	r2, r3, #22
 8024656:	d402      	bmi.n	802465e <_vfiprintf_r+0x1fe>
 8024658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 802465a:	f7fe fa47 	bl	8022aec <__retarget_lock_release_recursive>
 802465e:	89ab      	ldrh	r3, [r5, #12]
 8024660:	065b      	lsls	r3, r3, #25
 8024662:	f53f af1f 	bmi.w	80244a4 <_vfiprintf_r+0x44>
 8024666:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8024668:	e71e      	b.n	80244a8 <_vfiprintf_r+0x48>
 802466a:	ab03      	add	r3, sp, #12
 802466c:	9300      	str	r3, [sp, #0]
 802466e:	462a      	mov	r2, r5
 8024670:	4b05      	ldr	r3, [pc, #20]	@ (8024688 <_vfiprintf_r+0x228>)
 8024672:	a904      	add	r1, sp, #16
 8024674:	4630      	mov	r0, r6
 8024676:	f7fe f81f 	bl	80226b8 <_printf_i>
 802467a:	e7e4      	b.n	8024646 <_vfiprintf_r+0x1e6>
 802467c:	08024ea7 	.word	0x08024ea7
 8024680:	08024eb1 	.word	0x08024eb1
 8024684:	08022189 	.word	0x08022189
 8024688:	0802443b 	.word	0x0802443b
 802468c:	08024ead 	.word	0x08024ead

08024690 <__swbuf_r>:
 8024690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024692:	460e      	mov	r6, r1
 8024694:	4614      	mov	r4, r2
 8024696:	4605      	mov	r5, r0
 8024698:	b118      	cbz	r0, 80246a2 <__swbuf_r+0x12>
 802469a:	6a03      	ldr	r3, [r0, #32]
 802469c:	b90b      	cbnz	r3, 80246a2 <__swbuf_r+0x12>
 802469e:	f7fe f9b7 	bl	8022a10 <__sinit>
 80246a2:	69a3      	ldr	r3, [r4, #24]
 80246a4:	60a3      	str	r3, [r4, #8]
 80246a6:	89a3      	ldrh	r3, [r4, #12]
 80246a8:	071a      	lsls	r2, r3, #28
 80246aa:	d501      	bpl.n	80246b0 <__swbuf_r+0x20>
 80246ac:	6923      	ldr	r3, [r4, #16]
 80246ae:	b943      	cbnz	r3, 80246c2 <__swbuf_r+0x32>
 80246b0:	4621      	mov	r1, r4
 80246b2:	4628      	mov	r0, r5
 80246b4:	f000 f82a 	bl	802470c <__swsetup_r>
 80246b8:	b118      	cbz	r0, 80246c2 <__swbuf_r+0x32>
 80246ba:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80246be:	4638      	mov	r0, r7
 80246c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80246c2:	6823      	ldr	r3, [r4, #0]
 80246c4:	6922      	ldr	r2, [r4, #16]
 80246c6:	1a98      	subs	r0, r3, r2
 80246c8:	6963      	ldr	r3, [r4, #20]
 80246ca:	b2f6      	uxtb	r6, r6
 80246cc:	4283      	cmp	r3, r0
 80246ce:	4637      	mov	r7, r6
 80246d0:	dc05      	bgt.n	80246de <__swbuf_r+0x4e>
 80246d2:	4621      	mov	r1, r4
 80246d4:	4628      	mov	r0, r5
 80246d6:	f7ff f995 	bl	8023a04 <_fflush_r>
 80246da:	2800      	cmp	r0, #0
 80246dc:	d1ed      	bne.n	80246ba <__swbuf_r+0x2a>
 80246de:	68a3      	ldr	r3, [r4, #8]
 80246e0:	3b01      	subs	r3, #1
 80246e2:	60a3      	str	r3, [r4, #8]
 80246e4:	6823      	ldr	r3, [r4, #0]
 80246e6:	1c5a      	adds	r2, r3, #1
 80246e8:	6022      	str	r2, [r4, #0]
 80246ea:	701e      	strb	r6, [r3, #0]
 80246ec:	6962      	ldr	r2, [r4, #20]
 80246ee:	1c43      	adds	r3, r0, #1
 80246f0:	429a      	cmp	r2, r3
 80246f2:	d004      	beq.n	80246fe <__swbuf_r+0x6e>
 80246f4:	89a3      	ldrh	r3, [r4, #12]
 80246f6:	07db      	lsls	r3, r3, #31
 80246f8:	d5e1      	bpl.n	80246be <__swbuf_r+0x2e>
 80246fa:	2e0a      	cmp	r6, #10
 80246fc:	d1df      	bne.n	80246be <__swbuf_r+0x2e>
 80246fe:	4621      	mov	r1, r4
 8024700:	4628      	mov	r0, r5
 8024702:	f7ff f97f 	bl	8023a04 <_fflush_r>
 8024706:	2800      	cmp	r0, #0
 8024708:	d0d9      	beq.n	80246be <__swbuf_r+0x2e>
 802470a:	e7d6      	b.n	80246ba <__swbuf_r+0x2a>

0802470c <__swsetup_r>:
 802470c:	b538      	push	{r3, r4, r5, lr}
 802470e:	4b29      	ldr	r3, [pc, #164]	@ (80247b4 <__swsetup_r+0xa8>)
 8024710:	4605      	mov	r5, r0
 8024712:	6818      	ldr	r0, [r3, #0]
 8024714:	460c      	mov	r4, r1
 8024716:	b118      	cbz	r0, 8024720 <__swsetup_r+0x14>
 8024718:	6a03      	ldr	r3, [r0, #32]
 802471a:	b90b      	cbnz	r3, 8024720 <__swsetup_r+0x14>
 802471c:	f7fe f978 	bl	8022a10 <__sinit>
 8024720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8024724:	0719      	lsls	r1, r3, #28
 8024726:	d422      	bmi.n	802476e <__swsetup_r+0x62>
 8024728:	06da      	lsls	r2, r3, #27
 802472a:	d407      	bmi.n	802473c <__swsetup_r+0x30>
 802472c:	2209      	movs	r2, #9
 802472e:	602a      	str	r2, [r5, #0]
 8024730:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8024734:	81a3      	strh	r3, [r4, #12]
 8024736:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 802473a:	e033      	b.n	80247a4 <__swsetup_r+0x98>
 802473c:	0758      	lsls	r0, r3, #29
 802473e:	d512      	bpl.n	8024766 <__swsetup_r+0x5a>
 8024740:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8024742:	b141      	cbz	r1, 8024756 <__swsetup_r+0x4a>
 8024744:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8024748:	4299      	cmp	r1, r3
 802474a:	d002      	beq.n	8024752 <__swsetup_r+0x46>
 802474c:	4628      	mov	r0, r5
 802474e:	f7ff fddb 	bl	8024308 <_free_r>
 8024752:	2300      	movs	r3, #0
 8024754:	6363      	str	r3, [r4, #52]	@ 0x34
 8024756:	89a3      	ldrh	r3, [r4, #12]
 8024758:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 802475c:	81a3      	strh	r3, [r4, #12]
 802475e:	2300      	movs	r3, #0
 8024760:	6063      	str	r3, [r4, #4]
 8024762:	6923      	ldr	r3, [r4, #16]
 8024764:	6023      	str	r3, [r4, #0]
 8024766:	89a3      	ldrh	r3, [r4, #12]
 8024768:	f043 0308 	orr.w	r3, r3, #8
 802476c:	81a3      	strh	r3, [r4, #12]
 802476e:	6923      	ldr	r3, [r4, #16]
 8024770:	b94b      	cbnz	r3, 8024786 <__swsetup_r+0x7a>
 8024772:	89a3      	ldrh	r3, [r4, #12]
 8024774:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8024778:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 802477c:	d003      	beq.n	8024786 <__swsetup_r+0x7a>
 802477e:	4621      	mov	r1, r4
 8024780:	4628      	mov	r0, r5
 8024782:	f000 f83f 	bl	8024804 <__smakebuf_r>
 8024786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802478a:	f013 0201 	ands.w	r2, r3, #1
 802478e:	d00a      	beq.n	80247a6 <__swsetup_r+0x9a>
 8024790:	2200      	movs	r2, #0
 8024792:	60a2      	str	r2, [r4, #8]
 8024794:	6962      	ldr	r2, [r4, #20]
 8024796:	4252      	negs	r2, r2
 8024798:	61a2      	str	r2, [r4, #24]
 802479a:	6922      	ldr	r2, [r4, #16]
 802479c:	b942      	cbnz	r2, 80247b0 <__swsetup_r+0xa4>
 802479e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80247a2:	d1c5      	bne.n	8024730 <__swsetup_r+0x24>
 80247a4:	bd38      	pop	{r3, r4, r5, pc}
 80247a6:	0799      	lsls	r1, r3, #30
 80247a8:	bf58      	it	pl
 80247aa:	6962      	ldrpl	r2, [r4, #20]
 80247ac:	60a2      	str	r2, [r4, #8]
 80247ae:	e7f4      	b.n	802479a <__swsetup_r+0x8e>
 80247b0:	2000      	movs	r0, #0
 80247b2:	e7f7      	b.n	80247a4 <__swsetup_r+0x98>
 80247b4:	20000018 	.word	0x20000018

080247b8 <__swhatbuf_r>:
 80247b8:	b570      	push	{r4, r5, r6, lr}
 80247ba:	460c      	mov	r4, r1
 80247bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80247c0:	2900      	cmp	r1, #0
 80247c2:	b096      	sub	sp, #88	@ 0x58
 80247c4:	4615      	mov	r5, r2
 80247c6:	461e      	mov	r6, r3
 80247c8:	da0d      	bge.n	80247e6 <__swhatbuf_r+0x2e>
 80247ca:	89a3      	ldrh	r3, [r4, #12]
 80247cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80247d0:	f04f 0100 	mov.w	r1, #0
 80247d4:	bf14      	ite	ne
 80247d6:	2340      	movne	r3, #64	@ 0x40
 80247d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80247dc:	2000      	movs	r0, #0
 80247de:	6031      	str	r1, [r6, #0]
 80247e0:	602b      	str	r3, [r5, #0]
 80247e2:	b016      	add	sp, #88	@ 0x58
 80247e4:	bd70      	pop	{r4, r5, r6, pc}
 80247e6:	466a      	mov	r2, sp
 80247e8:	f000 f848 	bl	802487c <_fstat_r>
 80247ec:	2800      	cmp	r0, #0
 80247ee:	dbec      	blt.n	80247ca <__swhatbuf_r+0x12>
 80247f0:	9901      	ldr	r1, [sp, #4]
 80247f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80247f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80247fa:	4259      	negs	r1, r3
 80247fc:	4159      	adcs	r1, r3
 80247fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8024802:	e7eb      	b.n	80247dc <__swhatbuf_r+0x24>

08024804 <__smakebuf_r>:
 8024804:	898b      	ldrh	r3, [r1, #12]
 8024806:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024808:	079d      	lsls	r5, r3, #30
 802480a:	4606      	mov	r6, r0
 802480c:	460c      	mov	r4, r1
 802480e:	d507      	bpl.n	8024820 <__smakebuf_r+0x1c>
 8024810:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8024814:	6023      	str	r3, [r4, #0]
 8024816:	6123      	str	r3, [r4, #16]
 8024818:	2301      	movs	r3, #1
 802481a:	6163      	str	r3, [r4, #20]
 802481c:	b003      	add	sp, #12
 802481e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024820:	ab01      	add	r3, sp, #4
 8024822:	466a      	mov	r2, sp
 8024824:	f7ff ffc8 	bl	80247b8 <__swhatbuf_r>
 8024828:	9f00      	ldr	r7, [sp, #0]
 802482a:	4605      	mov	r5, r0
 802482c:	4639      	mov	r1, r7
 802482e:	4630      	mov	r0, r6
 8024830:	f7fe ffe4 	bl	80237fc <_malloc_r>
 8024834:	b948      	cbnz	r0, 802484a <__smakebuf_r+0x46>
 8024836:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 802483a:	059a      	lsls	r2, r3, #22
 802483c:	d4ee      	bmi.n	802481c <__smakebuf_r+0x18>
 802483e:	f023 0303 	bic.w	r3, r3, #3
 8024842:	f043 0302 	orr.w	r3, r3, #2
 8024846:	81a3      	strh	r3, [r4, #12]
 8024848:	e7e2      	b.n	8024810 <__smakebuf_r+0xc>
 802484a:	89a3      	ldrh	r3, [r4, #12]
 802484c:	6020      	str	r0, [r4, #0]
 802484e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8024852:	81a3      	strh	r3, [r4, #12]
 8024854:	9b01      	ldr	r3, [sp, #4]
 8024856:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802485a:	b15b      	cbz	r3, 8024874 <__smakebuf_r+0x70>
 802485c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8024860:	4630      	mov	r0, r6
 8024862:	f000 f81d 	bl	80248a0 <_isatty_r>
 8024866:	b128      	cbz	r0, 8024874 <__smakebuf_r+0x70>
 8024868:	89a3      	ldrh	r3, [r4, #12]
 802486a:	f023 0303 	bic.w	r3, r3, #3
 802486e:	f043 0301 	orr.w	r3, r3, #1
 8024872:	81a3      	strh	r3, [r4, #12]
 8024874:	89a3      	ldrh	r3, [r4, #12]
 8024876:	431d      	orrs	r5, r3
 8024878:	81a5      	strh	r5, [r4, #12]
 802487a:	e7cf      	b.n	802481c <__smakebuf_r+0x18>

0802487c <_fstat_r>:
 802487c:	b538      	push	{r3, r4, r5, lr}
 802487e:	4d07      	ldr	r5, [pc, #28]	@ (802489c <_fstat_r+0x20>)
 8024880:	2300      	movs	r3, #0
 8024882:	4604      	mov	r4, r0
 8024884:	4608      	mov	r0, r1
 8024886:	4611      	mov	r1, r2
 8024888:	602b      	str	r3, [r5, #0]
 802488a:	f7fc fa84 	bl	8020d96 <_fstat>
 802488e:	1c43      	adds	r3, r0, #1
 8024890:	d102      	bne.n	8024898 <_fstat_r+0x1c>
 8024892:	682b      	ldr	r3, [r5, #0]
 8024894:	b103      	cbz	r3, 8024898 <_fstat_r+0x1c>
 8024896:	6023      	str	r3, [r4, #0]
 8024898:	bd38      	pop	{r3, r4, r5, pc}
 802489a:	bf00      	nop
 802489c:	20000340 	.word	0x20000340

080248a0 <_isatty_r>:
 80248a0:	b538      	push	{r3, r4, r5, lr}
 80248a2:	4d06      	ldr	r5, [pc, #24]	@ (80248bc <_isatty_r+0x1c>)
 80248a4:	2300      	movs	r3, #0
 80248a6:	4604      	mov	r4, r0
 80248a8:	4608      	mov	r0, r1
 80248aa:	602b      	str	r3, [r5, #0]
 80248ac:	f7fc fa83 	bl	8020db6 <_isatty>
 80248b0:	1c43      	adds	r3, r0, #1
 80248b2:	d102      	bne.n	80248ba <_isatty_r+0x1a>
 80248b4:	682b      	ldr	r3, [r5, #0]
 80248b6:	b103      	cbz	r3, 80248ba <_isatty_r+0x1a>
 80248b8:	6023      	str	r3, [r4, #0]
 80248ba:	bd38      	pop	{r3, r4, r5, pc}
 80248bc:	20000340 	.word	0x20000340

080248c0 <_raise_r>:
 80248c0:	291f      	cmp	r1, #31
 80248c2:	b538      	push	{r3, r4, r5, lr}
 80248c4:	4605      	mov	r5, r0
 80248c6:	460c      	mov	r4, r1
 80248c8:	d904      	bls.n	80248d4 <_raise_r+0x14>
 80248ca:	2316      	movs	r3, #22
 80248cc:	6003      	str	r3, [r0, #0]
 80248ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80248d2:	bd38      	pop	{r3, r4, r5, pc}
 80248d4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80248d6:	b112      	cbz	r2, 80248de <_raise_r+0x1e>
 80248d8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80248dc:	b94b      	cbnz	r3, 80248f2 <_raise_r+0x32>
 80248de:	4628      	mov	r0, r5
 80248e0:	f000 f830 	bl	8024944 <_getpid_r>
 80248e4:	4622      	mov	r2, r4
 80248e6:	4601      	mov	r1, r0
 80248e8:	4628      	mov	r0, r5
 80248ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80248ee:	f000 b817 	b.w	8024920 <_kill_r>
 80248f2:	2b01      	cmp	r3, #1
 80248f4:	d00a      	beq.n	802490c <_raise_r+0x4c>
 80248f6:	1c59      	adds	r1, r3, #1
 80248f8:	d103      	bne.n	8024902 <_raise_r+0x42>
 80248fa:	2316      	movs	r3, #22
 80248fc:	6003      	str	r3, [r0, #0]
 80248fe:	2001      	movs	r0, #1
 8024900:	e7e7      	b.n	80248d2 <_raise_r+0x12>
 8024902:	2100      	movs	r1, #0
 8024904:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8024908:	4620      	mov	r0, r4
 802490a:	4798      	blx	r3
 802490c:	2000      	movs	r0, #0
 802490e:	e7e0      	b.n	80248d2 <_raise_r+0x12>

08024910 <raise>:
 8024910:	4b02      	ldr	r3, [pc, #8]	@ (802491c <raise+0xc>)
 8024912:	4601      	mov	r1, r0
 8024914:	6818      	ldr	r0, [r3, #0]
 8024916:	f7ff bfd3 	b.w	80248c0 <_raise_r>
 802491a:	bf00      	nop
 802491c:	20000018 	.word	0x20000018

08024920 <_kill_r>:
 8024920:	b538      	push	{r3, r4, r5, lr}
 8024922:	4d07      	ldr	r5, [pc, #28]	@ (8024940 <_kill_r+0x20>)
 8024924:	2300      	movs	r3, #0
 8024926:	4604      	mov	r4, r0
 8024928:	4608      	mov	r0, r1
 802492a:	4611      	mov	r1, r2
 802492c:	602b      	str	r3, [r5, #0]
 802492e:	f7fc f9d2 	bl	8020cd6 <_kill>
 8024932:	1c43      	adds	r3, r0, #1
 8024934:	d102      	bne.n	802493c <_kill_r+0x1c>
 8024936:	682b      	ldr	r3, [r5, #0]
 8024938:	b103      	cbz	r3, 802493c <_kill_r+0x1c>
 802493a:	6023      	str	r3, [r4, #0]
 802493c:	bd38      	pop	{r3, r4, r5, pc}
 802493e:	bf00      	nop
 8024940:	20000340 	.word	0x20000340

08024944 <_getpid_r>:
 8024944:	f7fc b9bf 	b.w	8020cc6 <_getpid>

08024948 <_init>:
 8024948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802494a:	bf00      	nop
 802494c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802494e:	bc08      	pop	{r3}
 8024950:	469e      	mov	lr, r3
 8024952:	4770      	bx	lr

08024954 <_fini>:
 8024954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024956:	bf00      	nop
 8024958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802495a:	bc08      	pop	{r3}
 802495c:	469e      	mov	lr, r3
 802495e:	4770      	bx	lr
