

================================================================
== Vivado HLS Report for 'Stream2Mem_Batch'
================================================================
* Date:           Fri Dec 13 11:11:28 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sobel_1212
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+---------+---------+---------+---------+---------+
        |                        |              |      Latency      |      Interval     | Pipeline|
        |        Instance        |    Module    |   min   |   max   |   min   |   max   |   Type  |
        +------------------------+--------------+---------+---------+---------+---------+---------+
        |grp_Stream2Mem_fu_76    |Stream2Mem    |  4194312|  4194312|  4194312|  4194312|   none  |
        |grp_Stream2Mem_1_fu_86  |Stream2Mem_1  |   262152|   262152|   262152|   262152|   none  |
        +------------------------+--------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |          |  Latency  |     Iteration    |  Initiation Interval  | Trip |          |
        | Loop Name| min | max |      Latency     |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+------------------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?| 262154 ~ 4194314 |          -|          -|     ?|    no    |
        +----------+-----+-----+------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rep = alloca i32"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str32, i32 0, i32 0, [1 x i8]* @p_str33, [1 x i8]* @p_str34, [1 x i8]* @p_str35, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str36, [1 x i8]* @p_str37)"
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%out_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %out_V_offset)"   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 256, [10 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 12 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br label %.backedge.i" [sobel_1212/dma.h:55]

 <State 2> : 4.37ns
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%rep_load = load i32* %rep" [sobel_1212/dma.h:60]
ST_2 : Operation 15 [1/1] (2.47ns)   --->   "%tmp_i = icmp eq i32 %rep_load, 1" [sobel_1212/dma.h:55]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.exit, label %0" [sobel_1212/dma.h:55]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %rep_load to i4" [sobel_1212/dma.h:56]
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%tmp_i_89 = icmp eq i4 %tmp, 1" [sobel_1212/dma.h:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_48 = shl i32 %rep_load, 18" [sobel_1212/dma.h:59]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_i_89, label %1, label %2" [sobel_1212/dma.h:57]
ST_2 : Operation 21 [2/2] (2.55ns)   --->   "call fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:63]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%rep_2 = add i32 %rep_load, 1" [sobel_1212/dma.h:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.81ns)   --->   "store i32 %rep_2, i32* %rep" [sobel_1212/dma.h:64]
ST_2 : Operation 24 [2/2] (2.55ns)   --->   "call fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%rep_1 = add i32 %rep_load, 16" [sobel_1212/dma.h:60]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "store i32 %rep_1, i32* %rep" [sobel_1212/dma.h:60]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 0.00ns
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem.1(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:63]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge"
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @Stream2Mem(i32* %in_V_V, i32* %out_V, i30 %out_V_offset1_i, i32 %tmp_48)" [sobel_1212/dma.h:59]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.backedge.i.backedge" [sobel_1212/dma.h:61]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.backedge.i"


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep               (alloca       ) [ 0111]
StgValue_5        (specinterface) [ 0000]
StgValue_6        (specinterface) [ 0000]
StgValue_7        (specinterface) [ 0000]
out_V_offset_read (read         ) [ 0000]
out_V_offset1_i   (partselect   ) [ 0011]
StgValue_10       (specinterface) [ 0000]
StgValue_11       (specinterface) [ 0000]
StgValue_12       (store        ) [ 0000]
StgValue_13       (br           ) [ 0000]
rep_load          (load         ) [ 0000]
tmp_i             (icmp         ) [ 0011]
StgValue_16       (br           ) [ 0000]
tmp               (trunc        ) [ 0000]
tmp_i_89          (icmp         ) [ 0011]
tmp_48            (shl          ) [ 0001]
StgValue_20       (br           ) [ 0000]
rep_2             (add          ) [ 0000]
StgValue_23       (store        ) [ 0000]
rep_1             (add          ) [ 0000]
StgValue_26       (store        ) [ 0000]
StgValue_27       (ret          ) [ 0000]
StgValue_28       (call         ) [ 0000]
StgValue_29       (br           ) [ 0000]
StgValue_30       (call         ) [ 0000]
StgValue_31       (br           ) [ 0000]
StgValue_32       (br           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem.1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stream2Mem"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="rep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="out_V_offset_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_Stream2Mem_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="30" slack="1"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_Stream2Mem_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="0" index="3" bw="30" slack="1"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="out_V_offset1_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="30" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_V_offset1_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="StgValue_12_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_12/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="rep_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_load/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_i_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_i_89_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_89/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_48_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_48/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rep_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="StgValue_23_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="rep_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="6" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="StgValue_26_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="rep_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="168" class="1005" name="out_V_offset1_i_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="30" slack="1"/>
<pin id="170" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="out_V_offset1_i "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_i_89_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_89 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_48_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="52" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="64" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="70" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="111" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="2"/><net_sink comp="86" pin=4"/></net>

<net id="137"><net_src comp="130" pin="2"/><net_sink comp="76" pin=4"/></net>

<net id="142"><net_src comp="111" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="111" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="66" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="171"><net_src comp="96" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="180"><net_src comp="124" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="130" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="86" pin=4"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="76" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: Stream2Mem_Batch : in_V_V | {2 3 }
	Port: Stream2Mem_Batch : out_V_offset | {1 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2
		tmp_i : 1
		StgValue_16 : 2
		tmp : 1
		tmp_i_89 : 2
		tmp_48 : 1
		StgValue_20 : 3
		StgValue_21 : 1
		rep_2 : 1
		StgValue_23 : 2
		StgValue_24 : 1
		rep_1 : 1
		StgValue_26 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |     grp_Stream2Mem_fu_76     |  1.769  |   111   |    87   |
|          |    grp_Stream2Mem_1_fu_86    |  1.769  |   103   |    83   |
|----------|------------------------------|---------|---------|---------|
|    add   |         rep_2_fu_138         |    0    |    0    |    39   |
|          |         rep_1_fu_149         |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |         tmp_i_fu_114         |    0    |    0    |    18   |
|          |        tmp_i_89_fu_124       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|   read   | out_V_offset_read_read_fu_70 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|     out_V_offset1_i_fu_96    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_120          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_48_fu_130        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  3.538  |   214   |   275   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|out_V_offset1_i_reg_168|   30   |
|      rep_reg_160      |   32   |
|     tmp_48_reg_181    |   32   |
|    tmp_i_89_reg_177   |    1   |
+-----------------------+--------+
|         Total         |   95   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|  grp_Stream2Mem_fu_76  |  p4  |   2  |  32  |   64   ||    9    |
| grp_Stream2Mem_1_fu_86 |  p4  |   2  |  32  |   64   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   128  ||  3.538  ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   214  |   275  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   309  |   293  |
+-----------+--------+--------+--------+
