#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 20:09:54 2022
# Process ID: 3600
# Current directory: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15936 C:\Users\expecto\Desktop\Lab\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
convert_ips [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -sync -lib_map_path [list {modelsim=C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.cache/compile_simlib/modelsim} {questa=C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.cache/compile_simlib/questa} {riviera=C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.cache/compile_simlib/riviera} {activehdl=C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.cache/compile_simlib/activehdl}] -force -quiet
set_property coreContainer.enable 1 [current_project]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/register_file_tp.v]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_file.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/fifo.v]
update_compile_order -fileset sources_1
launch_simulation
source fifo_tb.tcl
update_compile_order -fileset sources_1
run 10 us
run 10 us
run 10 us
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/fifo_tb.v]
close_sim
launch_simulation
source fifo_tb.tcl
update_compile_order -fileset sim_1
run 10 us
run 10 us
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/ram_8.v]
update_compile_order -fileset sources_1
launch_simulation
close_sim
launch_simulation
source register_file_tp.tcl
run 1 us
close_sim
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0.xci]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_file.v]
set_property is_enabled false [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/register_file_tp.v]
set_property is_enabled true [get_files  C:/Users/expecto/Desktop/Lab/COD_Lab/Lab2/Lab2.srcs/sim_1/new/IP_tp.v]
launch_simulation
source IP_tp.tcl
close_sim
launch_simulation
source IP_tp.tcl
