// Seed: 2572281443
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  reg id_2, id_3;
  reg id_4 = id_3;
  assign id_4 = 1;
  always begin : LABEL_0
    id_1 <= 1;
    id_2 <= 1;
  end
  reg id_5;
  always begin : LABEL_0
    assume ((id_1 <-> id_2));
    id_5 <= id_1 & 1;
  end
  wire id_6;
  assign id_2 = 1;
  logic [7:0] id_7;
  wire id_8;
  always id_4 <= 1 - 1'b0;
  assign id_7[1] = $display;
  wire id_9;
  always begin : LABEL_0
    disable id_10;
  end
  assign id_2 = (1'd0);
  wire id_11;
  wire id_12 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_0 modCall_1 ();
endmodule
