// Seed: 371384194
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output tri1 id_4,
    output uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input wire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6
);
  assign id_3 = id_5;
  module_0(
      id_0, id_5, id_3, id_2, id_3, id_3, id_5, id_0, id_2
  );
endmodule
