/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 128 224 328 240)
	(text "INPUT" (rect 157 0 185 10)(font "Arial" (font_size 6)))
	(text "INTRUCTION[21..0]" (rect 5 0 106 12)(font "Arial" ))
	(pt 200 8)
	(drawing
		(line (pt 116 12)(pt 141 12))
		(line (pt 116 4)(pt 141 4))
		(line (pt 145 8)(pt 200 8))
		(line (pt 116 12)(pt 116 4))
		(line (pt 141 4)(pt 145 8))
		(line (pt 141 12)(pt 145 8))
	)
	(text "VCC" (rect 160 7 180 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 160 240 328 256)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLK" (rect 5 0 27 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(symbol
	(rect 480 200 640 296)
	(text "MIR_ROM" (rect 5 0 62 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "addr[6..0]" (rect 0 0 59 19)(font "Intel Clear" (font_size 8)))
		(text "addr[6..0]" (rect 21 27 80 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 43 37 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "en" (rect 0 0 14 19)(font "Intel Clear" (font_size 8)))
		(text "en" (rect 21 59 35 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 160 32)
		(output)
		(text "q[32..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "q[32..0]" (rect 92 27 139 46)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(connector
	(text "INSTRUCTION[21..15]" (rect 376 216 477 233)(font "Intel Clear" ))
	(pt 480 232)
	(pt 376 232)
	(bus)
)
(connector
	(pt 328 248)
	(pt 480 248)
)
