#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov 21 17:18:21 2024
# Process ID: 19044
# Current directory: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22344 D:\Programmieren\Projekte\FPGA_CPU\SixteenShadesOfCpu\vivado\VGA_Controller\VGA_Controller.xpr
# Log file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/vivado.log
# Journal file: D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller\vivado.jou
# Running On        :DESKTOP-7KK7962
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :AMD Ryzen 7 3700X 8-Core Processor             
# CPU Frequency     :3600 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34276 MB
# Swap memory       :5100 MB
# Total Virtual     :39376 MB
# Available Virtual :26093 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
create_bd_design "TestBlockDesign"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference VGA_Controller VGA_Controller_0
set_property location {1 152 -1} [get_bd_cells VGA_Controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {2.5 789 152} [get_bd_cells blk_mem_gen_0]
set_property -dict [list \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {32768} \
  CONFIG.Write_Width_A {12} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins VGA_Controller_0/VRAM_Addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins VGA_Controller_0/VRAM_Clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_pins VGA_Controller_0/VRAM_Data] [get_bd_pins blk_mem_gen_0/douta]
startgroup
set_property CONFIG.Enable_A {Always_Enabled} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 InstrExec_CLK
connect_bd_net [get_bd_pins /VGA_Controller_0/InstrExec_CLK] [get_bd_ports InstrExec_CLK]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 r
connect_bd_net [get_bd_pins /VGA_Controller_0/r] [get_bd_ports r]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 g
connect_bd_net [get_bd_pins /VGA_Controller_0/g] [get_bd_ports g]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 b
connect_bd_net [get_bd_pins /VGA_Controller_0/b] [get_bd_ports b]
endgroup
startgroup
create_bd_port -dir O ioe
connect_bd_net [get_bd_pins /VGA_Controller_0/ioe] [get_bd_ports ioe]
endgroup
startgroup
create_bd_port -dir O h_sync
connect_bd_net [get_bd_pins /VGA_Controller_0/h_sync] [get_bd_ports h_sync]
endgroup
startgroup
create_bd_port -dir O v_sync
connect_bd_net [get_bd_pins /VGA_Controller_0/v_sync] [get_bd_ports v_sync]
endgroup
make_wrapper -files [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -top
add_files -norecurse d:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TestBlockDesign_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
update_module_reference TestBlockDesign_VGA_Controller_0_0
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
file mkdir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/constrs_1
file mkdir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/constrs_1/new
close [ open D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/constrs_1/new/main.xdc w ]
add_files -fileset constrs_1 D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/constrs_1/new/main.xdc
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
report_ip_status -name ip_status 
update_module_reference [get_ips  TestBlockDesign_VGA_Controller_0_0]
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
launch_runs TestBlockDesign_VGA_Controller_0_0_synth_1 -jobs 16
wait_on_run TestBlockDesign_VGA_Controller_0_0_synth_1
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
set_property -name {STEPS.OPT_DESIGN.ARGS.MORE OPTIONS} -value {-muxf_remap -carry_remap -dsp_register_opt -aggressive_remap -resynth_remap -resynth_seq_area} -objects [get_runs impl_1]
set_property -name {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} -value -ultrathreads -objects [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
set_property strategy Performance_NetDelay_low [get_runs impl_1]
set_property -name {STEPS.OPT_DESIGN.ARGS.MORE OPTIONS} -value {-muxf_remap -carry_remap -dsp_register_opt -aggressive_remap -resynth_remap -resynth_seq_area} -objects [get_runs impl_1]
set_property -name {STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS} -value -ultrathreads -objects [get_runs impl_1]
set_property report_strategy {UltraFast Design Methodology Reports} [get_runs impl_1]
set_property strategy Flow_PerfThresholdCarry [get_runs synth_1]
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
reset_run impl_1
set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE Default [get_runs impl_1]
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
report_ip_status -name ip_status 
update_module_reference [get_ips  TestBlockDesign_VGA_Controller_0_0]
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
launch_runs TestBlockDesign_VGA_Controller_0_0_synth_1 -jobs 16
wait_on_run TestBlockDesign_VGA_Controller_0_0_synth_1
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
report_ip_status -name ip_status 
update_module_reference [get_ips  TestBlockDesign_VGA_Controller_0_0]
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
launch_runs TestBlockDesign_VGA_Controller_0_0_synth_1 -jobs 16
wait_on_run TestBlockDesign_VGA_Controller_0_0_synth_1
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
startgroup
set_property CONFIG.Algorithm {Fixed_Primitives} [get_bd_cells blk_mem_gen_0]
endgroup
reset_run TestBlockDesign_blk_mem_gen_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
refresh_design
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
startgroup
set_property -dict [list \
  CONFIG.Fill_Remaining_Memory_Locations {true} \
  CONFIG.Remaining_Memory_Locations {f80} \
] [get_bd_cells blk_mem_gen_0]
endgroup
reset_run TestBlockDesign_blk_mem_gen_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
startgroup
set_property -dict [list \
  CONFIG.Coe_File {D:/Programmieren/Projekte/FPGA_CPU/test/SixteenShadesOfCpu/architektur/TestProgramme/cyberpunk_compiled.coe} \
  CONFIG.Load_Init_File {true} \
] [get_bd_cells blk_mem_gen_0]
endgroup
reset_run TestBlockDesign_blk_mem_gen_0_0_synth_1
reset_run synth_1
save_bd_design
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
update_module_reference TestBlockDesign_VGA_Controller_0_0
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd}
startgroup
set_property CONFIG.Register_PortA_Output_of_Memory_Primitives {true} [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
report_ip_status -name ip_status 
update_module_reference [get_ips  TestBlockDesign_VGA_Controller_0_0]
generate_target all [get_files  D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
catch { config_ip_cache -export [get_ips -all TestBlockDesign_blk_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd]
launch_runs TestBlockDesign_VGA_Controller_0_0_synth_1 TestBlockDesign_blk_mem_gen_0_0_synth_1 -jobs 16
wait_on_run TestBlockDesign_VGA_Controller_0_0_synth_1
wait_on_run TestBlockDesign_blk_mem_gen_0_0_synth_1
export_simulation -of_objects [get_files D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.srcs/sources_1/bd/TestBlockDesign/TestBlockDesign.bd] -directory D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/sim_scripts -ip_user_files_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files -ipstatic_source_dir D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/modelsim} {questa=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/questa} {riviera=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/riviera} {activehdl=D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Programmieren/Projekte/FPGA_CPU/SixteenShadesOfCpu/vivado/VGA_Controller/VGA_Controller.runs/impl_1/TestBlockDesign_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
