// Seed: 243127262
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2;
  logic id_3;
  logic id_4;
  assign id_4 = 1;
  assign id_3 = 1'b0 ? id_2 : id_3;
  type_8(
      id_1, 1
  );
endmodule
