#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 31 01:56:24 2023
# Process ID: 20492
# Current directory: C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1
# Command line: vivado.exe -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main.vdi
# Journal file: C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: link_design -top main -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 270 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L8N_T1_AD14N_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L7N_T1_AD6N_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L1N_T0_AD4N_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L8P_T1_AD14P_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:4]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L1P_T0_AD4P_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L3N_T0_DQS_AD5N_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L2N_T0_AD12N_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L3P_T0_DQS_AD5P_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L2P_T0_AD12P_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L4N_T0_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L6N_T0_VREF_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L4P_T0_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L4P_T0_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L3N_T0_DQS_AD1N_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L12P_T1_MRCC_35"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L9P_T1_DQS_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L24N_T3_A00_D16_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_25_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:26]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_25_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L17P_T2_A26_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:28]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L13P_T2_MRCC_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:29]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L19P_T3_A10_D26_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:30]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L4P_T0_D04_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:31]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L23P_T3_FOE_B_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:35]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L23N_T3_FWE_B_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:36]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L24P_T3_A01_D17_14"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:37]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "IO_L19P_T3_A22_15"
 [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc:38]
Finished Parsing XDC File [C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 664.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 668.254 ; gain = 341.105
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 674.832 ; gain = 6.578

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 115b7ed5f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1237.355 ; gain = 562.523

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 115b7ed5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109cd791f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 191a28384

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 191a28384

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1333.484 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1333.484 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1333.484 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.484 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.484 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e3e3a2e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1333.484 ; gain = 665.230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1333.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.484 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 03:00:19 . Memory (MB): peak = 1333.484 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.484 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b3991fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1333.484 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1333.484 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb45fa87

Time (s): cpu = 00:00:06 ; elapsed = 05:14:45 . Memory (MB): peak = 1338.449 ; gain = 4.965

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18fef8a30

Time (s): cpu = 00:00:07 ; elapsed = 05:14:50 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18fef8a30

Time (s): cpu = 00:00:07 ; elapsed = 05:14:50 . Memory (MB): peak = 1350.086 ; gain = 16.602
Phase 1 Placer Initialization | Checksum: 18fef8a30

Time (s): cpu = 00:00:07 ; elapsed = 05:14:50 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12999bd22

Time (s): cpu = 00:00:08 ; elapsed = 05:14:52 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1350.086 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 127b8d9ed

Time (s): cpu = 00:00:11 ; elapsed = 05:15:00 . Memory (MB): peak = 1350.086 ; gain = 16.602
Phase 2 Global Placement | Checksum: 1e1b350fb

Time (s): cpu = 00:00:12 ; elapsed = 05:15:00 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e1b350fb

Time (s): cpu = 00:00:12 ; elapsed = 05:15:00 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c132bfcc

Time (s): cpu = 00:00:12 ; elapsed = 05:15:01 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1173d0b42

Time (s): cpu = 00:00:12 ; elapsed = 05:15:01 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1523de7b4

Time (s): cpu = 00:00:12 ; elapsed = 05:15:01 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11ad8d8bb

Time (s): cpu = 00:00:13 ; elapsed = 05:15:02 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1612c7a5f

Time (s): cpu = 00:00:13 ; elapsed = 05:15:02 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18e2d1efd

Time (s): cpu = 00:00:13 ; elapsed = 05:15:02 . Memory (MB): peak = 1350.086 ; gain = 16.602
Phase 3 Detail Placement | Checksum: 18e2d1efd

Time (s): cpu = 00:00:13 ; elapsed = 05:15:02 . Memory (MB): peak = 1350.086 ; gain = 16.602

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22616b3ee

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 22616b3ee

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.968. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 153dfda19

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652
Phase 4.1 Post Commit Optimization | Checksum: 153dfda19

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 153dfda19

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 153dfda19

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1353.137 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1316a6b32

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1316a6b32

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652
Ending Placer Task | Checksum: 1262c2816

Time (s): cpu = 00:00:14 ; elapsed = 05:15:03 . Memory (MB): peak = 1353.137 ; gain = 19.652
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 05:15:05 . Memory (MB): peak = 1353.137 ; gain = 19.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1353.137 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1360.746 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1360.746 ; gain = 7.609
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1360.746 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1360.746 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c4964738 ConstDB: 0 ShapeSum: 6195e0de RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9c13f476

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1510.984 ; gain = 150.238
Post Restoration Checksum: NetGraph: 2d8c2585 NumContArr: 6e87cef1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9c13f476

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1543.199 ; gain = 182.453

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9c13f476

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1549.676 ; gain = 188.930

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9c13f476

Time (s): cpu = 00:01:03 ; elapsed = 00:00:58 . Memory (MB): peak = 1549.676 ; gain = 188.930
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f7fa5039

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1566.555 ; gain = 205.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.872  | TNS=0.000  | WHS=-0.020 | THS=-0.148 |

Phase 2 Router Initialization | Checksum: 2059ef385

Time (s): cpu = 00:01:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15be376f0

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.734  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d4df1846

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809
Phase 4 Rip-up And Reroute | Checksum: d4df1846

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: d4df1846

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d4df1846

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809
Phase 5 Delay and Skew Optimization | Checksum: d4df1846

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 174e6972d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.829  | TNS=0.000  | WHS=0.235  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 174e6972d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809
Phase 6 Post Hold Fix | Checksum: 174e6972d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.150716 %
  Global Horizontal Routing Utilization  = 0.169366 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 174e6972d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 174e6972d

Time (s): cpu = 00:01:05 ; elapsed = 00:01:00 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a27650e5

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.555 ; gain = 205.809

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.829  | TNS=0.000  | WHS=0.235  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a27650e5

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.555 ; gain = 205.809
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1566.555 ; gain = 205.809

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:03 . Memory (MB): peak = 1566.555 ; gain = 205.809
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1566.555 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1566.555 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1566.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Ral/Pictures/Ralu/1POLi/Semestrul 2/DSD/Projects/Flappy_Bird_VGA/Flappy_Bird_VGA.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 27 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 31 10:14:04 2023...
