xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,
uart_bmpg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg/uart_bmpg.v,
upg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg/upg.v,
uartbmpg.v,verilog,xil_defaultlib,../../../../CS214-Minisys-CPU.srcs/sources_1/ip/uartbmpg/sim/uartbmpg.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
