# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uart_transmitter_tb_func_impl.v" \
"../../../../../project_2.srcs/sim_2/new/uart_transmitter_tb.v" \

# Do not sort compile order
nosort
