Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 876fe7a0625f402eabf600aae8a6ee1e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_4_behav xil_defaultlib.Test_comp_4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.TEMPLATE_COMP_4
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.Test_comp_4
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_4_behav
