/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [79:0] _02_;
  wire [6:0] _03_;
  wire [3:0] _04_;
  wire [17:0] _05_;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_39z;
  wire [20:0] celloutsig_0_3z;
  wire [41:0] celloutsig_0_40z;
  wire [9:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_4z;
  wire [26:0] celloutsig_0_50z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [4:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_60z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_70z;
  wire [5:0] celloutsig_0_77z;
  wire [8:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_88z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [27:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [14:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_7z[7] ? celloutsig_0_29z : celloutsig_0_23z[14];
  assign celloutsig_0_34z = celloutsig_0_17z ? _00_ : celloutsig_0_21z;
  assign celloutsig_0_44z = celloutsig_0_14z[6] ? celloutsig_0_42z[7] : in_data[0];
  assign celloutsig_0_38z = ~((celloutsig_0_14z[6] | celloutsig_0_31z) & celloutsig_0_5z[3]);
  assign celloutsig_0_36z = celloutsig_0_12z | celloutsig_0_34z;
  assign celloutsig_0_43z = celloutsig_0_39z[10] | celloutsig_0_8z[2];
  assign celloutsig_0_18z = ~(celloutsig_0_17z ^ celloutsig_0_10z[4]);
  assign celloutsig_0_1z = ~(_01_ ^ in_data[77]);
  assign celloutsig_0_27z = celloutsig_0_3z[17:12] + in_data[60:55];
  reg [3:0] _15_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 4'h0;
    else _15_ <= in_data[3:0];
  assign { _01_, _04_[2:0] } = _15_;
  reg [9:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _16_ <= 10'h000;
    else _16_ <= in_data[25:16];
  assign _02_[9:0] = _16_;
  reg [17:0] _17_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _17_ <= 18'h00000;
    else _17_ <= { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_14z };
  assign { _05_[17:9], _03_[6:5], _00_, _03_[3:0], _05_[1:0] } = _17_;
  assign celloutsig_0_70z = { celloutsig_0_50z[7:3], celloutsig_0_47z } / { 1'h1, celloutsig_0_23z[10:3] };
  assign celloutsig_0_26z = celloutsig_0_23z[11:8] / { 1'h1, celloutsig_0_19z[8:6] };
  assign celloutsig_0_59z = celloutsig_0_23z[10:5] == celloutsig_0_10z[6:1];
  assign celloutsig_0_2z = { in_data[49:38], celloutsig_0_1z } == { in_data[23:16], celloutsig_0_1z, _01_, _04_[2:0] };
  assign celloutsig_0_35z = { in_data[28:27], celloutsig_0_2z } >= { celloutsig_0_5z[3:2], celloutsig_0_12z };
  assign celloutsig_0_37z = { _02_[4], celloutsig_0_17z, celloutsig_0_35z, celloutsig_0_26z } >= celloutsig_0_3z[14:8];
  assign celloutsig_0_45z = { in_data[83:76], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_8z } >= { in_data[35:18], celloutsig_0_37z };
  assign celloutsig_0_54z = { celloutsig_0_28z[2], celloutsig_0_15z, celloutsig_0_7z } >= { celloutsig_0_23z[11:4], celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_34z };
  assign celloutsig_0_95z = { celloutsig_0_39z[10:3], celloutsig_0_33z } >= { celloutsig_0_70z[8:1], celloutsig_0_43z };
  assign celloutsig_1_13z = { celloutsig_1_3z[4:1], celloutsig_1_2z } >= { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_15z = { celloutsig_1_5z[14:3], celloutsig_1_9z, celloutsig_1_11z } >= { celloutsig_1_12z[7], celloutsig_1_5z };
  assign celloutsig_0_20z = { celloutsig_0_10z[2:1], celloutsig_0_17z } >= celloutsig_0_8z[4:2];
  assign celloutsig_0_94z = { celloutsig_0_88z[1:0], celloutsig_0_77z, celloutsig_0_20z } > { celloutsig_0_60z[2:1], celloutsig_0_57z, celloutsig_0_4z };
  assign celloutsig_0_9z = { _01_, _04_[2:0] } > celloutsig_0_7z[5:2];
  assign celloutsig_0_21z = ! { in_data[80:74], _01_, _04_[2:0], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_18z };
  assign celloutsig_0_4z = { celloutsig_0_3z[7:6], celloutsig_0_2z } % { 1'h1, _04_[1:0] };
  assign celloutsig_0_48z = { celloutsig_0_7z[5:4], celloutsig_0_17z, celloutsig_0_47z } % { 1'h1, celloutsig_0_7z[4:3], celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_17z, celloutsig_0_45z };
  assign celloutsig_0_8z = { celloutsig_0_3z[12:9], celloutsig_0_6z, _01_, _04_[2:0] } % { 1'h1, celloutsig_0_7z[4:2], celloutsig_0_5z };
  assign celloutsig_1_6z = in_data[112:109] % { 1'h1, celloutsig_1_5z[7:5] };
  assign celloutsig_0_40z = { celloutsig_0_27z[3:1], celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_37z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_13z } * { _05_[17:9], _03_[6:5], _00_, _03_[3:0], _05_[1:0], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_3z[20:5], celloutsig_0_18z } * { celloutsig_0_14z[6:1], celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_25z = { _05_[17:9], _03_[6:5], _00_, _03_[3:1], celloutsig_0_9z, celloutsig_0_9z } * { celloutsig_0_4z[2:1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_5z[4:1], celloutsig_0_14z } != { in_data[21:19], celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_1_2z = celloutsig_1_0z[15:10] !== in_data[112:107];
  assign celloutsig_0_13z = in_data[49:47] !== { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_29z = { celloutsig_0_23z[15:11], celloutsig_0_8z } !== { celloutsig_0_19z[8:0], celloutsig_0_24z, celloutsig_0_15z };
  assign celloutsig_0_12z = | celloutsig_0_3z[12:4];
  assign celloutsig_0_31z = celloutsig_0_14z[6] & celloutsig_0_1z;
  assign celloutsig_1_4z = ~^ celloutsig_1_0z[14:12];
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_9z = ~^ { celloutsig_1_3z[9:8], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_5z[0], celloutsig_1_7z, celloutsig_1_13z };
  assign celloutsig_0_11z = ^ in_data[38:19];
  assign celloutsig_0_24z = { _02_[5:3], celloutsig_0_1z } >> celloutsig_0_5z[3:0];
  assign celloutsig_0_77z = celloutsig_0_8z[6:1] >> { _02_[6:5], celloutsig_0_61z };
  assign celloutsig_0_88z = in_data[23:21] >> { celloutsig_0_47z[3:2], celloutsig_0_15z };
  assign celloutsig_0_5z = { celloutsig_0_1z, _01_, _04_[2:0] } <<< { _04_[2:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = celloutsig_0_3z[11:3] <<< { celloutsig_0_3z[7:1], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_42z = { _05_[11:9], _03_[6:5], _00_, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_29z } >>> { celloutsig_0_40z[26:18], celloutsig_0_38z };
  assign celloutsig_0_56z = celloutsig_0_5z[2:0] >>> celloutsig_0_3z[12:10];
  assign celloutsig_0_57z = { _01_, _04_[2:1], celloutsig_0_54z } >>> { celloutsig_0_40z[4:2], celloutsig_0_15z };
  assign celloutsig_0_60z = { _05_[15:9], _03_[6:5], _00_, _03_[3:0] } >>> { _01_, _04_[2], celloutsig_0_56z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_48z };
  assign celloutsig_1_3z = { in_data[185:160], celloutsig_1_1z, celloutsig_1_2z } >>> { in_data[187:161], celloutsig_1_2z };
  assign celloutsig_1_11z = in_data[160:158] >>> celloutsig_1_8z[14:12];
  assign celloutsig_1_12z = celloutsig_1_3z[19:11] >>> { celloutsig_1_5z[7:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_0z[15:5] >>> { celloutsig_1_8z[14:9], celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_1z } >>> { celloutsig_0_14z, celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_24z[2:0], celloutsig_0_15z, celloutsig_0_5z } >>> _05_[17:9];
  assign celloutsig_0_47z = { celloutsig_0_8z[3:1], celloutsig_0_44z } - celloutsig_0_19z[5:2];
  assign celloutsig_0_61z = { celloutsig_0_14z[7:5], celloutsig_0_59z } - { celloutsig_0_25z[15:14], celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z } - { celloutsig_1_0z[17:0], celloutsig_1_1z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z } - { celloutsig_0_3z[11:10], celloutsig_0_5z };
  assign celloutsig_0_3z = { in_data[44:25], celloutsig_0_2z } ^ in_data[86:66];
  assign celloutsig_0_39z = { celloutsig_0_8z[6:2], celloutsig_0_33z, celloutsig_0_28z, celloutsig_0_11z } ^ { celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_34z, celloutsig_0_18z, _02_[9:0] };
  assign celloutsig_0_50z = { celloutsig_0_3z[14:2], _02_[9:0], _01_, _04_[2:0] } ^ { celloutsig_0_3z[17:0], celloutsig_0_44z, celloutsig_0_10z, celloutsig_0_43z };
  assign celloutsig_1_0z = in_data[145:127] ^ in_data[124:106];
  assign celloutsig_0_14z = { celloutsig_0_10z[6:3], celloutsig_0_12z, _01_, _04_[2:0] } ^ in_data[17:9];
  assign celloutsig_0_6z = ~((celloutsig_0_4z[0] & celloutsig_0_1z) | celloutsig_0_4z[2]);
  assign celloutsig_0_17z = ~((celloutsig_0_12z & celloutsig_0_11z) | celloutsig_0_10z[4]);
  always_latch
    if (clkin_data[32]) celloutsig_1_5z = 15'h0000;
    else if (clkin_data[96]) celloutsig_1_5z = { celloutsig_1_3z[23:10], celloutsig_1_1z };
  assign celloutsig_1_1z = ~((in_data[99] & in_data[121]) | (in_data[162] & in_data[162]));
  assign _02_[79:10] = { celloutsig_0_24z[2:0], celloutsig_0_38z, celloutsig_0_42z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_48z };
  assign _03_[4] = _00_;
  assign _04_[3] = _01_;
  assign _05_[8:2] = { _03_[6:5], _00_, _03_[3:0] };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_94z, celloutsig_0_95z };
endmodule
