verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/46e1/hdl/verilog/apdp_CRTL_BUS_s_axi.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/46e1/hdl/verilog/apdp_fpext_32ns_6bkb.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/46e1/hdl/verilog/apdp.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_apdp_0_bram_0/sim/design_1_apdp_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_apdp_0_bram_0_0/sim/design_1_apdp_0_bram_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
