timestamp 1619446463
version 8.0
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
use inverter inverter_0 1 0 136 0 1 34
node "a_117_8#" 10 0 117 8 ndif 24 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_109_8#" 10 0 109 8 ndif 24 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_101_8#" 10 0 101 8 ndif 24 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_93_8#" 10 0 93 8 ndif 24 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "gnd" 10 208.08 86 8 ndc 20 18 0 0 0 0 0 0 0 0 0 0 0 0 256 136 0 0 0 0 0 0 0 0 0 0
node "a_93_44#" 88 139.263 93 44 pdif 20 18 136 82 0 0 0 0 0 0 0 0 0 0 415 230 0 0 0 0 0 0 0 0 0 0
node "vdd" 79 134.89 86 44 pdc 0 0 136 82 0 0 0 0 0 0 0 0 0 0 392 204 0 0 0 0 0 0 0 0 0 0
node "E" 239 257.694 123 5 p 0 0 0 0 0 0 0 0 0 0 140 136 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "D" 223 260.994 115 5 p 0 0 0 0 0 0 0 0 0 0 132 128 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "C" 208 241.914 105 28 pc 0 0 0 0 0 0 0 0 0 0 124 120 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "B" 216 257.694 94 30 pc 0 0 0 0 0 0 0 0 0 0 128 124 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "A" 223 246.074 83 33 pc 0 0 0 0 0 0 0 0 0 0 132 128 0 0 16 16 0 0 0 0 0 0 0 0 0 0
node "w_80_38#" 2601 1124.93 80 38 nw 0 0 0 0 1120 152 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_80_38#" "a_93_44#" 99.2373
cap "w_80_38#" "vdd" 122.945
cap "A" "B" 110.352
cap "a_93_44#" "gnd" 92.7855
cap "B" "C" 94.1209
cap "A" "vdd" 5.89114
cap "C" "D" 148.356
cap "w_80_38#" "A" 88.01
cap "B" "a_93_44#" 143.616
cap "w_80_38#" "B" 64.77
cap "C" "a_93_44#" 134.735
cap "D" "E" 95.478
cap "w_80_38#" "C" 68.93
cap "D" "a_93_44#" 159.908
cap "w_80_38#" "D" 73.09
cap "E" "a_93_44#" 265.238
cap "w_80_38#" "E" 99.63
cap "vdd" "a_93_44#" 604.824
fet nfet 123 8 124 9 8 12 "Gnd!" "E" 4 0 "a_117_8#" 4 0 "a_93_44#" 4 0
fet nfet 115 8 116 9 8 12 "Gnd!" "D" 4 0 "a_109_8#" 4 0 "a_117_8#" 4 0
fet nfet 107 8 108 9 8 12 "Gnd!" "C" 4 0 "a_101_8#" 4 0 "a_109_8#" 4 0
fet nfet 99 8 100 9 8 12 "Gnd!" "B" 4 0 "a_93_8#" 4 0 "a_101_8#" 4 0
fet nfet 91 8 92 9 8 12 "Gnd!" "A" 4 0 "gnd" 4 0 "a_93_8#" 4 0
fet pfet 123 44 124 45 16 20 "w_80_38#" "E" 4 0 "vdd" 8 0 "a_93_44#" 8 0
fet pfet 115 44 116 45 16 20 "w_80_38#" "D" 4 0 "a_93_44#" 8 0 "vdd" 8 0
fet pfet 107 44 108 45 16 20 "w_80_38#" "C" 4 0 "vdd" 8 0 "a_93_44#" 8 0
fet pfet 99 44 100 45 16 20 "w_80_38#" "B" 4 0 "a_93_44#" 8 0 "vdd" 8 0
fet pfet 91 44 92 45 16 20 "w_80_38#" "A" 4 0 "vdd" 8 0 "a_93_44#" 8 0
merge "inverter_0/INP" "a_93_44#" -11.2836 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4 -10 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/gnd" "gnd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/w_0_0#" "w_80_38#" 0 0 0 0 0 0 -32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "inverter_0/vdd" "vdd" -8.016 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8 0 0 0 0 0 0 0 0 0 0
