Analysis & Synthesis report for hd6309_glue_top_1v3
Fri Jan 10 07:28:41 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |HD6309_glue_top|simpleSPI_M:SPI_MASTER|state
 10. Parameter Settings for User Entity Instance: baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component
 11. Parameter Settings for User Entity Instance: count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component
 12. Port Connectivity Checks: "count4:SPI_CLK_DIV"
 13. Port Connectivity Checks: "baudclock:BAUD_CLOCK|count3:counter"
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Jan 10 07:28:41 2020           ;
; Quartus II 64-Bit Version   ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name               ; hd6309_glue_top_1v3                             ;
; Top-level Entity Name       ; HD6309_glue_top                                 ;
; Family                      ; MAX7000S                                        ;
; Total macrocells            ; 86                                              ;
; Total pins                  ; 55                                              ;
+-----------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+----------------------------------------------------------------------------+-----------------+---------------------+
; Option                                                                     ; Setting         ; Default Value       ;
+----------------------------------------------------------------------------+-----------------+---------------------+
; Device                                                                     ; EPM7128SLC84-10 ;                     ;
; Top-level entity name                                                      ; HD6309_glue_top ; hd6309_glue_top_1v3 ;
; Family name                                                                ; MAX7000S        ; Cyclone IV GX       ;
; Use smart compilation                                                      ; Off             ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On                  ;
; Enable compact report table                                                ; Off             ; Off                 ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off                 ;
; Preserve fewer node names                                                  ; On              ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off                 ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto            ; Auto                ;
; Safe State Machine                                                         ; Off             ; Off                 ;
; Extract Verilog State Machines                                             ; On              ; On                  ;
; Extract VHDL State Machines                                                ; On              ; On                  ;
; Ignore Verilog initial constructs                                          ; Off             ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On                  ;
; Infer RAMs from Raw Logic                                                  ; On              ; On                  ;
; Parallel Synthesis                                                         ; On              ; On                  ;
; NOT Gate Push-Back                                                         ; On              ; On                  ;
; Power-Up Don't Care                                                        ; On              ; On                  ;
; Remove Duplicate Registers                                                 ; On              ; On                  ;
; Ignore CARRY Buffers                                                       ; Off             ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off                 ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto                ;
; Ignore SOFT Buffers                                                        ; Off             ; Off                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off                 ;
; Optimization Technique                                                     ; Speed           ; Speed               ;
; Allow XOR Gate Usage                                                       ; On              ; On                  ;
; Auto Logic Cell Insertion                                                  ; On              ; On                  ;
; Parallel Expander Chain Length                                             ; 4               ; 4                   ;
; Auto Parallel Expanders                                                    ; On              ; On                  ;
; Auto Open-Drain Pins                                                       ; On              ; On                  ;
; Auto Resource Sharing                                                      ; Off             ; Off                 ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On                  ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off                 ;
; Report Parameter Settings                                                  ; On              ; On                  ;
; Report Source Assignments                                                  ; On              ; On                  ;
; Report Connectivity Checks                                                 ; On              ; On                  ;
; HDL message level                                                          ; Level2          ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000            ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000            ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100                 ;
; Block Design Naming                                                        ; Auto            ; Auto                ;
; Synthesis Effort                                                           ; Auto            ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On                  ;
; Pre-Mapping Resynthesis Optimization                                       ; Off             ; Off                 ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto                ;
; Synthesis Seed                                                             ; 1               ; 1                   ;
+----------------------------------------------------------------------------+-----------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------+---------+
; simpleSPI_M.vhd                  ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/simpleSPI_M.vhd     ;         ;
; HD6309_glue_top.vhd              ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/HD6309_glue_top.vhd ;         ;
; cpuclock.vhd                     ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/cpuclock.vhd        ;         ;
; baudclock.vhd                    ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/baudclock.vhd       ;         ;
; SYSport.vhd                      ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/SYSport.vhd         ;         ;
; IOport.vhd                       ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/IOport.vhd          ;         ;
; decode.vhd                       ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/decode.vhd          ;         ;
; SDdata.vhd                       ; yes             ; User VHDL File              ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/SDdata.vhd          ;         ;
; count3.vhd                       ; yes             ; User Wizard-Generated File  ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/count3.vhd          ;         ;
; count4.vhd                       ; yes             ; User Wizard-Generated File  ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/count4.vhd          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                      ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; dffeea.inc                       ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                           ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                       ;         ;
+----------------------------------+-----------------+-----------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 86                   ;
; Total registers      ; 49                   ;
; I/O pins             ; 55                   ;
; Shareable expanders  ; 3                    ;
; Parallel expanders   ; 6                    ;
; Maximum fan-out node ; RESET                ;
; Maximum fan-out      ; 73                   ;
; Total fan-out        ; 948                  ;
; Average fan-out      ; 6.58                 ;
+----------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                      ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Macrocells ; Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; |HD6309_glue_top                             ; 86         ; 55   ; |HD6309_glue_top                                                                       ; work         ;
;    |IOport:IO_PORT|                          ; 7          ; 0    ; |HD6309_glue_top|IOport:IO_PORT                                                        ; work         ;
;    |SDdata:SD_PORT|                          ; 9          ; 0    ; |HD6309_glue_top|SDdata:SD_PORT                                                        ; work         ;
;    |baudclock:BAUD_CLOCK|                    ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK                                                  ; work         ;
;       |count3:counter|                       ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK|count3:counter                                   ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component ; work         ;
;    |count4:SPI_CLK_DIV|                      ; 4          ; 0    ; |HD6309_glue_top|count4:SPI_CLK_DIV                                                    ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 4          ; 0    ; |HD6309_glue_top|count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component                  ; work         ;
;    |cpuclock:CPU_CLOCK|                      ; 8          ; 0    ; |HD6309_glue_top|cpuclock:CPU_CLOCK                                                    ; work         ;
;    |decode:ADDR_DECODE|                      ; 9          ; 0    ; |HD6309_glue_top|decode:ADDR_DECODE                                                    ; work         ;
;    |simpleSPI_M:SPI_MASTER|                  ; 21         ; 0    ; |HD6309_glue_top|simpleSPI_M:SPI_MASTER                                                ; work         ;
;    |sysport:SYS_PORT|                        ; 5          ; 0    ; |HD6309_glue_top|sysport:SYS_PORT                                                      ; work         ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |HD6309_glue_top|baudclock:BAUD_CLOCK|count3:counter ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/count3.vhd ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |HD6309_glue_top|count4:SPI_CLK_DIV                  ; C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/count4.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-------------------------------------------------------------------------------+


Encoding Type:  Minimal Bits
+---------------------------------------------------------------------------------+
; State Machine - |HD6309_glue_top|simpleSPI_M:SPI_MASTER|state                   ;
+---------------------+-------------------+-------------------+-------------------+
; Name                ; state.state_bit_2 ; state.state_bit_1 ; state.state_bit_0 ;
+---------------------+-------------------+-------------------+-------------------+
; state.idle          ; 0                 ; 0                 ; 0                 ;
; state.loadData      ; 0                 ; 0                 ; 1                 ;
; state.delay1        ; 0                 ; 1                 ; 1                 ;
; state.delay2        ; 0                 ; 1                 ; 0                 ;
; state.txBit         ; 1                 ; 1                 ; 0                 ;
; state.CheckFinished ; 1                 ; 0                 ; 0                 ;
+---------------------+-------------------+-------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH              ; 3           ; Signed Integer                                                              ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                     ;
; LPM_MODULUS            ; 0           ; Untyped                                                                     ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                     ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                     ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                          ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                          ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                     ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                     ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                     ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                                     ;
+------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 4           ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; NOTHING     ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "count4:SPI_CLK_DIV"                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "baudclock:BAUD_CLOCK|count3:counter"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 10 07:28:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HD6309_glue_top -c hd6309_glue_top_1v3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file simplespi_m.vhd
    Info (12022): Found design unit 1: simpleSPI_M-a
    Info (12023): Found entity 1: simpleSPI_M
Info (12021): Found 2 design units, including 1 entities, in source file hd6309_glue_top.vhd
    Info (12022): Found design unit 1: HD6309_glue_top-behavioral
    Info (12023): Found entity 1: HD6309_glue_top
Info (12021): Found 2 design units, including 1 entities, in source file cpuclock.vhd
    Info (12022): Found design unit 1: cpuclock-behavior
    Info (12023): Found entity 1: cpuclock
Info (12021): Found 2 design units, including 1 entities, in source file baudclock.vhd
    Info (12022): Found design unit 1: baudclock-behavior
    Info (12023): Found entity 1: baudclock
Info (12021): Found 2 design units, including 1 entities, in source file sysport.vhd
    Info (12022): Found design unit 1: sysport-behavior
    Info (12023): Found entity 1: sysport
Info (12021): Found 2 design units, including 1 entities, in source file ioport.vhd
    Info (12022): Found design unit 1: IOport-behavior
    Info (12023): Found entity 1: IOport
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-behavioral
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file sddata.vhd
    Info (12022): Found design unit 1: SDdata-behavior
    Info (12023): Found entity 1: SDdata
Info (12021): Found 2 design units, including 1 entities, in source file count3.vhd
    Info (12022): Found design unit 1: count3-SYN
    Info (12023): Found entity 1: count3
Info (12021): Found 2 design units, including 1 entities, in source file count4.vhd
    Info (12022): Found design unit 1: count4-SYN
    Info (12023): Found entity 1: count4
Info (12127): Elaborating entity "HD6309_glue_top" for the top level hierarchy
Info (12128): Elaborating entity "cpuclock" for hierarchy "cpuclock:CPU_CLOCK"
Info (12128): Elaborating entity "baudclock" for hierarchy "baudclock:BAUD_CLOCK"
Info (12128): Elaborating entity "count3" for hierarchy "baudclock:BAUD_CLOCK|count3:counter"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "3"
Info (12128): Elaborating entity "decode" for hierarchy "decode:ADDR_DECODE"
Info (12128): Elaborating entity "sysport" for hierarchy "sysport:SYS_PORT"
Info (12128): Elaborating entity "IOport" for hierarchy "IOport:IO_PORT"
Info (12128): Elaborating entity "SDdata" for hierarchy "SDdata:SD_PORT"
Info (12128): Elaborating entity "count4" for hierarchy "count4:SPI_CLK_DIV"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12128): Elaborating entity "simpleSPI_M" for hierarchy "simpleSPI_M:SPI_MASTER"
Info (13000): Registers with preset signals will power-up high
Info (280013): Promoted pin-driven signal(s) to global signal
    Info (280014): Promoted clock signal driven by pin "XOSC" to global clock signal
    Info (280014): Promoted clock signal driven by pin "WOSC" to global clock signal
    Info (280015): Promoted clear signal driven by pin "RESET" to global clear signal
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "LIC"
Info (21057): Implemented 144 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 26 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21063): Implemented 86 macrocells
    Info (21073): Implemented 3 shareable expanders
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Fri Jan 10 07:28:41 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


