<!--
  Register definitions for slave core: Jitter cleaner WB slave

  * File           : ../scripts/jc.xml
  * Author         : auto-generated by wbgen2 from ../vivado_project/jitter_cleaner.srcs/sources_1/jitter_cleaner/wbgen/jitter_cleaner_wbslave.wb
  * Created        : Tue Jul 17 16:40:41 2018

    THIS FILE WAS GENERATED BY wbgen2 FROM SOURCE FILE ../vivado_project/jitter_cleaner.srcs/sources_1/jitter_cleaner/wbgen/jitter_cleaner_wbslave.wb
    DO NOT HAND-EDIT UNLESS IT'S ABSOLUTELY NECESSARY!

-->

<?xml version="1.0" encoding="ISO-8859-1"?>
<node>)
    
    <node id="controls" address="0x0">
        <node id="i2c_control_source" mask="0x1" permission="rw"/>
        <node id="reset_clocking" mask="0x2" permission="rw"/>
    </node>
    
    <node id="helper_target_frequency" address="0x1" permission="rw"/>
    
    <node id="helper_kp" address="0x2" permission="rw"/>
    
    <node id="helper_ki" address="0x3" permission="rw"/>
    
    <node id="helper_cfg" address="0x4">
        <node id="tuning_dir" mask="0x1" permission="rw"/>
        <node id="lock_cond" mask="0xE" permission="rw"/>
        <node id="lock_thd" mask="0xFF0000" permission="rw"/>
        <node id="ulock_thd" mask="0xFF000000" permission="rw"/>
    </node>
    
    <node id="main_target_frequency" address="0x5" permission="rw"/>
    
    <node id="main_freq_kp" address="0x6" permission="rw"/>
    
    <node id="main_freq_ki" address="0x7" permission="rw"/>
    
    <node id="main_phase_kp" address="0x8" permission="rw"/>
    
    <node id="main_phase_ki" address="0x9" permission="rw"/>
    
    <node id="main_phase_trim" address="0xA" permission="rw"/>
    
    <node id="main_phase_offset" address="0xB" permission="rw"/>
    
    <node id="main_freq2_ki" address="0xC" permission="rw"/>
    
    <node id="main_freq2_kp" address="0xD" permission="rw"/>
    
    <node id="main_phase_avg" address="0xE" permission="rw"/>
    
    <node id="main_tuning" address="0xF">
        <node id="source" mask="0x1" permission="rw"/>
        <node id="write" mask="0x2" permission="rw"/>
    </node>
    
    <node id="main_tuning_value" address="0x10" permission="rw"/>
    
    <node id="main_tuning_fsm" address="0x11" permission="r"/>
    
    <node id="main_cfg" address="0x12">
        <node id="tuning_dir_freq" mask="0x1" permission="rw"/>
        <node id="tuning_dir_freq2" mask="0x2" permission="rw"/>
        <node id="tuning_dir_phase" mask="0x4" permission="rw"/>
        <node id="mode" mask="0x18" permission="rw"/>
        <node id="lock_cond" mask="0xE0" permission="rw"/>
        <node id="lock_thd" mask="0xFF0000" permission="rw"/>
        <node id="ulock_thd" mask="0xFF000000" permission="rw"/>
    </node>
    
    <node id="helper_freq" address="0x13" permission="r"/>
    
    <node id="local_freq" address="0x14" permission="r"/>
    
    <node id="phase_diff" address="0x15" permission="r"/>
    
    <node id="phase_diff_fifo_R0" address="0x16" permission="r" mode="port"/>
    
    <node id="phase_diff_fifo_CSR" address="0x17">
        <node id="full" mask="0x10000" permission="r"/>
        <node id="empty" mask="0x20000" permission="r"/>
    </node>
</node>)
