<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DA_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DA_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DA_Test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DecimalAdder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DecimalAdder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DecimalAdder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decoder_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FBA_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FBFA_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FBFA_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="FBFA_Test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FourBitFullAdder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FourBitFullAdder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FourBitFullAdder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitFullAdder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FourBitFullAdder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FourBitFullAdder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FourBitFullAdder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FourBitFullAdder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FourBitFullAdder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FourBitFullAdder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FourBitFullAdder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FourBitFullAdder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FourBitFullAdder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FourBitFullAdder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FourBitFullAdder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FourBitFullAdder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FourBitFullAdder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FourBitFullAdder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FourBitFullAdder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitFullAdder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitFullAdder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FourBitFullAdder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FourBitFullAdder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FourBitFullAdder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FourBitFullAdder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitFullAdder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitFullAdder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FourBitFullAdder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FourBitFullAdder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitFullAdder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FourBitFullAdder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FourBitFullAdder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FourBitFullAdder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FourBitFullAdder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdder_Test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HalfAdder_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1425547639" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1425547639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425893000" xil_pn:in_ck="-4620434189054483833" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1425893000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DA_Test.v"/>
      <outfile xil_pn:name="DecimalAdder.v"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Decoder_Test.v"/>
      <outfile xil_pn:name="FBA_Test.v"/>
      <outfile xil_pn:name="FBFA_Test.v"/>
      <outfile xil_pn:name="FourBitAdder.v"/>
      <outfile xil_pn:name="FourBitFullAdder.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="FullAdder_Test.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="HalfAdder_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1425883742" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4946394437075705893" xil_pn:start_ts="1425883742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883742" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8237846487655068263" xil_pn:start_ts="1425883742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425548823" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="120992020343753522" xil_pn:start_ts="1425548823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425893000" xil_pn:in_ck="-4620434189054483833" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1425893000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DA_Test.v"/>
      <outfile xil_pn:name="DecimalAdder.v"/>
      <outfile xil_pn:name="Decoder.v"/>
      <outfile xil_pn:name="Decoder_Test.v"/>
      <outfile xil_pn:name="FBA_Test.v"/>
      <outfile xil_pn:name="FBFA_Test.v"/>
      <outfile xil_pn:name="FourBitAdder.v"/>
      <outfile xil_pn:name="FourBitFullAdder.v"/>
      <outfile xil_pn:name="FullAdder.v"/>
      <outfile xil_pn:name="FullAdder_Test.v"/>
      <outfile xil_pn:name="HalfAdder.v"/>
      <outfile xil_pn:name="HalfAdder_Test.v"/>
    </transform>
    <transform xil_pn:end_ts="1425893007" xil_pn:in_ck="-4620434189054483833" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6344367836253110581" xil_pn:start_ts="1425893000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DA_Test_beh.prj"/>
      <outfile xil_pn:name="DA_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1425982103" xil_pn:in_ck="3898308201646717621" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6497287156928259032" xil_pn:start_ts="1425982103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DA_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2710086635704299997" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="120992020343753522" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3743816146953727451" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425883636" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9074950206702054852" xil_pn:start_ts="1425883636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425982206" xil_pn:in_ck="-7488033484862754732" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3439949171508491201" xil_pn:start_ts="1425982198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FourBitFullAdder.lso"/>
      <outfile xil_pn:name="FourBitFullAdder.ngc"/>
      <outfile xil_pn:name="FourBitFullAdder.ngr"/>
      <outfile xil_pn:name="FourBitFullAdder.prj"/>
      <outfile xil_pn:name="FourBitFullAdder.stx"/>
      <outfile xil_pn:name="FourBitFullAdder.syr"/>
      <outfile xil_pn:name="FourBitFullAdder.xst"/>
      <outfile xil_pn:name="FourBitFullAdder_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1425883645" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1997728753809074512" xil_pn:start_ts="1425883645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1425982212" xil_pn:in_ck="3352622388343848916" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6224263239410182573" xil_pn:start_ts="1425982206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitFullAdder.bld"/>
      <outfile xil_pn:name="FourBitFullAdder.ngd"/>
      <outfile xil_pn:name="FourBitFullAdder_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425982220" xil_pn:in_ck="3352622388343848917" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1425982212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitFullAdder.pcf"/>
      <outfile xil_pn:name="FourBitFullAdder_map.map"/>
      <outfile xil_pn:name="FourBitFullAdder_map.mrp"/>
      <outfile xil_pn:name="FourBitFullAdder_map.ncd"/>
      <outfile xil_pn:name="FourBitFullAdder_map.ngm"/>
      <outfile xil_pn:name="FourBitFullAdder_map.xrpt"/>
      <outfile xil_pn:name="FourBitFullAdder_summary.xml"/>
      <outfile xil_pn:name="FourBitFullAdder_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425982231" xil_pn:in_ck="7864738150527824238" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1425982220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitFullAdder.ncd"/>
      <outfile xil_pn:name="FourBitFullAdder.pad"/>
      <outfile xil_pn:name="FourBitFullAdder.par"/>
      <outfile xil_pn:name="FourBitFullAdder.ptwx"/>
      <outfile xil_pn:name="FourBitFullAdder.unroutes"/>
      <outfile xil_pn:name="FourBitFullAdder.xpi"/>
      <outfile xil_pn:name="FourBitFullAdder_pad.csv"/>
      <outfile xil_pn:name="FourBitFullAdder_pad.txt"/>
      <outfile xil_pn:name="FourBitFullAdder_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1425982231" xil_pn:in_ck="3352622388343848785" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1425982226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FourBitFullAdder.twr"/>
      <outfile xil_pn:name="FourBitFullAdder.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
