/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~celloutsig_1_2z[4];
  assign celloutsig_1_7z = ~celloutsig_1_1z;
  assign celloutsig_0_0z = in_data[92] | ~(in_data[95]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_0z);
  assign celloutsig_0_7z = celloutsig_0_5z | ~(celloutsig_0_3z);
  assign celloutsig_0_6z = in_data[39] | celloutsig_0_3z;
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[140:139], celloutsig_1_3z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 8'h00;
    else _00_ <= { in_data[38], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_2z[7:5] >= { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_2z[6:4] > { in_data[125], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[63:62], celloutsig_0_6z, celloutsig_0_7z } && { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[150:140] && in_data[171:161];
  assign celloutsig_1_4z = { celloutsig_1_2z[3:0], celloutsig_1_1z } && in_data[152:148];
  assign celloutsig_1_15z = { celloutsig_1_11z[2:1], celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_2z } && { in_data[113:101], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_2z = ! { in_data[64:62], celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[129:127], celloutsig_1_0z } != in_data[159:156];
  assign celloutsig_1_13z = { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } !== { celloutsig_1_2z[7:2], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_1z = | in_data[93:89];
  assign celloutsig_0_3z = | { in_data[83:77], celloutsig_0_1z };
  assign celloutsig_1_12z = | { in_data[150:139], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_3z = celloutsig_1_0z & in_data[124];
  assign celloutsig_1_10z = | { celloutsig_1_0z, in_data[184:173] };
  assign celloutsig_1_2z = { in_data[117:111], celloutsig_1_1z } - { in_data[137:133], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_2z[4:1] ^ { in_data[160], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_2z) | celloutsig_0_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z & celloutsig_1_1z) | celloutsig_1_5z);
  assign celloutsig_0_11z = ~((_00_[0] & celloutsig_0_6z) | (celloutsig_0_7z & celloutsig_0_4z));
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_8z) | (celloutsig_1_2z[6] & celloutsig_1_7z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
