
22_SPI_ADXL346.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d94  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f2c  08000f34  00010f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f2c  08000f2c  00010f34  2**0
                  CONTENTS
  4 .ARM          00000000  08000f2c  08000f2c  00010f34  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f2c  08000f34  00010f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f2c  08000f2c  00010f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f30  08000f30  00010f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000000  08000f34  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000038  08000f34  00020038  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010f34  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000107e  00000000  00000000  00010f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000003b1  00000000  00000000  00011fe2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000000c0  00000000  00000000  00012398  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000088  00000000  00000000  00012458  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00001204  00000000  00000000  000124e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001178  00000000  00000000  000136e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000534f4  00000000  00000000  0001485c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00067d50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002d0  00000000  00000000  00067dcc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000f14 	.word	0x08000f14

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000f14 	.word	0x08000f14

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <adxl_read>:
#define MULTI_BYTE_EN	0x40
#define READ_OPERATION	0x80


void adxl_read (uint8_t address, uint8_t rxdata)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	460a      	mov	r2, r1
 8000a1e:	71fb      	strb	r3, [r7, #7]
 8000a20:	4613      	mov	r3, r2
 8000a22:	71bb      	strb	r3, [r7, #6]


	/*Set read operation*/
	address |= READ_OPERATION;
 8000a24:	79fb      	ldrb	r3, [r7, #7]
 8000a26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000a2a:	b2db      	uxtb	r3, r3
 8000a2c:	71fb      	strb	r3, [r7, #7]

	/*Enable multi-byte*/
	address |= MULTI_BYTE_EN;
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	71fb      	strb	r3, [r7, #7]

	/*Pull cs line low to enable slave*/
	cs_enable();
 8000a38:	f000 f9fe 	bl	8000e38 <cs_enable>

	/*Send address*/
	spi1_transmit(&address,1);
 8000a3c:	1dfb      	adds	r3, r7, #7
 8000a3e:	2101      	movs	r1, #1
 8000a40:	4618      	mov	r0, r3
 8000a42:	f000 f99b 	bl	8000d7c <spi1_transmit>

	/*Read 6 bytes*/
	spi1_receive(rxdata,6);
 8000a46:	79bb      	ldrb	r3, [r7, #6]
 8000a48:	2106      	movs	r1, #6
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f000 f9ce 	bl	8000dec <spi1_receive>

	/*Pull cs line high to disable slave*/
	cs_disable();
 8000a50:	f000 fa02 	bl	8000e58 <cs_disable>

}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <adxl_write>:

void adxl_write (uint8_t address, uint8_t value)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b084      	sub	sp, #16
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	460a      	mov	r2, r1
 8000a66:	71fb      	strb	r3, [r7, #7]
 8000a68:	4613      	mov	r3, r2
 8000a6a:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];

	/*Enable multi-byte, place address into buffer*/
	data[0] = address|MULTI_BYTE_EN;
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a72:	b2db      	uxtb	r3, r3
 8000a74:	733b      	strb	r3, [r7, #12]

	/*Place data into buffer*/
	data[1] = value;
 8000a76:	79bb      	ldrb	r3, [r7, #6]
 8000a78:	737b      	strb	r3, [r7, #13]

	/*Pull cs line low to enable slave*/
	cs_enable();
 8000a7a:	f000 f9dd 	bl	8000e38 <cs_enable>

	/*Transmit data and address*/
	spi1_transmit(data,2);
 8000a7e:	f107 030c 	add.w	r3, r7, #12
 8000a82:	2102      	movs	r1, #2
 8000a84:	4618      	mov	r0, r3
 8000a86:	f000 f979 	bl	8000d7c <spi1_transmit>

	/*Pull cs line high to disable slave*/
	cs_disable();
 8000a8a:	f000 f9e5 	bl	8000e58 <cs_disable>
}
 8000a8e:	bf00      	nop
 8000a90:	3710      	adds	r7, #16
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <adxl_init>:



void adxl_init (void)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	af00      	add	r7, sp, #0
	/*Enable SPI GPIO*/
	spi_gpio_init();
 8000a9a:	f000 f88b 	bl	8000bb4 <spi_gpio_init>

	/*Configure SPI*/
	spi1_config();
 8000a9e:	f000 f913 	bl	8000cc8 <spi1_config>

	/*Set data format range to +-4g*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	2031      	movs	r0, #49	; 0x31
 8000aa6:	f7ff ffd9 	bl	8000a5c <adxl_write>

	/*Reset all bits*/
	adxl_write (POWER_CTL_R, RESET);
 8000aaa:	2100      	movs	r1, #0
 8000aac:	202d      	movs	r0, #45	; 0x2d
 8000aae:	f7ff ffd5 	bl	8000a5c <adxl_write>

	/*Configure power control measure bit*/
	adxl_write (POWER_CTL_R,SET_MEASURMENT_B);
 8000ab2:	2108      	movs	r1, #8
 8000ab4:	202d      	movs	r0, #45	; 0x2d
 8000ab6:	f7ff ffd1 	bl	8000a5c <adxl_write>
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <main>:


uint8_t data_rec[6];

int main(void)
{
 8000ac0:	b598      	push	{r3, r4, r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
	adxl_init();
 8000ac4:	f7ff ffe7 	bl	8000a96 <adxl_init>

	while(1)
	{
		adxl_read(DATA_START_ADDR,data_rec);
 8000ac8:	4b33      	ldr	r3, [pc, #204]	; (8000b98 <main+0xd8>)
 8000aca:	b2db      	uxtb	r3, r3
 8000acc:	4619      	mov	r1, r3
 8000ace:	2032      	movs	r0, #50	; 0x32
 8000ad0:	f7ff ffa0 	bl	8000a14 <adxl_read>

		x = ((data_rec[1]<<8)|data_rec[0]);
 8000ad4:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <main+0xd8>)
 8000ad6:	785b      	ldrb	r3, [r3, #1]
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	b21a      	sxth	r2, r3
 8000adc:	4b2e      	ldr	r3, [pc, #184]	; (8000b98 <main+0xd8>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b21b      	sxth	r3, r3
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	b21a      	sxth	r2, r3
 8000ae6:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <main+0xdc>)
 8000ae8:	801a      	strh	r2, [r3, #0]
		y = ((data_rec[3]<<8)|data_rec[2]);
 8000aea:	4b2b      	ldr	r3, [pc, #172]	; (8000b98 <main+0xd8>)
 8000aec:	78db      	ldrb	r3, [r3, #3]
 8000aee:	021b      	lsls	r3, r3, #8
 8000af0:	b21a      	sxth	r2, r3
 8000af2:	4b29      	ldr	r3, [pc, #164]	; (8000b98 <main+0xd8>)
 8000af4:	789b      	ldrb	r3, [r3, #2]
 8000af6:	b21b      	sxth	r3, r3
 8000af8:	4313      	orrs	r3, r2
 8000afa:	b21a      	sxth	r2, r3
 8000afc:	4b28      	ldr	r3, [pc, #160]	; (8000ba0 <main+0xe0>)
 8000afe:	801a      	strh	r2, [r3, #0]
		z = ((data_rec[5]<<8)|data_rec[4]);
 8000b00:	4b25      	ldr	r3, [pc, #148]	; (8000b98 <main+0xd8>)
 8000b02:	795b      	ldrb	r3, [r3, #5]
 8000b04:	021b      	lsls	r3, r3, #8
 8000b06:	b21a      	sxth	r2, r3
 8000b08:	4b23      	ldr	r3, [pc, #140]	; (8000b98 <main+0xd8>)
 8000b0a:	791b      	ldrb	r3, [r3, #4]
 8000b0c:	b21b      	sxth	r3, r3
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	b21a      	sxth	r2, r3
 8000b12:	4b24      	ldr	r3, [pc, #144]	; (8000ba4 <main+0xe4>)
 8000b14:	801a      	strh	r2, [r3, #0]

		xg =( x * 0.0078);
 8000b16:	4b21      	ldr	r3, [pc, #132]	; (8000b9c <main+0xdc>)
 8000b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f7ff fcad 	bl	800047c <__aeabi_i2d>
 8000b22:	a31b      	add	r3, pc, #108	; (adr r3, 8000b90 <main+0xd0>)
 8000b24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b28:	f7ff fd12 	bl	8000550 <__aeabi_dmul>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	460c      	mov	r4, r1
 8000b30:	4618      	mov	r0, r3
 8000b32:	4621      	mov	r1, r4
 8000b34:	f7ff ff1e 	bl	8000974 <__aeabi_d2f>
 8000b38:	4602      	mov	r2, r0
 8000b3a:	4b1b      	ldr	r3, [pc, #108]	; (8000ba8 <main+0xe8>)
 8000b3c:	601a      	str	r2, [r3, #0]
		yg = (y * 0.0078);
 8000b3e:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <main+0xe0>)
 8000b40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fc99 	bl	800047c <__aeabi_i2d>
 8000b4a:	a311      	add	r3, pc, #68	; (adr r3, 8000b90 <main+0xd0>)
 8000b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b50:	f7ff fcfe 	bl	8000550 <__aeabi_dmul>
 8000b54:	4603      	mov	r3, r0
 8000b56:	460c      	mov	r4, r1
 8000b58:	4618      	mov	r0, r3
 8000b5a:	4621      	mov	r1, r4
 8000b5c:	f7ff ff0a 	bl	8000974 <__aeabi_d2f>
 8000b60:	4602      	mov	r2, r0
 8000b62:	4b12      	ldr	r3, [pc, #72]	; (8000bac <main+0xec>)
 8000b64:	601a      	str	r2, [r3, #0]
		zg = (z * 0.0078);
 8000b66:	4b0f      	ldr	r3, [pc, #60]	; (8000ba4 <main+0xe4>)
 8000b68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fc85 	bl	800047c <__aeabi_i2d>
 8000b72:	a307      	add	r3, pc, #28	; (adr r3, 8000b90 <main+0xd0>)
 8000b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b78:	f7ff fcea 	bl	8000550 <__aeabi_dmul>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	460c      	mov	r4, r1
 8000b80:	4618      	mov	r0, r3
 8000b82:	4621      	mov	r1, r4
 8000b84:	f7ff fef6 	bl	8000974 <__aeabi_d2f>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <main+0xf0>)
 8000b8c:	601a      	str	r2, [r3, #0]
		adxl_read(DATA_START_ADDR,data_rec);
 8000b8e:	e79b      	b.n	8000ac8 <main+0x8>
 8000b90:	8e8a71de 	.word	0x8e8a71de
 8000b94:	3f7ff2e4 	.word	0x3f7ff2e4
 8000b98:	2000002c 	.word	0x2000002c
 8000b9c:	2000001c 	.word	0x2000001c
 8000ba0:	20000026 	.word	0x20000026
 8000ba4:	20000024 	.word	0x20000024
 8000ba8:	20000034 	.word	0x20000034
 8000bac:	20000028 	.word	0x20000028
 8000bb0:	20000020 	.word	0x20000020

08000bb4 <spi_gpio_init>:
//PA7-> MOSI

//PA9-> Slave Select

void spi_gpio_init(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	/*Enable Clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000bb8:	4b41      	ldr	r3, [pc, #260]	; (8000cc0 <spi_gpio_init+0x10c>)
 8000bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbc:	4a40      	ldr	r2, [pc, #256]	; (8000cc0 <spi_gpio_init+0x10c>)
 8000bbe:	f043 0301 	orr.w	r3, r3, #1
 8000bc2:	6313      	str	r3, [r2, #48]	; 0x30

	/*PA5*/
	GPIOA->MODER &=~ (1U<<10);
 8000bc4:	4b3f      	ldr	r3, [pc, #252]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a3e      	ldr	r2, [pc, #248]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000bce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<11);
 8000bd0:	4b3c      	ldr	r3, [pc, #240]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4a3b      	ldr	r2, [pc, #236]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bda:	6013      	str	r3, [r2, #0]

	/*PA6*/
	GPIOA->MODER &=~ (1U<<12);
 8000bdc:	4b39      	ldr	r3, [pc, #228]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a38      	ldr	r2, [pc, #224]	; (8000cc4 <spi_gpio_init+0x110>)
 8000be2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000be6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<13);
 8000be8:	4b36      	ldr	r3, [pc, #216]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a35      	ldr	r2, [pc, #212]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bf2:	6013      	str	r3, [r2, #0]

	/*PA7*/
	GPIOA->MODER &=~ (1U<<14);
 8000bf4:	4b33      	ldr	r3, [pc, #204]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a32      	ldr	r2, [pc, #200]	; (8000cc4 <spi_gpio_init+0x110>)
 8000bfa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000bfe:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=  (1U<<15);
 8000c00:	4b30      	ldr	r3, [pc, #192]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a2f      	ldr	r2, [pc, #188]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000c0a:	6013      	str	r3, [r2, #0]

	/*Set PA9 as output pin*/
	GPIOA->MODER |=  (1U<<18);
 8000c0c:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a2c      	ldr	r2, [pc, #176]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c16:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<19);
 8000c18:	4b2a      	ldr	r3, [pc, #168]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a29      	ldr	r2, [pc, #164]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c1e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8000c22:	6013      	str	r3, [r2, #0]


	/*Set PA5,PA6,PA7 alternate function type to SPI1*/

	/*PA5*/
	GPIOA->AFR[0] |=  (1U<<20);
 8000c24:	4b27      	ldr	r3, [pc, #156]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c26:	6a1b      	ldr	r3, [r3, #32]
 8000c28:	4a26      	ldr	r2, [pc, #152]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000c2e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<21);
 8000c30:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	4a23      	ldr	r2, [pc, #140]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000c3a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<22);
 8000c3c:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c3e:	6a1b      	ldr	r3, [r3, #32]
 8000c40:	4a20      	ldr	r2, [pc, #128]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c46:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<23);
 8000c48:	4b1e      	ldr	r3, [pc, #120]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	4a1d      	ldr	r2, [pc, #116]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c4e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000c52:	6213      	str	r3, [r2, #32]

	/*PA6*/
	GPIOA->AFR[0] |=  (1U<<24);
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c56:	6a1b      	ldr	r3, [r3, #32]
 8000c58:	4a1a      	ldr	r2, [pc, #104]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000c5e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<25);
 8000c60:	4b18      	ldr	r3, [pc, #96]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c62:	6a1b      	ldr	r3, [r3, #32]
 8000c64:	4a17      	ldr	r2, [pc, #92]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c66:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000c6a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<26);
 8000c6c:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c6e:	6a1b      	ldr	r3, [r3, #32]
 8000c70:	4a14      	ldr	r2, [pc, #80]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c72:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000c76:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<27);
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c7a:	6a1b      	ldr	r3, [r3, #32]
 8000c7c:	4a11      	ldr	r2, [pc, #68]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c7e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000c82:	6213      	str	r3, [r2, #32]

	/*PA7*/
	GPIOA->AFR[0] |=  (1U<<28);
 8000c84:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c86:	6a1b      	ldr	r3, [r3, #32]
 8000c88:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c8e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<29);
 8000c90:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c92:	6a1b      	ldr	r3, [r3, #32]
 8000c94:	4a0b      	ldr	r2, [pc, #44]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c96:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000c9a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<30);
 8000c9c:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <spi_gpio_init+0x110>)
 8000c9e:	6a1b      	ldr	r3, [r3, #32]
 8000ca0:	4a08      	ldr	r2, [pc, #32]	; (8000cc4 <spi_gpio_init+0x110>)
 8000ca2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000ca6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<31);
 8000ca8:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <spi_gpio_init+0x110>)
 8000caa:	6a1b      	ldr	r3, [r3, #32]
 8000cac:	4a05      	ldr	r2, [pc, #20]	; (8000cc4 <spi_gpio_init+0x110>)
 8000cae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000cb2:	6213      	str	r3, [r2, #32]
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40020000 	.word	0x40020000

08000cc8 <spi1_config>:


void spi1_config(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
	/*Enable clock access to SPI1 module*/
	RCC->APB2ENR |= SPI1EN;
 8000ccc:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <spi1_config+0xac>)
 8000cce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cd0:	4a28      	ldr	r2, [pc, #160]	; (8000d74 <spi1_config+0xac>)
 8000cd2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000cd6:	6453      	str	r3, [r2, #68]	; 0x44

	/*Set clock to fpclk/4*/
	SPI1->CR1 |=  (1U<<3);
 8000cd8:	4b27      	ldr	r3, [pc, #156]	; (8000d78 <spi1_config+0xb0>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a26      	ldr	r2, [pc, #152]	; (8000d78 <spi1_config+0xb0>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~ (1U<<4);
 8000ce4:	4b24      	ldr	r3, [pc, #144]	; (8000d78 <spi1_config+0xb0>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a23      	ldr	r2, [pc, #140]	; (8000d78 <spi1_config+0xb0>)
 8000cea:	f023 0310 	bic.w	r3, r3, #16
 8000cee:	6013      	str	r3, [r2, #0]
	SPI1->CR1 &=~ (1U<<5);
 8000cf0:	4b21      	ldr	r3, [pc, #132]	; (8000d78 <spi1_config+0xb0>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	4a20      	ldr	r2, [pc, #128]	; (8000d78 <spi1_config+0xb0>)
 8000cf6:	f023 0320 	bic.w	r3, r3, #32
 8000cfa:	6013      	str	r3, [r2, #0]

	/*Set CPOL to 1 and CPHA to 1*/
	SPI1->CR1 |= (1U<<0);
 8000cfc:	4b1e      	ldr	r3, [pc, #120]	; (8000d78 <spi1_config+0xb0>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a1d      	ldr	r2, [pc, #116]	; (8000d78 <spi1_config+0xb0>)
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1U<<1);
 8000d08:	4b1b      	ldr	r3, [pc, #108]	; (8000d78 <spi1_config+0xb0>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a1a      	ldr	r2, [pc, #104]	; (8000d78 <spi1_config+0xb0>)
 8000d0e:	f043 0302 	orr.w	r3, r3, #2
 8000d12:	6013      	str	r3, [r2, #0]

	/*Enable full duplex*/
	SPI1->CR1 &=~ (1U<<10);
 8000d14:	4b18      	ldr	r3, [pc, #96]	; (8000d78 <spi1_config+0xb0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a17      	ldr	r2, [pc, #92]	; (8000d78 <spi1_config+0xb0>)
 8000d1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d1e:	6013      	str	r3, [r2, #0]

	/*Set MSB first*/
	SPI1->CR1 &=~ (1U<<7);
 8000d20:	4b15      	ldr	r3, [pc, #84]	; (8000d78 <spi1_config+0xb0>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a14      	ldr	r2, [pc, #80]	; (8000d78 <spi1_config+0xb0>)
 8000d26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d2a:	6013      	str	r3, [r2, #0]

	/*Set mode to MASTER*/
	SPI1->CR1 |= (1U<<2);
 8000d2c:	4b12      	ldr	r3, [pc, #72]	; (8000d78 <spi1_config+0xb0>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a11      	ldr	r2, [pc, #68]	; (8000d78 <spi1_config+0xb0>)
 8000d32:	f043 0304 	orr.w	r3, r3, #4
 8000d36:	6013      	str	r3, [r2, #0]

	/*Set 8 bit data mode*/
	SPI1->CR1 &=~ (1U<<11);
 8000d38:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <spi1_config+0xb0>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0e      	ldr	r2, [pc, #56]	; (8000d78 <spi1_config+0xb0>)
 8000d3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000d42:	6013      	str	r3, [r2, #0]

	/*Select software slave management by
	 * setting SSM=1 and SSI=1*/
	SPI1->CR1 |= (1U<<8);
 8000d44:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <spi1_config+0xb0>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a0b      	ldr	r2, [pc, #44]	; (8000d78 <spi1_config+0xb0>)
 8000d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d4e:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= (1U<<9);
 8000d50:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <spi1_config+0xb0>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a08      	ldr	r2, [pc, #32]	; (8000d78 <spi1_config+0xb0>)
 8000d56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d5a:	6013      	str	r3, [r2, #0]

	/*Enable SPI1 module*/
	SPI1->CR1 |= (1U<<6);
 8000d5c:	4b06      	ldr	r3, [pc, #24]	; (8000d78 <spi1_config+0xb0>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a05      	ldr	r2, [pc, #20]	; (8000d78 <spi1_config+0xb0>)
 8000d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d66:	6013      	str	r3, [r2, #0]

}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40023800 	.word	0x40023800
 8000d78:	40013000 	.word	0x40013000

08000d7c <spi1_transmit>:

void spi1_transmit(uint8_t *data,uint32_t size)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b085      	sub	sp, #20
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
	uint32_t i=0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
	uint8_t temp;

	while(i<size)
 8000d8a:	e00f      	b.n	8000dac <spi1_transmit+0x30>
	{
		/*Wait until TXE is set*/
		while(!(SPI1->SR & (SR_TXE))){}
 8000d8c:	bf00      	nop
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <spi1_transmit+0x6c>)
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f003 0302 	and.w	r3, r3, #2
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d0f9      	beq.n	8000d8e <spi1_transmit+0x12>

		/*Write the data to the data register*/
		SPI1->DR = data[i];
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	4413      	add	r3, r2
 8000da0:	781a      	ldrb	r2, [r3, #0]
 8000da2:	4b11      	ldr	r3, [pc, #68]	; (8000de8 <spi1_transmit+0x6c>)
 8000da4:	60da      	str	r2, [r3, #12]
		i++;
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	3301      	adds	r3, #1
 8000daa:	60fb      	str	r3, [r7, #12]
	while(i<size)
 8000dac:	68fa      	ldr	r2, [r7, #12]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	429a      	cmp	r2, r3
 8000db2:	d3eb      	bcc.n	8000d8c <spi1_transmit+0x10>
	}
	/*Wait until TXE is set*/
	while(!(SPI1->SR & (SR_TXE))){}
 8000db4:	bf00      	nop
 8000db6:	4b0c      	ldr	r3, [pc, #48]	; (8000de8 <spi1_transmit+0x6c>)
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d0f9      	beq.n	8000db6 <spi1_transmit+0x3a>


	/*Wait for busy flag to reset*/
	while (SPI1->SR & (SR_BSY)){}
 8000dc2:	bf00      	nop
 8000dc4:	4b08      	ldr	r3, [pc, #32]	; (8000de8 <spi1_transmit+0x6c>)
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d1f9      	bne.n	8000dc4 <spi1_transmit+0x48>

	/*Clear OVR flag*/
	temp= SPI1->DR;
 8000dd0:	4b05      	ldr	r3, [pc, #20]	; (8000de8 <spi1_transmit+0x6c>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	72fb      	strb	r3, [r7, #11]
	temp= SPI1->SR;
 8000dd6:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <spi1_transmit+0x6c>)
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	72fb      	strb	r3, [r7, #11]



}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	40013000 	.word	0x40013000

08000dec <spi1_receive>:


void spi1_receive(uint8_t *data,uint32_t size)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
	while(size)
 8000df6:	e013      	b.n	8000e20 <spi1_receive+0x34>
	{
		/*Send dummy data*/
		SPI1->DR = 0;
 8000df8:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <spi1_receive+0x48>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]

		/*Wait for RXNE flag to be set*/
		while(!(SPI1->SR & (SR_RXNE))){}
 8000dfe:	bf00      	nop
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <spi1_receive+0x48>)
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d0f9      	beq.n	8000e00 <spi1_receive+0x14>

		/*Read data from data register*/
		*data++ = (SPI1->DR);
 8000e0c:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <spi1_receive+0x48>)
 8000e0e:	68d9      	ldr	r1, [r3, #12]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	1c5a      	adds	r2, r3, #1
 8000e14:	607a      	str	r2, [r7, #4]
 8000e16:	b2ca      	uxtb	r2, r1
 8000e18:	701a      	strb	r2, [r3, #0]
		size--;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	603b      	str	r3, [r7, #0]
	while(size)
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1e8      	bne.n	8000df8 <spi1_receive+0xc>
	}
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	40013000 	.word	0x40013000

08000e38 <cs_enable>:


void cs_enable(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
	GPIOA->ODR &=~ (1U<<9);
 8000e3c:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <cs_enable+0x1c>)
 8000e3e:	695b      	ldr	r3, [r3, #20]
 8000e40:	4a04      	ldr	r2, [pc, #16]	; (8000e54 <cs_enable+0x1c>)
 8000e42:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e46:	6153      	str	r3, [r2, #20]
}
 8000e48:	bf00      	nop
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40020000 	.word	0x40020000

08000e58 <cs_disable>:

/*Pull high to disable*/
void cs_disable(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
	GPIOA->ODR |= (1U<<9);
 8000e5c:	4b05      	ldr	r3, [pc, #20]	; (8000e74 <cs_disable+0x1c>)
 8000e5e:	695b      	ldr	r3, [r3, #20]
 8000e60:	4a04      	ldr	r2, [pc, #16]	; (8000e74 <cs_disable+0x1c>)
 8000e62:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e66:	6153      	str	r3, [r2, #20]
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	40020000 	.word	0x40020000

08000e78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e78:	480d      	ldr	r0, [pc, #52]	; (8000eb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e7a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e7c:	480d      	ldr	r0, [pc, #52]	; (8000eb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e7e:	490e      	ldr	r1, [pc, #56]	; (8000eb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e80:	4a0e      	ldr	r2, [pc, #56]	; (8000ebc <LoopForever+0xe>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e84:	e002      	b.n	8000e8c <LoopCopyDataInit>

08000e86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e8a:	3304      	adds	r3, #4

08000e8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e90:	d3f9      	bcc.n	8000e86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e92:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e94:	4c0b      	ldr	r4, [pc, #44]	; (8000ec4 <LoopForever+0x16>)
  movs r3, #0
 8000e96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e98:	e001      	b.n	8000e9e <LoopFillZerobss>

08000e9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e9c:	3204      	adds	r2, #4

08000e9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ea0:	d3fb      	bcc.n	8000e9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ea2:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000ea6:	f000 f811 	bl	8000ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eaa:	f7ff fe09 	bl	8000ac0 <main>

08000eae <LoopForever>:

LoopForever:
    b LoopForever
 8000eae:	e7fe      	b.n	8000eae <LoopForever>
  ldr   r0, =_estack
 8000eb0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000eb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eb8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000ebc:	08000f34 	.word	0x08000f34
  ldr r2, =_sbss
 8000ec0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000ec4:	20000038 	.word	0x20000038

08000ec8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ec8:	e7fe      	b.n	8000ec8 <ADC_IRQHandler>
	...

08000ecc <__libc_init_array>:
 8000ecc:	b570      	push	{r4, r5, r6, lr}
 8000ece:	4e0d      	ldr	r6, [pc, #52]	; (8000f04 <__libc_init_array+0x38>)
 8000ed0:	4c0d      	ldr	r4, [pc, #52]	; (8000f08 <__libc_init_array+0x3c>)
 8000ed2:	1ba4      	subs	r4, r4, r6
 8000ed4:	10a4      	asrs	r4, r4, #2
 8000ed6:	2500      	movs	r5, #0
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	d109      	bne.n	8000ef0 <__libc_init_array+0x24>
 8000edc:	4e0b      	ldr	r6, [pc, #44]	; (8000f0c <__libc_init_array+0x40>)
 8000ede:	4c0c      	ldr	r4, [pc, #48]	; (8000f10 <__libc_init_array+0x44>)
 8000ee0:	f000 f818 	bl	8000f14 <_init>
 8000ee4:	1ba4      	subs	r4, r4, r6
 8000ee6:	10a4      	asrs	r4, r4, #2
 8000ee8:	2500      	movs	r5, #0
 8000eea:	42a5      	cmp	r5, r4
 8000eec:	d105      	bne.n	8000efa <__libc_init_array+0x2e>
 8000eee:	bd70      	pop	{r4, r5, r6, pc}
 8000ef0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ef4:	4798      	blx	r3
 8000ef6:	3501      	adds	r5, #1
 8000ef8:	e7ee      	b.n	8000ed8 <__libc_init_array+0xc>
 8000efa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000efe:	4798      	blx	r3
 8000f00:	3501      	adds	r5, #1
 8000f02:	e7f2      	b.n	8000eea <__libc_init_array+0x1e>
 8000f04:	08000f2c 	.word	0x08000f2c
 8000f08:	08000f2c 	.word	0x08000f2c
 8000f0c:	08000f2c 	.word	0x08000f2c
 8000f10:	08000f30 	.word	0x08000f30

08000f14 <_init>:
 8000f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f16:	bf00      	nop
 8000f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f1a:	bc08      	pop	{r3}
 8000f1c:	469e      	mov	lr, r3
 8000f1e:	4770      	bx	lr

08000f20 <_fini>:
 8000f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f22:	bf00      	nop
 8000f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f26:	bc08      	pop	{r3}
 8000f28:	469e      	mov	lr, r3
 8000f2a:	4770      	bx	lr
