#Start recording tcl command: 4/30/2019 23:14:16
#Project Location: D:/code/fpga/lattice/divider; Project name: divider
prj_project open "D:/code/fpga/lattice/divider/divider.ldf"
prj_run Synthesis -impl impl1
#Stop recording: 5/1/2019 10:21:06
