Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 26 11:52:14 2018
| Host         : DESKTOP-DCD94MV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file park_meter_control_sets_placed.rpt
| Design       : park_meter
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              88 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal       | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------+---------------+------------------+------------------+----------------+
|  slw/check               |               |                  |                2 |              2 |
|  d1/inuse_reg[2]_i_2_n_0 |               |                  |                2 |              3 |
|  h1/r_reg[6]_i_2__0_n_0  |               |                  |                3 |              7 |
|  h2/r_reg[6]_i_2_n_0     |               |                  |                2 |              7 |
|  h3/r_reg[6]_i_2__1_n_0  |               |                  |                3 |              7 |
|  h4/r_reg[6]_i_2__2_n_0  |               |                  |                4 |              7 |
|  d1/s                    |               |                  |                3 |              8 |
|  slw/check               | d1/E[0]       |                  |                7 |             16 |
|  clk_IBUF_BUFG           |               |                  |               14 |             47 |
+--------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 7      |                     4 |
| 8      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


