#SPF : $SPF_ROOT/bin/spf --testSeqFile bscan_extest_all0.spf --tapSpecFile /p/hdk/rtl/models/phdk73/ssnip_sles12/vip_spf_itpp_mtps/vip_spf_itpp_mtps-ssnip_sles12-latest/spf/bscan/collateral/mtps.bscan.tap.spfspec --itppFile bscan_extest_all0.itpp

## BSCAN PROJECT BASED FORCE and REGISTER SETUP
label "force_signal";
comment rem  "force_signal pch_tb.pch.dsw_pwrok 1'b1" ;
comment rem  "force_signal pch_tb.pch.pch_pwrok 1'b1" ;
comment rem  "force_signal pch_tb.pch.rsmrstb 1'b1" ;
comment rem  "force_signal pch_tb.bscan_mux_en 1'b1" ;
label "write_NTIS_STAP_to_disable_dfx_pinmode";
cycle 1;
focus_tap NTIS_STAP;
set TAPNTISWITCH_TESTMODESELCFG_CPU_Ovrd = 1'b0;
flush;
label "write_TAPCR";
cycle 1;
focus_tap cl_cltapc;
set TAPCR->RST_AND_ISOLATION_EN = 'h1;
set TAPCR->BSCANMODEOVR = 'h1;
set TAPCR->CNVI_FUNC_BSCAN_EN = 'h1;
set PRELOAD = 35'h7FFFFFFFF;
set CLTCR3->BSCAN_MODE_BYPASS_DIS = 'h1;
flush;
pass itpp "rem: poll_signal pch_tb.pch.parcnv.parcnv_pwell_wrapper.cnv1.cnv_hip_wrapper_inst_0.cnv_hip_inst.u_solar.top_lgc_inst_0.dft_inst_0.fsm_finish 1" ;
##add delay to allow dphy buffer ready
cycle 1;

##Release signals before preloading bscan cells
label "Release_signal_force";
cycle 1;
pass itpp "vector: gpp_j_7_boothalt_b(Z) prdyb(Z) preqb(Z) trigger_in(Z) ;";
pass itpp "vector: gpp_j_7_boothalt_b(X) prdyb(X) preqb(X) trigger_in(X) ;";
cycle 50;

@set tap_incremental_mode off;

## First set all control cells to be outputs and set values for each pad
pass itpp "expandata: TCK, 8; ";
focus_tap cl_cltapc;
label "preload_bscan_cells";
tap_raw_shift : ir_tdi = SAMPLE_PRELOAD,
				dr_tdi = 'b11100100100100100100100100100100100100100100011010101010101010101010101010101010101010101010101010101010110000000000000000000000000000000110000000000000000000000000000000000000101100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010101011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000010000000000000101111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010101010000000000000000000000000000000000010111111111100000000000000000000000000000000000000000000000000000;
flush;
cycle 4250;

#-----Extest----------
label "Extest_Begins";
tap_raw_shift : ir_tdi = EXTEST;
flush;
cycle 50;

@set tap_incremental_mode on;

label "Check";
cycle 1;
pass itpp "vector: clkout_src_n_1(X) clkout_src_p_1(X) clkout_src_n_0(X) clkout_src_p_0(X) clkout_src_n_2(X) clkout_src_p_2(X) clkout_src_n_3(X) clkout_src_p_3(X) clkout_src_n_5(X) clkout_src_p_5(X) clkout_src_n_4(X) clkout_src_p_4(X) clkout_src_n_7(X) clkout_src_p_7(X) clkout_src_n_6(X) clkout_src_p_6(X) clkout_src_n_9(X) clkout_src_p_9(X) clkout_src_n_8(X) clkout_src_p_8(X) clkout_src_n_10(X) clkout_src_p_10(X) clkout_src_n_11(X) clkout_src_p_11(X) clkout_src_n_13(X) clkout_src_p_13(X) clkout_src_n_12(X) clkout_src_p_12(X) usb2p_1(X) usb2n_1(X) usb2p_2(X) usb2n_2(X) usb2p_3(X) usb2n_3(X) usb2p_4(X) usb2n_4(X) usb2p_5(X) usb2n_5(X) usb2p_6(X) usb2n_6(X) usb2p_7(X) usb2n_7(X) usb2p_8(X) usb2n_8(X) usb2p_9(X) usb2n_9(X) usb2p_10(X) usb2n_10(X) usb2p_11(X) usb2n_11(X) usb2p_12(X) usb2n_12(X) usb2p_13(X) usb2n_13(X) usb2p_14(X) usb2n_14(X) usb31_1_txp(X) usb31_2_txp(X) usb31_3_txp(X) usb31_4_txp(X) usb31_5_txp(X) usb31_6_txp(X) usb31_7_txp(X) usb31_8_txp(X) usb31_9_txp(X) usb31_10_txp(X) pcie_24_txp(X) pcie_23_txp(X) pcie_22_txp(X) pcie_21_txp(X) gpp_b_0_pcie_lnk_down(X) gpp_b_1_ish_uart0_rtsb_gspi2_cs1b(X) gpp_b_2_ish_gp_8(X) gpp_b_3_cpu_gp_2(X) gpp_b_4_cpu_gp_3(X) gpp_b_5_sx_exit_holdoffb_ish_gp_6_ieh_fatal_err2b(X) gpp_b_6_clkout_48(X) gpp_b_7_ish_gp_7(X) gpp_b_8_ish_gp_0(X) gpp_b_9_ish_gp_1(X) gpp_b_10_ish_gp_2(X) gpp_b_11_i2s_mclk(X) gpp_b_12_slp_s0b(X) gpp_b_13_pltrstb(X) gpp_b_14(X) gpp_b_15_ish_gp_3(X) gpp_b_16_ish_gp_4(X) gpp_b_17_ish_gp_5(X) gpp_b_18_pmcalertb(X) gpp_b_19_fusa_diagtest_en(X) gpp_b_20_fusa_diagtest_mode(X) gpp_b_21_sml1alertb_pchhotb(X) gpp_a_0_espi_io_0(X) gpp_a_1_espi_io_1(X) gpp_a_2_espi_io_2_suswarnb_suspwrdnack(X) gpp_a_4_espi_cs0b(X) gpp_a_5_espi_clk(X) gpp_a_6_espi_resetb(X) gpp_a_7_espi_cs1b(X) gpp_a_8_espi_cs2b(X) gpp_a_9_espi_cs3b(X) gpp_a_10_espi_alert0b(X) gpp_a_11_espi_alert1b(X) gpp_a_12_espi_alert2b(X) gpp_a_13_espi_alert3b(X) pwrbtnb_out(X) dmi_clkreqb(X) dir_espi_io_0(X) dir_espi_io_1(X) dir_espi_io_2(X) dir_espi_io_3(X) dir_espi_csb(X) dir_espi_resetb(X) dir_espi_clk(X) dir_espi_rclk(X) dir_espi_alertb(X) spi0_io_2(X) spi0_io_3(X) spi0_mosi_io_0(X) spi0_miso_io_1(X) spi0_tpm_csb(X) spi0_flash_0_csb(X) spi0_flash_1_csb(X) spi0_clk(X) gpp_h_0(X) gpp_h_1_srcclkreqb_8(X) gpp_h_2_srcclkreqb_9(X) gpp_h_3_srcclkreqb_10(X) gpp_h_4_srcclkreqb_11(X) gpp_h_5_usb2_ocb_0(X) gpp_h_6_usb2_ocb_1(X) gpp_h_7_usb2_ocb_2_gmii_mdc_1(X) gpp_h_8_usb2_ocb_3_gmii_mdio_1(X) gpp_h_9_sml2clk(X) gpp_h_10_sml2data(X) gpp_h_11_sml2alertb(X) gpp_h_12_sml3clk(X) gpp_h_13_sml3data(X) gpp_h_14_sml3alertb(X) gpp_h_15_sml4clk(X) gpp_h_16_sml4data(X) gpp_h_17_sml4alertb(X) gpp_h_18_ish_i2c1_sda_smib(X) gpp_h_19_ish_i2c1_scl_nmib(X) gpp_c_0_smbclk(X) gpp_c_1_smbdata(X) gpp_c_2_smbalertb(X) gpp_c_3_ish_uart0_rxd_sml0bdata_i2c2_sda(X) gpp_c_4_ish_uart0_txd_sml0bclk_i2c2_scl(X) gpp_c_5_sml0alertb(X) gpp_c_6_ish_i2c2_sda_i2c3_sda(X) gpp_c_7_ish_i2c2_scl_i2c3_scl(X) gpp_c_8_uart0_rxd(X) gpp_c_9_uart0_txd(X) gpp_c_10_uart0_rtsb(X) gpp_c_11_uart0_ctsb(X) gpp_c_12_uart1_rxd_ish_uart1_rxd(X) gpp_c_13_uart1_txd_ish_uart1_txd(X) gpp_c_14_uart1_rtsb_ish_uart1_rtsb(X) gpp_c_15_uart1_ctsb_ish_uart1_ctsb(X) gpp_c_16_usb2_ocb_4_i2c4_sda(X) gpp_c_17_usb2_ocb_5_i2c4_scl(X) gpp_c_18_usb2_ocb_6_i2c5_sda(X) gpp_c_19_usb2_ocb_7_i2c5_scl(X) gpp_c_20_uart2_rxd_cnv_mfuart0_rxd(X) gpp_c_21_uart2_txd_cnv_mfuart0_txd(X) gpp_c_22_uart2_rtsb_cnv_mfuart0_rts_b(X) gpp_c_23_uart2_ctsb_cnv_mfuart0_cts_b(X) mlk_clk(X) mlk_data(X) gpp_s_0_sndw0_clk_rgmii_auxts_0(X) gpp_s_1_sndw0_data0_rgmii_int_0(X) gpp_s_2_sndw1_clk_dmic_clk_a_0_rgmii_reset_0_sndw0_data1(X) gpp_s_3_sndw1_data_dmic_data_0_rgmii_pps_0_sndw0_data2(X) gpp_s_4_sndw2_clk_dmic_clk_b_0_rgmii_auxts_1_sndw0_data3(X) gpp_s_5_sndw2_data_dmic_clk_b_1_rgmii_int_1(X) gpp_s_6_sndw3_clk_dmic_clk_a_1_rgmii_reset_1(X) gpp_s_7_sndw3_data_dmic_data_1_rgmii_pps_1(X) gpp_e_0_sataxpcie_0_satagp_0(X) gpp_e_1_sataxpcie_1_satagp_1(X) gpp_e_2_sataxpcie_2_satagp_2(X) gpp_e_3_cpu_gp_0(X) gpp_e_4_sata_devslp_0(X) gpp_e_5_sata_devslp_1(X) gpp_e_6_sata_devslp_2(X) gpp_e_7_cpu_gp_1(X) gpp_e_8_sata_ledb(X) gpp_e_9_srcclkreqb_12(X) gpp_e_10_srcclkreqb_13(X) gpp_e_11_ish_gp_9(X) gpp_e_12_ish_gp_10(X) gpp_e_13_thc0_spi1_csb(X) gpp_e_14_thc0_spi1_clk(X) gpp_e_15_thc0_spi1_io_1(X) gpp_e_16_thc0_spi1_io_0(X) gpp_e_17_thc0_spi1_io_2(X) gpp_e_18_thc0_spi1_io_3(X) gpp_e_19_thc0_spi1_rstb(X) gpp_e_20_thc0_spi1_intb(X) gpp_e_21_ish_uart0_ctsb_sml0balertb(X) gpp_k_0_gsxdout(X) gpp_k_1_gsxsload(X) gpp_k_2_gsxdin(X) gpp_k_3_gsxsresetb(X) gpp_k_4_gsxclk(X) gpp_k_5_adr_complete(X) gpp_k_8_core_vid_0(X) gpp_k_9_core_vid_1(X) mlk_rstb(X) gpp_f_0_sataxpcie_3_satagp_3(X) gpp_f_1_sataxpcie_4_satagp_4(X) gpp_f_2_sataxpcie_5_satagp_5(X) gpp_f_3_sataxpcie_6_satagp_6(X) gpp_f_4_sataxpcie_7_satagp_7(X) gpp_f_5_sata_devslp_3(X) gpp_f_6_sata_devslp_4(X) gpp_f_7_sata_devslp_5(X) gpp_f_8_sata_devslp_6(X) gpp_f_9_sata_devslp_7_dir_espi_smi(X) gpp_f_10_sata_sclock_dir_espi_nmi(X) gpp_f_11_sata_sload_dir_espi_irq(X) gpp_f_12_sata_sdataout1_dir_espi_wake(X) gpp_f_13_sata_sdataout0_dir_espi_sci(X) gpp_f_14(X) gpp_f_15(X) gpp_f_16(X) gpp_f_17(X) gpp_f_18(X) gpp_f_19_dnx_force_reload(X) gpp_f_20_gmii_mdc_0(X) gpp_f_21_gmii_mdio_0(X) gpp_f_22_ieh_corr_err0b(X) gpp_f_23_ieh_nonfatal_err1b(X) pcie_1_txp(X) pcie_2_txp(X) pcie_3_lan_0a_txp(X) pcie_4_txp(X) pcie_5_txp(X) pcie_6_txp(X) pcie_7_lan_0b_txp(X) pcie_8_txp(X) pcie_9_tsn_0_txp(X) pcie_10_tsn_1_txp(X) pcie_11_txp(X) pcie_12_txp(X) pcie_17_sata_4_txp(X) pcie_18_sata_5_txp(X) pcie_19_sata_6_txp(X) pcie_20_sata_7_txp(X) pcie_13_sata_0_txp(X) pcie_14_sata_1_txp(X) pcie_15_sata_2_lan_0c_txp(X) pcie_16_sata_3_txp(X) cnv_wt_d0n(X) cnv_wt_d0p(X) cnv_wt_d1n(X) cnv_wt_d1p(X) cnv_wt_clkn(X) cnv_wt_clkp(X) gpp_d_0_srcclkreqb_0(X) gpp_d_1_srcclkreqb_1(X) gpp_d_2_srcclkreqb_2(X) gpp_d_3_srcclkreqb_3(X) gpp_d_4_sml1clk(X) gpp_d_5_i2s2_sfrm_cnv_rf_reset_b_dmic_data_0(X) gpp_d_6_i2s2_txd_modem_clkreq_dmic_clk_b_0(X) gpp_d_7_i2s2_rxd_dmic_data_1(X) gpp_d_8_i2s2_sclk_dmic_clk_a_0(X) gpp_d_9_sml0clk(X) gpp_d_10_sml0data(X) gpp_d_11_srcclkreqb_4(X) gpp_d_12_srcclkreqb_5(X) gpp_d_13_srcclkreqb_6(X) gpp_d_14_srcclkreqb_7(X) gpp_d_15_sml1data(X) gpp_d_16_gspi3_cs0b_thc1_spi2_csb(X) gpp_d_17_gspi3_clk_thc1_spi2_clk(X) gpp_d_18_gspi3_miso_thc1_spi2_io_0(X) gpp_d_19_gspi3_mosi_thc1_spi2_io_1(X) gpp_d_20_uart3_rxd_thc1_spi2_io_2(X) gpp_d_21_uart3_txd_thc1_spi2_io_3(X) gpp_d_22_uart3_rtsb_thc1_spi2_rstb(X) gpp_d_23_uart3_ctsb_thc1_spi2_intb(X) gpp_r_0_hda_bclk_i2s0_sclk_hdacpu_bclk_dmic_clk_a_1(X) gpp_r_1_hda_sync_i2s0_sfrm_dmic_clk_b_1(X) gpp_r_2_hda_sdo_i2s0_txd_hdacpu_sdo(X) gpp_r_3_hda_sdi_0_i2s0_rxd_hdacpu_sdi(X) gpp_r_4_hda_rstb(X) gpp_r_5_hda_sdi_1_i2s1_rxd(X) gpp_r_6_i2s1_txd(X) gpp_r_7_i2s1_sfrm(X) gpp_r_8_i2s1_sclk(X) gpp_r_9_ish_spi_csb_gspi2_cs0b(X) gpp_r_10_ish_spi_clk_gspi2_clk(X) gpp_r_11_ish_spi_miso_gspi2_miso(X) gpp_r_12_ish_spi_mosi_gspi2_mosi(X) gpp_j_0_cnv_pa_blanking(X) gpp_j_1_cnv_bri_dt_uart0_rtsb(X) gpp_j_2_cnv_bri_rsp_uart0_rxd(X) gpp_j_3_cnv_rgi_dt_uart0_txd(X) gpp_j_4_cnv_rgi_rsp_uart0_ctsb(X) gpp_j_5_cnv_mfuart2_rxd(X) gpp_j_6_cnv_mfuart2_txd(X) gpp_j_7_boothalt_b(X) gpp_j_8_rtcclkout(X) gpp_j_9_bpki3c_sda(X) gpp_j_10_bpki3c_scl(X) gpp_j_11_dam(X) gpp_j_12_hdacpu_sdi(X) gpp_j_13_hdacpu_sdo(X) gpp_j_14_hdacpu_bclk(X) gpp_j_15_aux_pwrgd(X) gpd_4_slp_s3b(X) gpd_5_slp_s4b(X) gpd_6_slp_ab(X) gpd_7(X) gpd_8_susclk(X) gpd_9_slp_wlanb(X) gpd_10_slp_s5b(X) gpd_11_lanphypc(X) gpd_12(X) slp_lanb(X) slp_susb(X) gpp_i_0_gspi0_cs1b(X) gpp_i_1_gspi1_cs1b(X) gpp_i_2_i2c0_sda_i3c0_sda(X) gpp_i_3_i2c0_scl_i3c0_scl(X) gpp_i_4_i2c1_sda(X) gpp_i_5_i2c1_scl(X) gpp_i_6_gspi0_cs0b(X) gpp_i_7_gspi0_clk(X) gpp_i_8_gspi0_miso(X) gpp_i_9_gspi0_mosi(X) gpp_i_10_gspi1_cs0b(X) gpp_i_11_gspi1_clk_nfc_clk(X) gpp_i_12_gspi1_miso_nfc_clkreq(X) gpp_i_13_gspi1_mosi(X) gpp_i_14_ish_i2c0_sda_ish_i3c0_sda(X) gpp_i_15_ish_i2c0_scl_ish_i3c0_scl(X) gpp_i_16_ish_gp_11(X) prdyb(X) preqb(X) cpupwrgd(X) pm_spare0(X) pm_spare1(X) trigger_in(X) trigger_out(X) fbrk_out_n(X) 4;";
pass itpp "vector: clkout_src_n_1(L) clkout_src_p_1(L) clkout_src_n_0(L) clkout_src_p_0(L) clkout_src_n_2(L) clkout_src_p_2(L) clkout_src_n_3(L) clkout_src_p_3(L) clkout_src_n_5(L) clkout_src_p_5(L) clkout_src_n_4(L) clkout_src_p_4(L) clkout_src_n_7(L) clkout_src_p_7(L) clkout_src_n_6(L) clkout_src_p_6(L) clkout_src_n_9(L) clkout_src_p_9(L) clkout_src_n_8(L) clkout_src_p_8(L) clkout_src_n_10(L) clkout_src_p_10(L) clkout_src_n_11(L) clkout_src_p_11(L) clkout_src_n_13(L) clkout_src_p_13(L) clkout_src_n_12(L) clkout_src_p_12(L) usb2p_1(L) usb2n_1(L) usb2p_2(L) usb2n_2(L) usb2p_3(L) usb2n_3(L) usb2p_4(L) usb2n_4(L) usb2p_5(L) usb2n_5(L) usb2p_6(L) usb2n_6(L) usb2p_7(L) usb2n_7(L) usb2p_8(L) usb2n_8(L) usb2p_9(L) usb2n_9(L) usb2p_10(L) usb2n_10(L) usb2p_11(L) usb2n_11(L) usb2p_12(L) usb2n_12(L) usb2p_13(L) usb2n_13(L) usb2p_14(L) usb2n_14(L) usb31_1_txp(L) usb31_2_txp(L) usb31_3_txp(L) usb31_4_txp(L) usb31_5_txp(L) usb31_6_txp(L) usb31_7_txp(L) usb31_8_txp(L) usb31_9_txp(L) usb31_10_txp(L) pcie_24_txp(L) pcie_23_txp(L) pcie_22_txp(L) pcie_21_txp(L) gpp_b_0_pcie_lnk_down(L) gpp_b_1_ish_uart0_rtsb_gspi2_cs1b(L) gpp_b_2_ish_gp_8(L) gpp_b_3_cpu_gp_2(L) gpp_b_4_cpu_gp_3(L) gpp_b_5_sx_exit_holdoffb_ish_gp_6_ieh_fatal_err2b(L) gpp_b_6_clkout_48(L) gpp_b_7_ish_gp_7(L) gpp_b_8_ish_gp_0(L) gpp_b_9_ish_gp_1(L) gpp_b_10_ish_gp_2(L) gpp_b_11_i2s_mclk(L) gpp_b_12_slp_s0b(L) gpp_b_13_pltrstb(L) gpp_b_14(L) gpp_b_15_ish_gp_3(L) gpp_b_16_ish_gp_4(L) gpp_b_17_ish_gp_5(L) gpp_b_18_pmcalertb(L) gpp_b_19_fusa_diagtest_en(L) gpp_b_20_fusa_diagtest_mode(L) gpp_b_21_sml1alertb_pchhotb(L) gpp_a_0_espi_io_0(L) gpp_a_1_espi_io_1(L) gpp_a_2_espi_io_2_suswarnb_suspwrdnack(L) gpp_a_4_espi_cs0b(L) gpp_a_5_espi_clk(L) gpp_a_6_espi_resetb(L) gpp_a_7_espi_cs1b(L) gpp_a_8_espi_cs2b(L) gpp_a_9_espi_cs3b(L) gpp_a_10_espi_alert0b(L) gpp_a_11_espi_alert1b(L) gpp_a_12_espi_alert2b(L) gpp_a_13_espi_alert3b(L) pwrbtnb_out(L) dmi_clkreqb(L) dir_espi_io_0(L) dir_espi_io_1(L) dir_espi_io_2(L) dir_espi_io_3(L) dir_espi_csb(L) dir_espi_resetb(L) dir_espi_clk(L) dir_espi_rclk(L) dir_espi_alertb(L) spi0_io_2(L) spi0_io_3(L) spi0_mosi_io_0(L) spi0_miso_io_1(L) spi0_tpm_csb(L) spi0_flash_0_csb(L) spi0_flash_1_csb(L) spi0_clk(L) gpp_h_0(L) gpp_h_1_srcclkreqb_8(L) gpp_h_2_srcclkreqb_9(L) gpp_h_3_srcclkreqb_10(L) gpp_h_4_srcclkreqb_11(L) gpp_h_5_usb2_ocb_0(L) gpp_h_6_usb2_ocb_1(L) gpp_h_7_usb2_ocb_2_gmii_mdc_1(L) gpp_h_8_usb2_ocb_3_gmii_mdio_1(L) gpp_h_9_sml2clk(L) gpp_h_10_sml2data(L) gpp_h_11_sml2alertb(L) gpp_h_12_sml3clk(L) gpp_h_13_sml3data(L) gpp_h_14_sml3alertb(L) gpp_h_15_sml4clk(L) gpp_h_16_sml4data(L) gpp_h_17_sml4alertb(L) gpp_h_18_ish_i2c1_sda_smib(L) gpp_h_19_ish_i2c1_scl_nmib(L) gpp_c_0_smbclk(L) gpp_c_1_smbdata(L) gpp_c_2_smbalertb(L) gpp_c_3_ish_uart0_rxd_sml0bdata_i2c2_sda(L) gpp_c_4_ish_uart0_txd_sml0bclk_i2c2_scl(L) gpp_c_5_sml0alertb(L) gpp_c_6_ish_i2c2_sda_i2c3_sda(L) gpp_c_7_ish_i2c2_scl_i2c3_scl(L) gpp_c_8_uart0_rxd(L) gpp_c_9_uart0_txd(L) gpp_c_10_uart0_rtsb(L) gpp_c_11_uart0_ctsb(L) gpp_c_12_uart1_rxd_ish_uart1_rxd(L) gpp_c_13_uart1_txd_ish_uart1_txd(L) gpp_c_14_uart1_rtsb_ish_uart1_rtsb(L) gpp_c_15_uart1_ctsb_ish_uart1_ctsb(L) gpp_c_16_usb2_ocb_4_i2c4_sda(L) gpp_c_17_usb2_ocb_5_i2c4_scl(L) gpp_c_18_usb2_ocb_6_i2c5_sda(L) gpp_c_19_usb2_ocb_7_i2c5_scl(L) gpp_c_20_uart2_rxd_cnv_mfuart0_rxd(L) gpp_c_21_uart2_txd_cnv_mfuart0_txd(L) gpp_c_22_uart2_rtsb_cnv_mfuart0_rts_b(L) gpp_c_23_uart2_ctsb_cnv_mfuart0_cts_b(L) mlk_clk(L) mlk_data(L) gpp_s_0_sndw0_clk_rgmii_auxts_0(L) gpp_s_1_sndw0_data0_rgmii_int_0(L) gpp_s_2_sndw1_clk_dmic_clk_a_0_rgmii_reset_0_sndw0_data1(L) gpp_s_3_sndw1_data_dmic_data_0_rgmii_pps_0_sndw0_data2(L) gpp_s_4_sndw2_clk_dmic_clk_b_0_rgmii_auxts_1_sndw0_data3(L) gpp_s_5_sndw2_data_dmic_clk_b_1_rgmii_int_1(L) gpp_s_6_sndw3_clk_dmic_clk_a_1_rgmii_reset_1(L) gpp_s_7_sndw3_data_dmic_data_1_rgmii_pps_1(L) gpp_e_0_sataxpcie_0_satagp_0(L) gpp_e_1_sataxpcie_1_satagp_1(L) gpp_e_2_sataxpcie_2_satagp_2(L) gpp_e_3_cpu_gp_0(L) gpp_e_4_sata_devslp_0(L) gpp_e_5_sata_devslp_1(L) gpp_e_6_sata_devslp_2(L) gpp_e_7_cpu_gp_1(L) gpp_e_8_sata_ledb(L) gpp_e_9_srcclkreqb_12(L) gpp_e_10_srcclkreqb_13(L) gpp_e_11_ish_gp_9(L) gpp_e_12_ish_gp_10(L) gpp_e_13_thc0_spi1_csb(L) gpp_e_14_thc0_spi1_clk(L) gpp_e_15_thc0_spi1_io_1(L) gpp_e_16_thc0_spi1_io_0(L) gpp_e_17_thc0_spi1_io_2(L) gpp_e_18_thc0_spi1_io_3(L) gpp_e_19_thc0_spi1_rstb(L) gpp_e_20_thc0_spi1_intb(L) gpp_e_21_ish_uart0_ctsb_sml0balertb(L) gpp_k_0_gsxdout(L) gpp_k_1_gsxsload(L) gpp_k_2_gsxdin(L) gpp_k_3_gsxsresetb(L) gpp_k_4_gsxclk(L) gpp_k_5_adr_complete(L) gpp_k_8_core_vid_0(L) gpp_k_9_core_vid_1(L) mlk_rstb(L) gpp_f_0_sataxpcie_3_satagp_3(L) gpp_f_1_sataxpcie_4_satagp_4(L) gpp_f_2_sataxpcie_5_satagp_5(L) gpp_f_3_sataxpcie_6_satagp_6(L) gpp_f_4_sataxpcie_7_satagp_7(L) gpp_f_5_sata_devslp_3(L) gpp_f_6_sata_devslp_4(L) gpp_f_7_sata_devslp_5(L) gpp_f_8_sata_devslp_6(L) gpp_f_9_sata_devslp_7_dir_espi_smi(L) gpp_f_10_sata_sclock_dir_espi_nmi(L) gpp_f_11_sata_sload_dir_espi_irq(L) gpp_f_12_sata_sdataout1_dir_espi_wake(L) gpp_f_13_sata_sdataout0_dir_espi_sci(L) gpp_f_14(L) gpp_f_15(L) gpp_f_16(L) gpp_f_17(L) gpp_f_18(L) gpp_f_19_dnx_force_reload(L) gpp_f_20_gmii_mdc_0(L) gpp_f_21_gmii_mdio_0(L) gpp_f_22_ieh_corr_err0b(L) gpp_f_23_ieh_nonfatal_err1b(L) pcie_1_txp(L) pcie_2_txp(L) pcie_3_lan_0a_txp(L) pcie_4_txp(L) pcie_5_txp(L) pcie_6_txp(L) pcie_7_lan_0b_txp(L) pcie_8_txp(L) pcie_9_tsn_0_txp(L) pcie_10_tsn_1_txp(L) pcie_11_txp(L) pcie_12_txp(L) pcie_17_sata_4_txp(L) pcie_18_sata_5_txp(L) pcie_19_sata_6_txp(L) pcie_20_sata_7_txp(L) pcie_13_sata_0_txp(L) pcie_14_sata_1_txp(L) pcie_15_sata_2_lan_0c_txp(L) pcie_16_sata_3_txp(L) cnv_wt_d0n(L) cnv_wt_d0p(L) cnv_wt_d1n(L) cnv_wt_d1p(L) cnv_wt_clkn(L) cnv_wt_clkp(L) gpp_d_0_srcclkreqb_0(L) gpp_d_1_srcclkreqb_1(L) gpp_d_2_srcclkreqb_2(L) gpp_d_3_srcclkreqb_3(L) gpp_d_4_sml1clk(L) gpp_d_5_i2s2_sfrm_cnv_rf_reset_b_dmic_data_0(L) gpp_d_6_i2s2_txd_modem_clkreq_dmic_clk_b_0(L) gpp_d_7_i2s2_rxd_dmic_data_1(L) gpp_d_8_i2s2_sclk_dmic_clk_a_0(L) gpp_d_9_sml0clk(L) gpp_d_10_sml0data(L) gpp_d_11_srcclkreqb_4(L) gpp_d_12_srcclkreqb_5(L) gpp_d_13_srcclkreqb_6(L) gpp_d_14_srcclkreqb_7(L) gpp_d_15_sml1data(L) gpp_d_16_gspi3_cs0b_thc1_spi2_csb(L) gpp_d_17_gspi3_clk_thc1_spi2_clk(L) gpp_d_18_gspi3_miso_thc1_spi2_io_0(L) gpp_d_19_gspi3_mosi_thc1_spi2_io_1(L) gpp_d_20_uart3_rxd_thc1_spi2_io_2(L) gpp_d_21_uart3_txd_thc1_spi2_io_3(L) gpp_d_22_uart3_rtsb_thc1_spi2_rstb(L) gpp_d_23_uart3_ctsb_thc1_spi2_intb(L) gpp_r_0_hda_bclk_i2s0_sclk_hdacpu_bclk_dmic_clk_a_1(L) gpp_r_1_hda_sync_i2s0_sfrm_dmic_clk_b_1(L) gpp_r_2_hda_sdo_i2s0_txd_hdacpu_sdo(L) gpp_r_3_hda_sdi_0_i2s0_rxd_hdacpu_sdi(L) gpp_r_4_hda_rstb(L) gpp_r_5_hda_sdi_1_i2s1_rxd(L) gpp_r_6_i2s1_txd(L) gpp_r_7_i2s1_sfrm(L) gpp_r_8_i2s1_sclk(L) gpp_r_9_ish_spi_csb_gspi2_cs0b(L) gpp_r_10_ish_spi_clk_gspi2_clk(L) gpp_r_11_ish_spi_miso_gspi2_miso(L) gpp_r_12_ish_spi_mosi_gspi2_mosi(L) gpp_j_0_cnv_pa_blanking(L) gpp_j_1_cnv_bri_dt_uart0_rtsb(L) gpp_j_2_cnv_bri_rsp_uart0_rxd(L) gpp_j_3_cnv_rgi_dt_uart0_txd(L) gpp_j_4_cnv_rgi_rsp_uart0_ctsb(L) gpp_j_5_cnv_mfuart2_rxd(L) gpp_j_6_cnv_mfuart2_txd(L) gpp_j_7_boothalt_b(L) gpp_j_8_rtcclkout(L) gpp_j_9_bpki3c_sda(L) gpp_j_10_bpki3c_scl(L) gpp_j_11_dam(L) gpp_j_12_hdacpu_sdi(L) gpp_j_13_hdacpu_sdo(L) gpp_j_14_hdacpu_bclk(L) gpp_j_15_aux_pwrgd(L) gpd_4_slp_s3b(L) gpd_5_slp_s4b(L) gpd_6_slp_ab(L) gpd_7(L) gpd_8_susclk(L) gpd_9_slp_wlanb(L) gpd_10_slp_s5b(L) gpd_11_lanphypc(L) gpd_12(L) slp_lanb(L) slp_susb(L) gpp_i_0_gspi0_cs1b(L) gpp_i_1_gspi1_cs1b(L) gpp_i_2_i2c0_sda_i3c0_sda(L) gpp_i_3_i2c0_scl_i3c0_scl(L) gpp_i_4_i2c1_sda(L) gpp_i_5_i2c1_scl(L) gpp_i_6_gspi0_cs0b(L) gpp_i_7_gspi0_clk(L) gpp_i_8_gspi0_miso(L) gpp_i_9_gspi0_mosi(L) gpp_i_10_gspi1_cs0b(L) gpp_i_11_gspi1_clk_nfc_clk(L) gpp_i_12_gspi1_miso_nfc_clkreq(L) gpp_i_13_gspi1_mosi(L) gpp_i_14_ish_i2c0_sda_ish_i3c0_sda(L) gpp_i_15_ish_i2c0_scl_ish_i3c0_scl(L) gpp_i_16_ish_gp_11(L) prdyb(L) preqb(L) cpupwrgd(L) pm_spare0(L) pm_spare1(L) trigger_in(L) trigger_out(L) fbrk_out_n(L);";
pass itpp "vector: clkout_src_n_1(X) clkout_src_p_1(X) clkout_src_n_0(X) clkout_src_p_0(X) clkout_src_n_2(X) clkout_src_p_2(X) clkout_src_n_3(X) clkout_src_p_3(X) clkout_src_n_5(X) clkout_src_p_5(X) clkout_src_n_4(X) clkout_src_p_4(X) clkout_src_n_7(X) clkout_src_p_7(X) clkout_src_n_6(X) clkout_src_p_6(X) clkout_src_n_9(X) clkout_src_p_9(X) clkout_src_n_8(X) clkout_src_p_8(X) clkout_src_n_10(X) clkout_src_p_10(X) clkout_src_n_11(X) clkout_src_p_11(X) clkout_src_n_13(X) clkout_src_p_13(X) clkout_src_n_12(X) clkout_src_p_12(X) usb2p_1(X) usb2n_1(X) usb2p_2(X) usb2n_2(X) usb2p_3(X) usb2n_3(X) usb2p_4(X) usb2n_4(X) usb2p_5(X) usb2n_5(X) usb2p_6(X) usb2n_6(X) usb2p_7(X) usb2n_7(X) usb2p_8(X) usb2n_8(X) usb2p_9(X) usb2n_9(X) usb2p_10(X) usb2n_10(X) usb2p_11(X) usb2n_11(X) usb2p_12(X) usb2n_12(X) usb2p_13(X) usb2n_13(X) usb2p_14(X) usb2n_14(X) usb31_1_txp(X) usb31_2_txp(X) usb31_3_txp(X) usb31_4_txp(X) usb31_5_txp(X) usb31_6_txp(X) usb31_7_txp(X) usb31_8_txp(X) usb31_9_txp(X) usb31_10_txp(X) pcie_24_txp(X) pcie_23_txp(X) pcie_22_txp(X) pcie_21_txp(X) gpp_b_0_pcie_lnk_down(X) gpp_b_1_ish_uart0_rtsb_gspi2_cs1b(X) gpp_b_2_ish_gp_8(X) gpp_b_3_cpu_gp_2(X) gpp_b_4_cpu_gp_3(X) gpp_b_5_sx_exit_holdoffb_ish_gp_6_ieh_fatal_err2b(X) gpp_b_6_clkout_48(X) gpp_b_7_ish_gp_7(X) gpp_b_8_ish_gp_0(X) gpp_b_9_ish_gp_1(X) gpp_b_10_ish_gp_2(X) gpp_b_11_i2s_mclk(X) gpp_b_12_slp_s0b(X) gpp_b_13_pltrstb(X) gpp_b_14(X) gpp_b_15_ish_gp_3(X) gpp_b_16_ish_gp_4(X) gpp_b_17_ish_gp_5(X) gpp_b_18_pmcalertb(X) gpp_b_19_fusa_diagtest_en(X) gpp_b_20_fusa_diagtest_mode(X) gpp_b_21_sml1alertb_pchhotb(X) gpp_a_0_espi_io_0(X) gpp_a_1_espi_io_1(X) gpp_a_2_espi_io_2_suswarnb_suspwrdnack(X) gpp_a_4_espi_cs0b(X) gpp_a_5_espi_clk(X) gpp_a_6_espi_resetb(X) gpp_a_7_espi_cs1b(X) gpp_a_8_espi_cs2b(X) gpp_a_9_espi_cs3b(X) gpp_a_10_espi_alert0b(X) gpp_a_11_espi_alert1b(X) gpp_a_12_espi_alert2b(X) gpp_a_13_espi_alert3b(X) pwrbtnb_out(X) dmi_clkreqb(X) dir_espi_io_0(X) dir_espi_io_1(X) dir_espi_io_2(X) dir_espi_io_3(X) dir_espi_csb(X) dir_espi_resetb(X) dir_espi_clk(X) dir_espi_rclk(X) dir_espi_alertb(X) spi0_io_2(X) spi0_io_3(X) spi0_mosi_io_0(X) spi0_miso_io_1(X) spi0_tpm_csb(X) spi0_flash_0_csb(X) spi0_flash_1_csb(X) spi0_clk(X) gpp_h_0(X) gpp_h_1_srcclkreqb_8(X) gpp_h_2_srcclkreqb_9(X) gpp_h_3_srcclkreqb_10(X) gpp_h_4_srcclkreqb_11(X) gpp_h_5_usb2_ocb_0(X) gpp_h_6_usb2_ocb_1(X) gpp_h_7_usb2_ocb_2_gmii_mdc_1(X) gpp_h_8_usb2_ocb_3_gmii_mdio_1(X) gpp_h_9_sml2clk(X) gpp_h_10_sml2data(X) gpp_h_11_sml2alertb(X) gpp_h_12_sml3clk(X) gpp_h_13_sml3data(X) gpp_h_14_sml3alertb(X) gpp_h_15_sml4clk(X) gpp_h_16_sml4data(X) gpp_h_17_sml4alertb(X) gpp_h_18_ish_i2c1_sda_smib(X) gpp_h_19_ish_i2c1_scl_nmib(X) gpp_c_0_smbclk(X) gpp_c_1_smbdata(X) gpp_c_2_smbalertb(X) gpp_c_3_ish_uart0_rxd_sml0bdata_i2c2_sda(X) gpp_c_4_ish_uart0_txd_sml0bclk_i2c2_scl(X) gpp_c_5_sml0alertb(X) gpp_c_6_ish_i2c2_sda_i2c3_sda(X) gpp_c_7_ish_i2c2_scl_i2c3_scl(X) gpp_c_8_uart0_rxd(X) gpp_c_9_uart0_txd(X) gpp_c_10_uart0_rtsb(X) gpp_c_11_uart0_ctsb(X) gpp_c_12_uart1_rxd_ish_uart1_rxd(X) gpp_c_13_uart1_txd_ish_uart1_txd(X) gpp_c_14_uart1_rtsb_ish_uart1_rtsb(X) gpp_c_15_uart1_ctsb_ish_uart1_ctsb(X) gpp_c_16_usb2_ocb_4_i2c4_sda(X) gpp_c_17_usb2_ocb_5_i2c4_scl(X) gpp_c_18_usb2_ocb_6_i2c5_sda(X) gpp_c_19_usb2_ocb_7_i2c5_scl(X) gpp_c_20_uart2_rxd_cnv_mfuart0_rxd(X) gpp_c_21_uart2_txd_cnv_mfuart0_txd(X) gpp_c_22_uart2_rtsb_cnv_mfuart0_rts_b(X) gpp_c_23_uart2_ctsb_cnv_mfuart0_cts_b(X) mlk_clk(X) mlk_data(X) gpp_s_0_sndw0_clk_rgmii_auxts_0(X) gpp_s_1_sndw0_data0_rgmii_int_0(X) gpp_s_2_sndw1_clk_dmic_clk_a_0_rgmii_reset_0_sndw0_data1(X) gpp_s_3_sndw1_data_dmic_data_0_rgmii_pps_0_sndw0_data2(X) gpp_s_4_sndw2_clk_dmic_clk_b_0_rgmii_auxts_1_sndw0_data3(X) gpp_s_5_sndw2_data_dmic_clk_b_1_rgmii_int_1(X) gpp_s_6_sndw3_clk_dmic_clk_a_1_rgmii_reset_1(X) gpp_s_7_sndw3_data_dmic_data_1_rgmii_pps_1(X) gpp_e_0_sataxpcie_0_satagp_0(X) gpp_e_1_sataxpcie_1_satagp_1(X) gpp_e_2_sataxpcie_2_satagp_2(X) gpp_e_3_cpu_gp_0(X) gpp_e_4_sata_devslp_0(X) gpp_e_5_sata_devslp_1(X) gpp_e_6_sata_devslp_2(X) gpp_e_7_cpu_gp_1(X) gpp_e_8_sata_ledb(X) gpp_e_9_srcclkreqb_12(X) gpp_e_10_srcclkreqb_13(X) gpp_e_11_ish_gp_9(X) gpp_e_12_ish_gp_10(X) gpp_e_13_thc0_spi1_csb(X) gpp_e_14_thc0_spi1_clk(X) gpp_e_15_thc0_spi1_io_1(X) gpp_e_16_thc0_spi1_io_0(X) gpp_e_17_thc0_spi1_io_2(X) gpp_e_18_thc0_spi1_io_3(X) gpp_e_19_thc0_spi1_rstb(X) gpp_e_20_thc0_spi1_intb(X) gpp_e_21_ish_uart0_ctsb_sml0balertb(X) gpp_k_0_gsxdout(X) gpp_k_1_gsxsload(X) gpp_k_2_gsxdin(X) gpp_k_3_gsxsresetb(X) gpp_k_4_gsxclk(X) gpp_k_5_adr_complete(X) gpp_k_8_core_vid_0(X) gpp_k_9_core_vid_1(X) mlk_rstb(X) gpp_f_0_sataxpcie_3_satagp_3(X) gpp_f_1_sataxpcie_4_satagp_4(X) gpp_f_2_sataxpcie_5_satagp_5(X) gpp_f_3_sataxpcie_6_satagp_6(X) gpp_f_4_sataxpcie_7_satagp_7(X) gpp_f_5_sata_devslp_3(X) gpp_f_6_sata_devslp_4(X) gpp_f_7_sata_devslp_5(X) gpp_f_8_sata_devslp_6(X) gpp_f_9_sata_devslp_7_dir_espi_smi(X) gpp_f_10_sata_sclock_dir_espi_nmi(X) gpp_f_11_sata_sload_dir_espi_irq(X) gpp_f_12_sata_sdataout1_dir_espi_wake(X) gpp_f_13_sata_sdataout0_dir_espi_sci(X) gpp_f_14(X) gpp_f_15(X) gpp_f_16(X) gpp_f_17(X) gpp_f_18(X) gpp_f_19_dnx_force_reload(X) gpp_f_20_gmii_mdc_0(X) gpp_f_21_gmii_mdio_0(X) gpp_f_22_ieh_corr_err0b(X) gpp_f_23_ieh_nonfatal_err1b(X) pcie_1_txp(X) pcie_2_txp(X) pcie_3_lan_0a_txp(X) pcie_4_txp(X) pcie_5_txp(X) pcie_6_txp(X) pcie_7_lan_0b_txp(X) pcie_8_txp(X) pcie_9_tsn_0_txp(X) pcie_10_tsn_1_txp(X) pcie_11_txp(X) pcie_12_txp(X) pcie_17_sata_4_txp(X) pcie_18_sata_5_txp(X) pcie_19_sata_6_txp(X) pcie_20_sata_7_txp(X) pcie_13_sata_0_txp(X) pcie_14_sata_1_txp(X) pcie_15_sata_2_lan_0c_txp(X) pcie_16_sata_3_txp(X) cnv_wt_d0n(X) cnv_wt_d0p(X) cnv_wt_d1n(X) cnv_wt_d1p(X) cnv_wt_clkn(X) cnv_wt_clkp(X) gpp_d_0_srcclkreqb_0(X) gpp_d_1_srcclkreqb_1(X) gpp_d_2_srcclkreqb_2(X) gpp_d_3_srcclkreqb_3(X) gpp_d_4_sml1clk(X) gpp_d_5_i2s2_sfrm_cnv_rf_reset_b_dmic_data_0(X) gpp_d_6_i2s2_txd_modem_clkreq_dmic_clk_b_0(X) gpp_d_7_i2s2_rxd_dmic_data_1(X) gpp_d_8_i2s2_sclk_dmic_clk_a_0(X) gpp_d_9_sml0clk(X) gpp_d_10_sml0data(X) gpp_d_11_srcclkreqb_4(X) gpp_d_12_srcclkreqb_5(X) gpp_d_13_srcclkreqb_6(X) gpp_d_14_srcclkreqb_7(X) gpp_d_15_sml1data(X) gpp_d_16_gspi3_cs0b_thc1_spi2_csb(X) gpp_d_17_gspi3_clk_thc1_spi2_clk(X) gpp_d_18_gspi3_miso_thc1_spi2_io_0(X) gpp_d_19_gspi3_mosi_thc1_spi2_io_1(X) gpp_d_20_uart3_rxd_thc1_spi2_io_2(X) gpp_d_21_uart3_txd_thc1_spi2_io_3(X) gpp_d_22_uart3_rtsb_thc1_spi2_rstb(X) gpp_d_23_uart3_ctsb_thc1_spi2_intb(X) gpp_r_0_hda_bclk_i2s0_sclk_hdacpu_bclk_dmic_clk_a_1(X) gpp_r_1_hda_sync_i2s0_sfrm_dmic_clk_b_1(X) gpp_r_2_hda_sdo_i2s0_txd_hdacpu_sdo(X) gpp_r_3_hda_sdi_0_i2s0_rxd_hdacpu_sdi(X) gpp_r_4_hda_rstb(X) gpp_r_5_hda_sdi_1_i2s1_rxd(X) gpp_r_6_i2s1_txd(X) gpp_r_7_i2s1_sfrm(X) gpp_r_8_i2s1_sclk(X) gpp_r_9_ish_spi_csb_gspi2_cs0b(X) gpp_r_10_ish_spi_clk_gspi2_clk(X) gpp_r_11_ish_spi_miso_gspi2_miso(X) gpp_r_12_ish_spi_mosi_gspi2_mosi(X) gpp_j_0_cnv_pa_blanking(X) gpp_j_1_cnv_bri_dt_uart0_rtsb(X) gpp_j_2_cnv_bri_rsp_uart0_rxd(X) gpp_j_3_cnv_rgi_dt_uart0_txd(X) gpp_j_4_cnv_rgi_rsp_uart0_ctsb(X) gpp_j_5_cnv_mfuart2_rxd(X) gpp_j_6_cnv_mfuart2_txd(X) gpp_j_7_boothalt_b(X) gpp_j_8_rtcclkout(X) gpp_j_9_bpki3c_sda(X) gpp_j_10_bpki3c_scl(X) gpp_j_11_dam(X) gpp_j_12_hdacpu_sdi(X) gpp_j_13_hdacpu_sdo(X) gpp_j_14_hdacpu_bclk(X) gpp_j_15_aux_pwrgd(X) gpd_4_slp_s3b(X) gpd_5_slp_s4b(X) gpd_6_slp_ab(X) gpd_7(X) gpd_8_susclk(X) gpd_9_slp_wlanb(X) gpd_10_slp_s5b(X) gpd_11_lanphypc(X) gpd_12(X) slp_lanb(X) slp_susb(X) gpp_i_0_gspi0_cs1b(X) gpp_i_1_gspi1_cs1b(X) gpp_i_2_i2c0_sda_i3c0_sda(X) gpp_i_3_i2c0_scl_i3c0_scl(X) gpp_i_4_i2c1_sda(X) gpp_i_5_i2c1_scl(X) gpp_i_6_gspi0_cs0b(X) gpp_i_7_gspi0_clk(X) gpp_i_8_gspi0_miso(X) gpp_i_9_gspi0_mosi(X) gpp_i_10_gspi1_cs0b(X) gpp_i_11_gspi1_clk_nfc_clk(X) gpp_i_12_gspi1_miso_nfc_clkreq(X) gpp_i_13_gspi1_mosi(X) gpp_i_14_ish_i2c0_sda_ish_i3c0_sda(X) gpp_i_15_ish_i2c0_scl_ish_i3c0_scl(X) gpp_i_16_ish_gp_11(X) prdyb(X) preqb(X) cpupwrgd(X) pm_spare0(X) pm_spare1(X) trigger_in(X) trigger_out(X) fbrk_out_n(X) 3;";
flush;
