INFO-FLOW: Workspace C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1 opened at Thu May 04 14:32:35 -0500 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.081 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.127 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.167 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.271 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -library=hls 
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
Execute     config_export -library=hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=xilinx 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
Execute     config_export -vendor=xilinx 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
Execute     config_export -version=1.1.0 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.449 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.107 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.187 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
Execute   source ./matrix-multiplyer-kv260/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
Execute     set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
Execute     set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
Execute     set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
Execute     set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
Execute     set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
Execute     set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
Execute     set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
Execute     set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
Execute     set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.107 seconds; current allocated memory: 98.660 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix-multiplyer-kv260/dot_product.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling matrix-multiplyer-kv260/dot_product.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang matrix-multiplyer-kv260/dot_product.cpp -foptimization-record-file=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.cpp.clang.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.cpp.clang.err.log 
Command       ap_eval done; 0.382 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top dot_product_interface -name=dot_product_interface 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/clang.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 4.089 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.249 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.859 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.167 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 7.413 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 8.219 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 4.031 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:7:9)
WARNING: [HLS 214-169] There are a total of 6 such instances of non-canonical statements in the dataflow region (C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/directives.tcl:7:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 matrix-multiplyer-kv260/dot_product.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file matrix-multiplyer-kv260/dot_product.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.pp.0.cpp.clang.err.log 
Command       ap_eval done; 4.329 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.905 seconds; current allocated memory: 103.867 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product.g.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.02 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.023 sec.
Execute       run_link_or_opt -opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dot_product_interface -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dot_product_interface -reflow-float-conversion -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.101 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.105 sec.
Execute       run_link_or_opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.124 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.127 sec.
Execute       run_link_or_opt -opt -out C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dot_product_interface 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dot_product_interface -mllvm -hls-db-dir -mllvm C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.475 sec.
WARNING: [HLS 214-273] In function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (matrix-multiplyer-kv260/dot_product.cpp:12:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1420:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:0)
WARNING: [HLS 214-273] In function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:801:0)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1270:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1347:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<16, 16, true>::plus ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 17, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1367:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator+=<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<16, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<8, 8, true>::mult ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator*<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:20:17)
INFO: [HLS 214-131] Inlining function 'void dot_product<1024ul, 1024ul, 1024ul>(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024ul], int, int, int)' into 'dot_product_interface(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1024], int, int, int)' (matrix-multiplyer-kv260/dot_product.cpp:8:2)
WARNING: [HLS 214-203] Replacing invalid offset value '0' with '1048576' for s_axilite port 'A'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '4' with '2097152' for s_axilite port 'B'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '8' with '3145728' for s_axilite port 'C'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '12' with '24' for s_axilite port 'm'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
WARNING: [HLS 214-203] Replacing invalid offset value '20' with '32' for s_axilite port 'h'. (matrix-multiplyer-kv260/dot_product.cpp:7:91)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.752 seconds; current allocated memory: 104.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.006 seconds; current allocated memory: 104.949 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dot_product_interface -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.0.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 119.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.1.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 131.238 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.g.1.bc to C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.1.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'SUM' (matrix-multiplyer-kv260/dot_product.cpp:13) in function 'dot_product_interface' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_L1_proc' (matrix-multiplyer-kv260/dot_product.cpp:16) to a process function for dataflow in function 'dot_product_interface'.
INFO: [XFORM 203-712] Applying dataflow to function 'dot_product_interface' (matrix-multiplyer-kv260/dot_product.cpp:7), detected/extracted 1 process function(s): 
	 'Loop_L1_proc'.
Command         transform done; 0.126 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 164.125 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.2.bc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'L2' (matrix-multiplyer-kv260/dot_product.cpp:13:8) in function 'Loop_L1_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (matrix-multiplyer-kv260/dot_product.cpp:16:18) in function 'Loop_L1_proc'.
Command         transform done; 0.175 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 178.254 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.694 sec.
Command     elaborate done; 41.379 sec.
Execute     ap_eval exec zip -j C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.129 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dot_product_interface' ...
Execute       ap_set_top_model dot_product_interface 
Execute       get_model_list dot_product_interface -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dot_product_interface 
Execute       preproc_iomode -model Loop_L1_proc 
Execute       preproc_iomode -model Loop_L1_proc_Pipeline_SUM 
Execute       get_model_list dot_product_interface -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO-FLOW: Configuring Module : Loop_L1_proc_Pipeline_SUM ...
Execute       set_default_model Loop_L1_proc_Pipeline_SUM 
Execute       apply_spec_resource_limit Loop_L1_proc_Pipeline_SUM 
INFO-FLOW: Configuring Module : Loop_L1_proc ...
Execute       set_default_model Loop_L1_proc 
Execute       apply_spec_resource_limit Loop_L1_proc 
INFO-FLOW: Configuring Module : dot_product_interface ...
Execute       set_default_model dot_product_interface 
Execute       apply_spec_resource_limit dot_product_interface 
INFO-FLOW: Model list for preprocess: Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO-FLOW: Preprocessing Module: Loop_L1_proc_Pipeline_SUM ...
Execute       set_default_model Loop_L1_proc_Pipeline_SUM 
Execute       cdfg_preprocess -model Loop_L1_proc_Pipeline_SUM 
Execute       rtl_gen_preprocess Loop_L1_proc_Pipeline_SUM 
INFO-FLOW: Preprocessing Module: Loop_L1_proc ...
Execute       set_default_model Loop_L1_proc 
Execute       cdfg_preprocess -model Loop_L1_proc 
Execute       rtl_gen_preprocess Loop_L1_proc 
INFO-FLOW: Preprocessing Module: dot_product_interface ...
Execute       set_default_model dot_product_interface 
Execute       cdfg_preprocess -model dot_product_interface 
Execute       rtl_gen_preprocess dot_product_interface 
INFO-FLOW: Model list for synthesis: Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_L1_proc_Pipeline_SUM 
Execute       schedule -model Loop_L1_proc_Pipeline_SUM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'SUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'SUM'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.108 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 182.223 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_L1_proc_Pipeline_SUM.
Execute       set_default_model Loop_L1_proc_Pipeline_SUM 
Execute       bind -model Loop_L1_proc_Pipeline_SUM 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 183.488 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.bind.adb -f 
INFO-FLOW: Finish binding Loop_L1_proc_Pipeline_SUM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Loop_L1_proc 
Execute       schedule -model Loop_L1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 183.910 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_L1_proc.
Execute       set_default_model Loop_L1_proc 
Execute       bind -model Loop_L1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 184.066 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_L1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product_interface 
Execute       schedule -model dot_product_interface 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 184.246 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.sched.adb -f 
INFO-FLOW: Finish scheduling dot_product_interface.
Execute       set_default_model dot_product_interface 
Execute       bind -model dot_product_interface 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 184.320 MB.
Execute       syn_report -verbosereport -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.bind.adb -f 
INFO-FLOW: Finish binding dot_product_interface.
Execute       get_model_list dot_product_interface -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Loop_L1_proc_Pipeline_SUM 
Execute       rtl_gen_preprocess Loop_L1_proc 
Execute       rtl_gen_preprocess dot_product_interface 
INFO-FLOW: Model list for RTL generation: Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc_Pipeline_SUM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Loop_L1_proc_Pipeline_SUM -top_prefix dot_product_interface_ -sub_prefix dot_product_interface_ -mg_file C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_L1_proc_Pipeline_SUM' pipeline 'SUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc_Pipeline_SUM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 186.234 MB.
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_L1_proc_Pipeline_SUM -style xilinx -f -lang vhdl -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/vhdl/dot_product_interface_Loop_L1_proc_Pipeline_SUM 
Execute       gen_rtl Loop_L1_proc_Pipeline_SUM -style xilinx -f -lang vlog -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/verilog/dot_product_interface_Loop_L1_proc_Pipeline_SUM 
Execute       syn_report -csynth -model Loop_L1_proc_Pipeline_SUM -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/Loop_L1_proc_Pipeline_SUM_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Loop_L1_proc_Pipeline_SUM -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/Loop_L1_proc_Pipeline_SUM_csynth.xml 
Execute       syn_report -verbosereport -model Loop_L1_proc_Pipeline_SUM -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Loop_L1_proc_Pipeline_SUM -f -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.adb 
Execute       db_write -model Loop_L1_proc_Pipeline_SUM -bindview -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_L1_proc_Pipeline_SUM -p C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_L1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Loop_L1_proc -top_prefix dot_product_interface_ -sub_prefix dot_product_interface_ -mg_file C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_L1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 188.242 MB.
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl Loop_L1_proc -style xilinx -f -lang vhdl -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/vhdl/dot_product_interface_Loop_L1_proc 
Execute       gen_rtl Loop_L1_proc -style xilinx -f -lang vlog -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/verilog/dot_product_interface_Loop_L1_proc 
Execute       syn_report -csynth -model Loop_L1_proc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/Loop_L1_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Loop_L1_proc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/Loop_L1_proc_csynth.xml 
Execute       syn_report -verbosereport -model Loop_L1_proc -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model Loop_L1_proc -f -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.adb 
Execute       db_write -model Loop_L1_proc -bindview -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Loop_L1_proc -p C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_interface' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dot_product_interface -top_prefix  -sub_prefix dot_product_interface_ -mg_file C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/A' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/B' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/C' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dot_product_interface/h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dot_product_interface' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'n', 'm', 'h', 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_interface'.
Command       create_rtl_model done; 0.125 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 189.617 MB.
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product_interface -istop -style xilinx -f -lang vhdl -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/vhdl/dot_product_interface 
Execute       gen_rtl dot_product_interface -istop -style xilinx -f -lang vlog -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/verilog/dot_product_interface 
Execute       syn_report -csynth -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/dot_product_interface_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/dot_product_interface_csynth.xml 
Execute       syn_report -verbosereport -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model dot_product_interface -f -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.adb 
Execute       db_write -model dot_product_interface -bindview -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dot_product_interface -p C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface 
Execute       export_constraint_db -f -tool general -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.constraint.tcl 
Execute       syn_report -designview -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.design.xml 
Execute       syn_report -csynthDesign -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dot_product_interface -o C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.protoinst 
Execute       sc_get_clocks dot_product_interface 
Execute       sc_get_portdomain dot_product_interface 
INFO-FLOW: Model list for RTL component generation: Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO-FLOW: Handling components in module [Loop_L1_proc_Pipeline_SUM] ... 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.compgen.tcl 
INFO-FLOW: Found component dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1.
INFO-FLOW: Append model dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1
INFO-FLOW: Found component dot_product_interface_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dot_product_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Loop_L1_proc] ... 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.compgen.tcl 
INFO-FLOW: Found component dot_product_interface_mul_64ns_64ns_128_1_1.
INFO-FLOW: Append model dot_product_interface_mul_64ns_64ns_128_1_1
INFO-FLOW: Handling components in module [dot_product_interface] ... 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.tcl 
INFO-FLOW: Found component dot_product_interface_control_s_axi.
INFO-FLOW: Append model dot_product_interface_control_s_axi
INFO-FLOW: Append model Loop_L1_proc_Pipeline_SUM
INFO-FLOW: Append model Loop_L1_proc
INFO-FLOW: Append model dot_product_interface
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1 dot_product_interface_flow_control_loop_pipe_sequential_init dot_product_interface_mul_64ns_64ns_128_1_1 dot_product_interface_control_s_axi Loop_L1_proc_Pipeline_SUM Loop_L1_proc dot_product_interface
INFO-FLOW: Generating C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1
INFO-FLOW: To file: write model dot_product_interface_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dot_product_interface_mul_64ns_64ns_128_1_1
INFO-FLOW: To file: write model dot_product_interface_control_s_axi
INFO-FLOW: To file: write model Loop_L1_proc_Pipeline_SUM
INFO-FLOW: To file: write model Loop_L1_proc
INFO-FLOW: To file: write model dot_product_interface
INFO-FLOW: Generating C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/vlog' tclDir='C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db' modelList='dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1
dot_product_interface_flow_control_loop_pipe_sequential_init
dot_product_interface_mul_64ns_64ns_128_1_1
dot_product_interface_control_s_axi
Loop_L1_proc_Pipeline_SUM
Loop_L1_proc
dot_product_interface
' expOnly='0'
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.compgen.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 193.039 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dot_product_interface_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dot_product_interface
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1
dot_product_interface_flow_control_loop_pipe_sequential_init
dot_product_interface_mul_64ns_64ns_128_1_1
dot_product_interface_control_s_axi
Loop_L1_proc_Pipeline_SUM
Loop_L1_proc
dot_product_interface
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.tbgen.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.tbgen.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.constraint.tcl 
Execute       sc_get_clocks dot_product_interface 
Execute       source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE dot_product_interface LOOP {} BUNDLEDNAME control DSP 0 BRAM 1536 URAM 0}} report_dict {TOPINST dot_product_interface MODULE2INSTS {dot_product_interface dot_product_interface Loop_L1_proc Loop_L1_proc_U0 Loop_L1_proc_Pipeline_SUM grp_Loop_L1_proc_Pipeline_SUM_fu_117} INST2MODULE {dot_product_interface dot_product_interface Loop_L1_proc_U0 Loop_L1_proc grp_Loop_L1_proc_Pipeline_SUM_fu_117 Loop_L1_proc_Pipeline_SUM} INSTDATA {dot_product_interface {DEPTH 1 CHILDREN Loop_L1_proc_U0} Loop_L1_proc_U0 {DEPTH 2 CHILDREN grp_Loop_L1_proc_Pipeline_SUM_fu_117} grp_Loop_L1_proc_Pipeline_SUM_fu_117 {DEPTH 3 CHILDREN {}}} MODULEDATA {Loop_L1_proc_Pipeline_SUM {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_2_fu_157_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:18 VARIABLE k_2 LOOP SUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1271_fu_171_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1271} VARIABLE add_ln1271 LOOP SUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_fu_207_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:1273} VARIABLE add_ln1273 LOOP SUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE mul_ln813 LOOP SUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_8ns_8_4_1_U1 SOURCE {C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot\ap_fixed_base.h:813} VARIABLE acc_V_1 LOOP SUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} Loop_L1_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_1_1_U10 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 15 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_180_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:14 VARIABLE add_ln14 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_195_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:14 VARIABLE i_2 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_253_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:22 VARIABLE add_ln22 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_269_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:16 VARIABLE j_1 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_275_p2 SOURCE matrix-multiplyer-kv260/dot_product.cpp:16 VARIABLE add_ln16 LOOP L1_L2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} dot_product_interface {AREA {DSP 16 BRAM 1536 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.214 seconds; current allocated memory: 198.914 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for dot_product_interface.
INFO: [VLOG 209-307] Generating Verilog RTL for dot_product_interface.
Execute       syn_report -model dot_product_interface -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 180.83 MHz
Command     autosyn done; 3.823 sec.
Command   csynth_design done; 45.355 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 45.355 seconds; current allocated memory: 100.520 MB.
Command ap_source done; 57.229 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1 opened at Thu May 04 14:35:12 -0500 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 1.259 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.149 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.435 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -library=hls 
INFO: [HLS 200-1464] Running solution command: config_export -library=hls
Execute     config_export -library=hls 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=xilinx 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=xilinx
Execute     config_export -vendor=xilinx 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.1.0 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.1.0
Execute     config_export -version=1.1.0 
Command   open_solution done; 1.668 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.178 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library hls -rtl verilog -vendor xilinx -version 1.1.0 
Execute   source ./matrix-multiplyer-kv260/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./matrix-multiplyer-kv260/solution1/directives.tcl
Execute     set_directive_top -name dot_product_interface dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_top -name dot_product_interface dot_product_interface 
Execute     set_directive_dataflow dot_product_interface 
INFO: [HLS 200-1510] Running: set_directive_dataflow dot_product_interface 
Execute     set_directive_inline dot_product 
INFO: [HLS 200-1510] Running: set_directive_inline dot_product 
Execute     set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x0 dot_product_interface A 
Execute     set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x4 dot_product_interface B 
Execute     set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x8 dot_product_interface C 
Execute     set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0xC dot_product_interface m 
Execute     set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x10 dot_product_interface n 
Execute     set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite -offset 0x14 dot_product_interface h 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor xilinx -library hls -version 1.1.0
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=dot_product_interface xml_exists=0
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dot_product_interface
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=7 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='dot_product_interface_mac_muladd_8s_8s_8ns_8_4_1
dot_product_interface_flow_control_loop_pipe_sequential_init
dot_product_interface_mul_64ns_64ns_128_1_1
dot_product_interface_control_s_axi
Loop_L1_proc_Pipeline_SUM
Loop_L1_proc
dot_product_interface
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc_Pipeline_SUM.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/Loop_L1_proc.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.constraint.tcl 
Execute     sc_get_clocks dot_product_interface 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to dot_product_interface
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_1 C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.compgen.dataonly.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=dot_product_interface
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.rtl_wrap.cfg.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.constraint.tcl 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/dot_product_interface.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/tsope/AppData/Roaming/Xilinx/Vitis/matrix-multiplyer-kv260/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s matrix-multiplyer-kv260/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file matrix-multiplyer-kv260/solution1/impl/export.zip
Command   export_design done; 15.438 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.438 seconds; current allocated memory: 8.090 MB.
Command ap_source done; 27.456 sec.
Execute cleanup_all 
