// Seed: 3806456059
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    output supply0 id_3,
    output wor id_4,
    input wand id_5,
    output logic id_6,
    input supply1 id_7,
    input tri id_8
);
  assign id_4 = 1 == id_2;
  module_0(
      id_0, id_3, id_1, id_3
  );
  always @(posedge 1'h0) begin
    id_6 <= 1;
  end
endmodule
