{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 12.2.1 -fPIC -O3) */\\n\\n(* src = \\\"../riscv/core/riscv/riscv_fetch.v:42.1-267.10\\\" *)\\nmodule riscv_fetch(clk_i, rst_i, fetch_accept_i, icache_accept_i, icache_valid_i, icache_error_i, icache_inst_i, icache_page_fault_i, fetch_invalidate_i, branch_request_i, branch_pc_i, branch_priv_i, fetch_valid_o, fetch_instr_o, fetch_pc_o, fetch_fault_fetch_o, fetch_fault_page_o, icache_rd_o, icache_flush_o, icache_invalidate_o, icache_pc_o\\n, icache_priv_o, squash_decode_o);\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:201.1-209.25\\\" *)\\n  wire _000_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] _001_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:155.1-161.28\\\" *)\\n  wire _002_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] _003_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  wire [65:0] _004_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  wire _005_;\\n  wire _006_;\\n  wire _007_;\\n  wire _008_;\\n  wire _009_;\\n  wire _010_;\\n  wire _011_;\\n  wire _012_;\\n  wire _013_;\\n  wire _014_;\\n  wire _015_;\\n  wire _016_;\\n  wire _017_;\\n  wire _018_;\\n  wire _019_;\\n  wire _020_;\\n  wire _021_;\\n  wire _022_;\\n  wire _023_;\\n  wire _024_;\\n  wire _025_;\\n  wire _026_;\\n  wire _027_;\\n  wire _028_;\\n  wire _029_;\\n  wire _030_;\\n  wire _031_;\\n  wire _032_;\\n  wire _033_;\\n  wire _034_;\\n  wire _035_;\\n  wire _036_;\\n  wire _037_;\\n  wire _038_;\\n  wire _039_;\\n  wire _040_;\\n  wire _041_;\\n  wire _042_;\\n  wire _043_;\\n  wire _044_;\\n  wire _045_;\\n  wire _046_;\\n  wire _047_;\\n  wire _048_;\\n  wire _049_;\\n  wire _050_;\\n  wire _051_;\\n  wire _052_;\\n  wire _053_;\\n  wire _054_;\\n  wire _055_;\\n  wire _056_;\\n  wire _057_;\\n  wire _058_;\\n  wire _059_;\\n  wire _060_;\\n  wire _061_;\\n  wire _062_;\\n  wire _063_;\\n  wire _064_;\\n  wire _065_;\\n  wire _066_;\\n  wire _067_;\\n  wire _068_;\\n  wire _069_;\\n  wire _070_;\\n  wire _071_;\\n  wire _072_;\\n  wire _073_;\\n  wire _074_;\\n  wire _075_;\\n  wire _076_;\\n  wire _077_;\\n  wire _078_;\\n  wire _079_;\\n  wire _080_;\\n  wire _081_;\\n  wire _082_;\\n  wire _083_;\\n  wire _084_;\\n  wire _085_;\\n  wire _086_;\\n  wire _087_;\\n  wire _088_;\\n  wire _089_;\\n  wire _090_;\\n  wire _091_;\\n  wire _092_;\\n  wire _093_;\\n  wire _094_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:91.13-91.21\\\" *)\\n  reg active_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:192.11-192.21\\\" *)\\n  reg branch_d_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:64.22-64.33\\\" *)\\n  input [31:0] branch_pc_i;\\n  wire [31:0] branch_pc_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:100.13-100.24\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] branch_pc_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:123.13-123.24\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] branch_pc_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:65.22-65.35\\\" *)\\n  input [1:0] branch_priv_i;\\n  wire [1:0] branch_priv_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:101.13-101.26\\\" *)\\n  reg [1:0] branch_priv_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:124.13-124.26\\\" *)\\n  wire [1:0] branch_priv_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:99.13-99.21\\\" *)\\n  reg branch_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:63.22-63.38\\\" *)\\n  input branch_request_i;\\n  wire branch_request_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:122.13-122.21\\\" *)\\n  wire branch_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:54.22-54.27\\\" *)\\n  input clk_i;\\n  wire clk_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:56.22-56.36\\\" *)\\n  input fetch_accept_i;\\n  wire fetch_accept_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:71.22-71.41\\\" *)\\n  output fetch_fault_fetch_o;\\n  wire fetch_fault_fetch_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:72.22-72.40\\\" *)\\n  output fetch_fault_page_o;\\n  wire fetch_fault_page_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:69.22-69.35\\\" *)\\n  output [31:0] fetch_instr_o;\\n  wire [31:0] fetch_instr_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:62.22-62.40\\\" *)\\n  input fetch_invalidate_i;\\n  wire fetch_invalidate_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:70.22-70.32\\\" *)\\n  output [31:0] fetch_pc_o;\\n  wire [31:0] fetch_pc_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:68.22-68.35\\\" *)\\n  output fetch_valid_o;\\n  wire fetch_valid_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:57.22-57.37\\\" *)\\n  input icache_accept_i;\\n  wire icache_accept_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:59.22-59.36\\\" *)\\n  input icache_error_i;\\n  wire icache_error_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:151.5-151.19\\\" *)\\n  reg icache_fetch_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:74.22-74.36\\\" *)\\n  output icache_flush_o;\\n  wire icache_flush_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:60.22-60.35\\\" *)\\n  input [31:0] icache_inst_i;\\n  wire [31:0] icache_inst_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:75.22-75.41\\\" *)\\n  output icache_invalidate_o;\\n  wire icache_invalidate_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:152.5-152.24\\\" *)\\n  wire icache_invalidate_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:61.22-61.41\\\" *)\\n  input icache_page_fault_i;\\n  wire icache_page_fault_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:76.22-76.33\\\" *)\\n  output [31:0] icache_pc_o;\\n  wire [31:0] icache_pc_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:177.13-177.24\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] icache_pc_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:77.22-77.35\\\" *)\\n  output [1:0] icache_priv_o;\\n  wire [1:0] icache_priv_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:178.13-178.26\\\" *)\\n  wire [1:0] icache_priv_w;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:73.22-73.33\\\" *)\\n  output icache_rd_o;\\n  wire icache_rd_o;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:58.22-58.36\\\" *)\\n  input icache_valid_i;\\n  wire icache_valid_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:175.13-175.19\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] pc_d_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:174.13-174.19\\\" *)\\n  (* unused_bits = \\\"0 1\\\" *)\\n  wire [31:0] pc_f_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:191.11-191.19\\\" *)\\n  reg [1:0] priv_f_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:55.22-55.27\\\" *)\\n  input rst_i;\\n  wire rst_i;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:236.13-236.26\\\" *)\\n  reg [65:0] skid_buffer_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:237.13-237.25\\\" *)\\n  reg skid_valid_q;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:78.22-78.37\\\" *)\\n  output squash_decode_o;\\n  wire squash_decode_o;\\n  assign _009_ = ~icache_accept_i;\\n  assign _010_ = active_q & fetch_accept_i;\\n  assign _011_ = icache_fetch_q & ~(icache_valid_i);\\n  assign icache_rd_o = _010_ & ~(_011_);\\n  assign _002_ = icache_rd_o & ~(_009_);\\n  assign _007_ = _002_ | icache_valid_i;\\n  assign _006_ = _002_ | branch_request_i;\\n  assign _012_ = _011_ | ~(fetch_accept_i);\\n  assign _013_ = _012_ | _009_;\\n  assign _000_ = branch_q & ~(_013_);\\n  assign _008_ = _000_ | ~(_013_);\\n  assign _014_ = ~(skid_valid_q | icache_valid_i);\\n  assign _015_ = branch_d_q | branch_q;\\n  assign fetch_valid_o = ~(_015_ | _014_);\\n  assign _005_ = fetch_valid_o & ~(fetch_accept_i);\\n  assign fetch_pc_o[0] = skid_buffer_q[32] & skid_valid_q;\\n  assign fetch_pc_o[1] = skid_buffer_q[33] & skid_valid_q;\\n  assign fetch_pc_o[2] = skid_valid_q ? skid_buffer_q[34] : pc_d_q[2];\\n  assign fetch_pc_o[3] = skid_valid_q ? skid_buffer_q[35] : pc_d_q[3];\\n  assign fetch_pc_o[4] = skid_valid_q ? skid_buffer_q[36] : pc_d_q[4];\\n  assign fetch_pc_o[5] = skid_valid_q ? skid_buffer_q[37] : pc_d_q[5];\\n  assign fetch_pc_o[6] = skid_valid_q ? skid_buffer_q[38] : pc_d_q[6];\\n  assign fetch_pc_o[7] = skid_valid_q ? skid_buffer_q[39] : pc_d_q[7];\\n  assign fetch_pc_o[8] = skid_valid_q ? skid_buffer_q[40] : pc_d_q[8];\\n  assign fetch_pc_o[9] = skid_valid_q ? skid_buffer_q[41] : pc_d_q[9];\\n  assign fetch_pc_o[10] = skid_valid_q ? skid_buffer_q[42] : pc_d_q[10];\\n  assign fetch_pc_o[11] = skid_valid_q ? skid_buffer_q[43] : pc_d_q[11];\\n  assign fetch_pc_o[12] = skid_valid_q ? skid_buffer_q[44] : pc_d_q[12];\\n  assign fetch_pc_o[13] = skid_valid_q ? skid_buffer_q[45] : pc_d_q[13];\\n  assign fetch_pc_o[14] = skid_valid_q ? skid_buffer_q[46] : pc_d_q[14];\\n  assign fetch_pc_o[15] = skid_valid_q ? skid_buffer_q[47] : pc_d_q[15];\\n  assign fetch_pc_o[16] = skid_valid_q ? skid_buffer_q[48] : pc_d_q[16];\\n  assign fetch_pc_o[17] = skid_valid_q ? skid_buffer_q[49] : pc_d_q[17];\\n  assign fetch_pc_o[18] = skid_valid_q ? skid_buffer_q[50] : pc_d_q[18];\\n  assign fetch_pc_o[19] = skid_valid_q ? skid_buffer_q[51] : pc_d_q[19];\\n  assign fetch_pc_o[20] = skid_valid_q ? skid_buffer_q[52] : pc_d_q[20];\\n  assign fetch_pc_o[21] = skid_valid_q ? skid_buffer_q[53] : pc_d_q[21];\\n  assign fetch_pc_o[22] = skid_valid_q ? skid_buffer_q[54] : pc_d_q[22];\\n  assign fetch_pc_o[23] = skid_valid_q ? skid_buffer_q[55] : pc_d_q[23];\\n  assign fetch_pc_o[24] = skid_valid_q ? skid_buffer_q[56] : pc_d_q[24];\\n  assign fetch_pc_o[25] = skid_valid_q ? skid_buffer_q[57] : pc_d_q[25];\\n  assign fetch_pc_o[26] = skid_valid_q ? skid_buffer_q[58] : pc_d_q[26];\\n  assign fetch_pc_o[27] = skid_valid_q ? skid_buffer_q[59] : pc_d_q[27];\\n  assign fetch_pc_o[28] = skid_valid_q ? skid_buffer_q[60] : pc_d_q[28];\\n  assign fetch_pc_o[29] = skid_valid_q ? skid_buffer_q[61] : pc_d_q[29];\\n  assign fetch_pc_o[30] = skid_valid_q ? skid_buffer_q[62] : pc_d_q[30];\\n  assign fetch_pc_o[31] = skid_valid_q ? skid_buffer_q[63] : pc_d_q[31];\\n  assign fetch_instr_o[0] = skid_valid_q ? skid_buffer_q[0] : icache_inst_i[0];\\n  assign fetch_instr_o[1] = skid_valid_q ? skid_buffer_q[1] : icache_inst_i[1];\\n  assign fetch_instr_o[2] = skid_valid_q ? skid_buffer_q[2] : icache_inst_i[2];\\n  assign fetch_instr_o[3] = skid_valid_q ? skid_buffer_q[3] : icache_inst_i[3];\\n  assign fetch_instr_o[4] = skid_valid_q ? skid_buffer_q[4] : icache_inst_i[4];\\n  assign fetch_instr_o[5] = skid_valid_q ? skid_buffer_q[5] : icache_inst_i[5];\\n  assign fetch_instr_o[6] = skid_valid_q ? skid_buffer_q[6] : icache_inst_i[6];\\n  assign fetch_instr_o[7] = skid_valid_q ? skid_buffer_q[7] : icache_inst_i[7];\\n  assign fetch_instr_o[8] = skid_valid_q ? skid_buffer_q[8] : icache_inst_i[8];\\n  assign fetch_instr_o[9] = skid_valid_q ? skid_buffer_q[9] : icache_inst_i[9];\\n  assign fetch_instr_o[10] = skid_valid_q ? skid_buffer_q[10] : icache_inst_i[10];\\n  assign fetch_instr_o[11] = skid_valid_q ? skid_buffer_q[11] : icache_inst_i[11];\\n  assign fetch_instr_o[12] = skid_valid_q ? skid_buffer_q[12] : icache_inst_i[12];\\n  assign fetch_instr_o[13] = skid_valid_q ? skid_buffer_q[13] : icache_inst_i[13];\\n  assign fetch_instr_o[14] = skid_valid_q ? skid_buffer_q[14] : icache_inst_i[14];\\n  assign fetch_instr_o[15] = skid_valid_q ? skid_buffer_q[15] : icache_inst_i[15];\\n  assign fetch_instr_o[16] = skid_valid_q ? skid_buffer_q[16] : icache_inst_i[16];\\n  assign fetch_instr_o[17] = skid_valid_q ? skid_buffer_q[17] : icache_inst_i[17];\\n  assign fetch_instr_o[18] = skid_valid_q ? skid_buffer_q[18] : icache_inst_i[18];\\n  assign fetch_instr_o[19] = skid_valid_q ? skid_buffer_q[19] : icache_inst_i[19];\\n  assign fetch_instr_o[20] = skid_valid_q ? skid_buffer_q[20] : icache_inst_i[20];\\n  assign fetch_instr_o[21] = skid_valid_q ? skid_buffer_q[21] : icache_inst_i[21];\\n  assign fetch_instr_o[22] = skid_valid_q ? skid_buffer_q[22] : icache_inst_i[22];\\n  assign fetch_instr_o[23] = skid_valid_q ? skid_buffer_q[23] : icache_inst_i[23];\\n  assign fetch_instr_o[24] = skid_valid_q ? skid_buffer_q[24] : icache_inst_i[24];\\n  assign fetch_instr_o[25] = skid_valid_q ? skid_buffer_q[25] : icache_inst_i[25];\\n  assign fetch_instr_o[26] = skid_valid_q ? skid_buffer_q[26] : icache_inst_i[26];\\n  assign fetch_instr_o[27] = skid_valid_q ? skid_buffer_q[27] : icache_inst_i[27];\\n  assign fetch_instr_o[28] = skid_valid_q ? skid_buffer_q[28] : icache_inst_i[28];\\n  assign fetch_instr_o[29] = skid_valid_q ? skid_buffer_q[29] : icache_inst_i[29];\\n  assign fetch_instr_o[30] = skid_valid_q ? skid_buffer_q[30] : icache_inst_i[30];\\n  assign fetch_instr_o[31] = skid_valid_q ? skid_buffer_q[31] : icache_inst_i[31];\\n  assign fetch_fault_fetch_o = skid_valid_q ? skid_buffer_q[64] : icache_error_i;\\n  assign fetch_fault_page_o = skid_valid_q ? skid_buffer_q[65] : icache_page_fault_i;\\n  assign _004_[0] = fetch_instr_o[0] & _005_;\\n  assign _004_[1] = fetch_instr_o[1] & _005_;\\n  assign _004_[2] = fetch_instr_o[2] & _005_;\\n  assign _004_[3] = fetch_instr_o[3] & _005_;\\n  assign _004_[4] = fetch_instr_o[4] & _005_;\\n  assign _004_[5] = fetch_instr_o[5] & _005_;\\n  assign _004_[6] = fetch_instr_o[6] & _005_;\\n  assign _004_[7] = fetch_instr_o[7] & _005_;\\n  assign _004_[8] = fetch_instr_o[8] & _005_;\\n  assign _004_[9] = fetch_instr_o[9] & _005_;\\n  assign _004_[10] = fetch_instr_o[10] & _005_;\\n  assign _004_[11] = fetch_instr_o[11] & _005_;\\n  assign _004_[12] = fetch_instr_o[12] & _005_;\\n  assign _004_[13] = fetch_instr_o[13] & _005_;\\n  assign _004_[14] = fetch_instr_o[14] & _005_;\\n  assign _004_[15] = fetch_instr_o[15] & _005_;\\n  assign _004_[16] = fetch_instr_o[16] & _005_;\\n  assign _004_[17] = fetch_instr_o[17] & _005_;\\n  assign _004_[18] = fetch_instr_o[18] & _005_;\\n  assign _004_[19] = fetch_instr_o[19] & _005_;\\n  assign _004_[20] = fetch_instr_o[20] & _005_;\\n  assign _004_[21] = fetch_instr_o[21] & _005_;\\n  assign _004_[22] = fetch_instr_o[22] & _005_;\\n  assign _004_[23] = fetch_instr_o[23] & _005_;\\n  assign _004_[24] = fetch_instr_o[24] & _005_;\\n  assign _004_[25] = fetch_instr_o[25] & _005_;\\n  assign _004_[26] = fetch_instr_o[26] & _005_;\\n  assign _004_[27] = fetch_instr_o[27] & _005_;\\n  assign _004_[28] = fetch_instr_o[28] & _005_;\\n  assign _004_[29] = fetch_instr_o[29] & _005_;\\n  assign _004_[30] = fetch_instr_o[30] & _005_;\\n  assign _004_[31] = fetch_instr_o[31] & _005_;\\n  assign _004_[32] = fetch_pc_o[0] & _005_;\\n  assign _004_[33] = fetch_pc_o[1] & _005_;\\n  assign _004_[34] = fetch_pc_o[2] & _005_;\\n  assign _004_[35] = fetch_pc_o[3] & _005_;\\n  assign _004_[36] = fetch_pc_o[4] & _005_;\\n  assign _004_[37] = fetch_pc_o[5] & _005_;\\n  assign _004_[38] = fetch_pc_o[6] & _005_;\\n  assign _004_[39] = fetch_pc_o[7] & _005_;\\n  assign _004_[40] = fetch_pc_o[8] & _005_;\\n  assign _004_[41] = fetch_pc_o[9] & _005_;\\n  assign _004_[42] = fetch_pc_o[10] & _005_;\\n  assign _004_[43] = fetch_pc_o[11] & _005_;\\n  assign _004_[44] = fetch_pc_o[12] & _005_;\\n  assign _004_[45] = fetch_pc_o[13] & _005_;\\n  assign _004_[46] = fetch_pc_o[14] & _005_;\\n  assign _004_[47] = fetch_pc_o[15] & _005_;\\n  assign _004_[48] = fetch_pc_o[16] & _005_;\\n  assign _004_[49] = fetch_pc_o[17] & _005_;\\n  assign _004_[50] = fetch_pc_o[18] & _005_;\\n  assign _004_[51] = fetch_pc_o[19] & _005_;\\n  assign _004_[52] = fetch_pc_o[20] & _005_;\\n  assign _004_[53] = fetch_pc_o[21] & _005_;\\n  assign _004_[54] = fetch_pc_o[22] & _005_;\\n  assign _004_[55] = fetch_pc_o[23] & _005_;\\n  assign _004_[56] = fetch_pc_o[24] & _005_;\\n  assign _004_[57] = fetch_pc_o[25] & _005_;\\n  assign _004_[58] = fetch_pc_o[26] & _005_;\\n  assign _004_[59] = fetch_pc_o[27] & _005_;\\n  assign _004_[60] = fetch_pc_o[28] & _005_;\\n  assign _004_[61] = fetch_pc_o[29] & _005_;\\n  assign _004_[62] = fetch_pc_o[30] & _005_;\\n  assign _004_[63] = fetch_pc_o[31] & _005_;\\n  assign _004_[64] = fetch_fault_fetch_o & _005_;\\n  assign _004_[65] = fetch_fault_page_o & _005_;\\n  assign _016_ = ~pc_f_q[2];\\n  assign _003_[2] = _000_ ? branch_pc_q[2] : _016_;\\n  assign _017_ = pc_f_q[3] ^ pc_f_q[2];\\n  assign _003_[3] = _000_ ? branch_pc_q[3] : _017_;\\n  assign _018_ = ~(pc_f_q[3] & pc_f_q[2]);\\n  assign _019_ = ~(_018_ ^ pc_f_q[4]);\\n  assign _003_[4] = _000_ ? branch_pc_q[4] : _019_;\\n  assign _020_ = pc_f_q[4] & ~(_018_);\\n  assign _021_ = _020_ ^ pc_f_q[5];\\n  assign _003_[5] = _000_ ? branch_pc_q[5] : _021_;\\n  assign _022_ = ~(pc_f_q[5] & pc_f_q[4]);\\n  assign _023_ = _022_ | _018_;\\n  assign _024_ = ~(_023_ ^ pc_f_q[6]);\\n  assign _003_[6] = _000_ ? branch_pc_q[6] : _024_;\\n  assign _025_ = pc_f_q[6] & ~(_023_);\\n  assign _026_ = _025_ ^ pc_f_q[7];\\n  assign _003_[7] = _000_ ? branch_pc_q[7] : _026_;\\n  assign _027_ = ~(pc_f_q[7] & pc_f_q[6]);\\n  assign _028_ = _027_ | _023_;\\n  assign _029_ = ~(_028_ ^ pc_f_q[8]);\\n  assign _003_[8] = _000_ ? branch_pc_q[8] : _029_;\\n  assign _030_ = pc_f_q[8] & ~(_028_);\\n  assign _031_ = _030_ ^ pc_f_q[9];\\n  assign _003_[9] = _000_ ? branch_pc_q[9] : _031_;\\n  assign _032_ = ~(pc_f_q[9] & pc_f_q[8]);\\n  assign _033_ = _032_ | _027_;\\n  assign _034_ = _033_ | _023_;\\n  assign _035_ = ~(_034_ ^ pc_f_q[10]);\\n  assign _003_[10] = _000_ ? branch_pc_q[10] : _035_;\\n  assign _036_ = pc_f_q[10] & ~(_034_);\\n  assign _037_ = _036_ ^ pc_f_q[11];\\n  assign _003_[11] = _000_ ? branch_pc_q[11] : _037_;\\n  assign _038_ = ~(pc_f_q[11] & pc_f_q[10]);\\n  assign _039_ = _038_ | _034_;\\n  assign _040_ = ~(_039_ ^ pc_f_q[12]);\\n  assign _003_[12] = _000_ ? branch_pc_q[12] : _040_;\\n  assign _041_ = pc_f_q[12] & ~(_039_);\\n  assign _042_ = _041_ ^ pc_f_q[13];\\n  assign _003_[13] = _000_ ? branch_pc_q[13] : _042_;\\n  assign _043_ = ~(pc_f_q[13] & pc_f_q[12]);\\n  assign _044_ = _043_ | _038_;\\n  assign _045_ = _044_ | _034_;\\n  assign _046_ = ~(_045_ ^ pc_f_q[14]);\\n  assign _003_[14] = _000_ ? branch_pc_q[14] : _046_;\\n  assign _047_ = pc_f_q[14] & ~(_045_);\\n  assign _048_ = _047_ ^ pc_f_q[15];\\n  assign _003_[15] = _000_ ? branch_pc_q[15] : _048_;\\n  assign _049_ = ~(pc_f_q[15] & pc_f_q[14]);\\n  assign _050_ = _049_ | _045_;\\n  assign _051_ = ~(_050_ ^ pc_f_q[16]);\\n  assign _003_[16] = _000_ ? branch_pc_q[16] : _051_;\\n  assign _052_ = pc_f_q[16] & ~(_050_);\\n  assign _053_ = _052_ ^ pc_f_q[17];\\n  assign _003_[17] = _000_ ? branch_pc_q[17] : _053_;\\n  assign _054_ = ~(pc_f_q[17] & pc_f_q[16]);\\n  assign _055_ = _054_ | _049_;\\n  assign _056_ = _055_ | _044_;\\n  assign _057_ = _056_ | _034_;\\n  assign _058_ = ~(_057_ ^ pc_f_q[18]);\\n  assign _003_[18] = _000_ ? branch_pc_q[18] : _058_;\\n  assign _059_ = pc_f_q[18] & ~(_057_);\\n  assign _060_ = _059_ ^ pc_f_q[19];\\n  assign _003_[19] = _000_ ? branch_pc_q[19] : _060_;\\n  assign _061_ = ~(pc_f_q[19] & pc_f_q[18]);\\n  assign _062_ = _061_ | _057_;\\n  assign _063_ = ~(_062_ ^ pc_f_q[20]);\\n  assign _003_[20] = _000_ ? branch_pc_q[20] : _063_;\\n  assign _064_ = pc_f_q[20] & ~(_062_);\\n  assign _065_ = _064_ ^ pc_f_q[21];\\n  assign _003_[21] = _000_ ? branch_pc_q[21] : _065_;\\n  assign _066_ = ~(pc_f_q[21] & pc_f_q[20]);\\n  assign _067_ = _066_ | _061_;\\n  assign _068_ = _067_ | _057_;\\n  assign _069_ = ~(_068_ ^ pc_f_q[22]);\\n  assign _003_[22] = _000_ ? branch_pc_q[22] : _069_;\\n  assign _070_ = pc_f_q[22] & ~(_068_);\\n  assign _071_ = _070_ ^ pc_f_q[23];\\n  assign _003_[23] = _000_ ? branch_pc_q[23] : _071_;\\n  assign _072_ = ~(pc_f_q[23] & pc_f_q[22]);\\n  assign _073_ = _072_ | _068_;\\n  assign _074_ = ~(_073_ ^ pc_f_q[24]);\\n  assign _003_[24] = _000_ ? branch_pc_q[24] : _074_;\\n  assign _075_ = pc_f_q[24] & ~(_073_);\\n  assign _076_ = _075_ ^ pc_f_q[25];\\n  assign _003_[25] = _000_ ? branch_pc_q[25] : _076_;\\n  assign _077_ = ~(pc_f_q[25] & pc_f_q[24]);\\n  assign _078_ = _077_ | _072_;\\n  assign _079_ = _078_ | _067_;\\n  assign _080_ = _079_ | _057_;\\n  assign _081_ = ~(_080_ ^ pc_f_q[26]);\\n  assign _003_[26] = _000_ ? branch_pc_q[26] : _081_;\\n  assign _082_ = pc_f_q[26] & ~(_080_);\\n  assign _083_ = _082_ ^ pc_f_q[27];\\n  assign _003_[27] = _000_ ? branch_pc_q[27] : _083_;\\n  assign _084_ = ~(pc_f_q[27] & pc_f_q[26]);\\n  assign _085_ = _084_ | _080_;\\n  assign _086_ = ~(_085_ ^ pc_f_q[28]);\\n  assign _003_[28] = _000_ ? branch_pc_q[28] : _086_;\\n  assign _087_ = pc_f_q[28] & ~(_085_);\\n  assign _088_ = _087_ ^ pc_f_q[29];\\n  assign _003_[29] = _000_ ? branch_pc_q[29] : _088_;\\n  assign _089_ = ~(pc_f_q[29] & pc_f_q[28]);\\n  assign _090_ = _089_ | _084_;\\n  assign _091_ = _090_ | _080_;\\n  assign _092_ = ~(_091_ ^ pc_f_q[30]);\\n  assign _003_[30] = _000_ ? branch_pc_q[30] : _092_;\\n  assign _093_ = pc_f_q[30] & ~(_091_);\\n  assign _094_ = _093_ ^ pc_f_q[31];\\n  assign _003_[31] = _000_ ? branch_pc_q[31] : _094_;\\n  assign _001_[2] = branch_pc_i[2] & branch_request_i;\\n  assign _001_[3] = branch_pc_i[3] & branch_request_i;\\n  assign _001_[4] = branch_pc_i[4] & branch_request_i;\\n  assign _001_[5] = branch_pc_i[5] & branch_request_i;\\n  assign _001_[6] = branch_pc_i[6] & branch_request_i;\\n  assign _001_[7] = branch_pc_i[7] & branch_request_i;\\n  assign _001_[8] = branch_pc_i[8] & branch_request_i;\\n  assign _001_[9] = branch_pc_i[9] & branch_request_i;\\n  assign _001_[10] = branch_pc_i[10] & branch_request_i;\\n  assign _001_[11] = branch_pc_i[11] & branch_request_i;\\n  assign _001_[12] = branch_pc_i[12] & branch_request_i;\\n  assign _001_[13] = branch_pc_i[13] & branch_request_i;\\n  assign _001_[14] = branch_pc_i[14] & branch_request_i;\\n  assign _001_[15] = branch_pc_i[15] & branch_request_i;\\n  assign _001_[16] = branch_pc_i[16] & branch_request_i;\\n  assign _001_[17] = branch_pc_i[17] & branch_request_i;\\n  assign _001_[18] = branch_pc_i[18] & branch_request_i;\\n  assign _001_[19] = branch_pc_i[19] & branch_request_i;\\n  assign _001_[20] = branch_pc_i[20] & branch_request_i;\\n  assign _001_[21] = branch_pc_i[21] & branch_request_i;\\n  assign _001_[22] = branch_pc_i[22] & branch_request_i;\\n  assign _001_[23] = branch_pc_i[23] & branch_request_i;\\n  assign _001_[24] = branch_pc_i[24] & branch_request_i;\\n  assign _001_[25] = branch_pc_i[25] & branch_request_i;\\n  assign _001_[26] = branch_pc_i[26] & branch_request_i;\\n  assign _001_[27] = branch_pc_i[27] & branch_request_i;\\n  assign _001_[28] = branch_pc_i[28] & branch_request_i;\\n  assign _001_[29] = branch_pc_i[29] & branch_request_i;\\n  assign _001_[30] = branch_pc_i[30] & branch_request_i;\\n  assign _001_[31] = branch_pc_i[31] & branch_request_i;\\n  reg \\\\pc_d_q_reg[2] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[2]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[2]  <= pc_f_q[2];\\n  assign pc_d_q[2] = \\\\pc_d_q_reg[2] ;\\n  reg \\\\pc_d_q_reg[3] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[3]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[3]  <= pc_f_q[3];\\n  assign pc_d_q[3] = \\\\pc_d_q_reg[3] ;\\n  reg \\\\pc_d_q_reg[4] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[4]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[4]  <= pc_f_q[4];\\n  assign pc_d_q[4] = \\\\pc_d_q_reg[4] ;\\n  reg \\\\pc_d_q_reg[5] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[5]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[5]  <= pc_f_q[5];\\n  assign pc_d_q[5] = \\\\pc_d_q_reg[5] ;\\n  reg \\\\pc_d_q_reg[6] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[6]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[6]  <= pc_f_q[6];\\n  assign pc_d_q[6] = \\\\pc_d_q_reg[6] ;\\n  reg \\\\pc_d_q_reg[7] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[7]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[7]  <= pc_f_q[7];\\n  assign pc_d_q[7] = \\\\pc_d_q_reg[7] ;\\n  reg \\\\pc_d_q_reg[8] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[8]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[8]  <= pc_f_q[8];\\n  assign pc_d_q[8] = \\\\pc_d_q_reg[8] ;\\n  reg \\\\pc_d_q_reg[9] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[9]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[9]  <= pc_f_q[9];\\n  assign pc_d_q[9] = \\\\pc_d_q_reg[9] ;\\n  reg \\\\pc_d_q_reg[10] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[10]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[10]  <= pc_f_q[10];\\n  assign pc_d_q[10] = \\\\pc_d_q_reg[10] ;\\n  reg \\\\pc_d_q_reg[11] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[11]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[11]  <= pc_f_q[11];\\n  assign pc_d_q[11] = \\\\pc_d_q_reg[11] ;\\n  reg \\\\pc_d_q_reg[12] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[12]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[12]  <= pc_f_q[12];\\n  assign pc_d_q[12] = \\\\pc_d_q_reg[12] ;\\n  reg \\\\pc_d_q_reg[13] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[13]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[13]  <= pc_f_q[13];\\n  assign pc_d_q[13] = \\\\pc_d_q_reg[13] ;\\n  reg \\\\pc_d_q_reg[14] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[14]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[14]  <= pc_f_q[14];\\n  assign pc_d_q[14] = \\\\pc_d_q_reg[14] ;\\n  reg \\\\pc_d_q_reg[15] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[15]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[15]  <= pc_f_q[15];\\n  assign pc_d_q[15] = \\\\pc_d_q_reg[15] ;\\n  reg \\\\pc_d_q_reg[16] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[16]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[16]  <= pc_f_q[16];\\n  assign pc_d_q[16] = \\\\pc_d_q_reg[16] ;\\n  reg \\\\pc_d_q_reg[17] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[17]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[17]  <= pc_f_q[17];\\n  assign pc_d_q[17] = \\\\pc_d_q_reg[17] ;\\n  reg \\\\pc_d_q_reg[18] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[18]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[18]  <= pc_f_q[18];\\n  assign pc_d_q[18] = \\\\pc_d_q_reg[18] ;\\n  reg \\\\pc_d_q_reg[19] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[19]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[19]  <= pc_f_q[19];\\n  assign pc_d_q[19] = \\\\pc_d_q_reg[19] ;\\n  reg \\\\pc_d_q_reg[20] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[20]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[20]  <= pc_f_q[20];\\n  assign pc_d_q[20] = \\\\pc_d_q_reg[20] ;\\n  reg \\\\pc_d_q_reg[21] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[21]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[21]  <= pc_f_q[21];\\n  assign pc_d_q[21] = \\\\pc_d_q_reg[21] ;\\n  reg \\\\pc_d_q_reg[22] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[22]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[22]  <= pc_f_q[22];\\n  assign pc_d_q[22] = \\\\pc_d_q_reg[22] ;\\n  reg \\\\pc_d_q_reg[23] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[23]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[23]  <= pc_f_q[23];\\n  assign pc_d_q[23] = \\\\pc_d_q_reg[23] ;\\n  reg \\\\pc_d_q_reg[24] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[24]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[24]  <= pc_f_q[24];\\n  assign pc_d_q[24] = \\\\pc_d_q_reg[24] ;\\n  reg \\\\pc_d_q_reg[25] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[25]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[25]  <= pc_f_q[25];\\n  assign pc_d_q[25] = \\\\pc_d_q_reg[25] ;\\n  reg \\\\pc_d_q_reg[26] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[26]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[26]  <= pc_f_q[26];\\n  assign pc_d_q[26] = \\\\pc_d_q_reg[26] ;\\n  reg \\\\pc_d_q_reg[27] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[27]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[27]  <= pc_f_q[27];\\n  assign pc_d_q[27] = \\\\pc_d_q_reg[27] ;\\n  reg \\\\pc_d_q_reg[28] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[28]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[28]  <= pc_f_q[28];\\n  assign pc_d_q[28] = \\\\pc_d_q_reg[28] ;\\n  reg \\\\pc_d_q_reg[29] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[29]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[29]  <= pc_f_q[29];\\n  assign pc_d_q[29] = \\\\pc_d_q_reg[29] ;\\n  reg \\\\pc_d_q_reg[30] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[30]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[30]  <= pc_f_q[30];\\n  assign pc_d_q[30] = \\\\pc_d_q_reg[30] ;\\n  reg \\\\pc_d_q_reg[31] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:216.1-220.27\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_d_q_reg[31]  <= 1'h0;\\n    else if (_002_) \\\\pc_d_q_reg[31]  <= pc_f_q[31];\\n  assign pc_d_q[31] = \\\\pc_d_q_reg[31] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[0] <= 1'h0;\\n    else skid_buffer_q[0] <= _004_[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[1] <= 1'h0;\\n    else skid_buffer_q[1] <= _004_[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[2] <= 1'h0;\\n    else skid_buffer_q[2] <= _004_[2];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[3] <= 1'h0;\\n    else skid_buffer_q[3] <= _004_[3];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[4] <= 1'h0;\\n    else skid_buffer_q[4] <= _004_[4];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[5] <= 1'h0;\\n    else skid_buffer_q[5] <= _004_[5];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[6] <= 1'h0;\\n    else skid_buffer_q[6] <= _004_[6];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[7] <= 1'h0;\\n    else skid_buffer_q[7] <= _004_[7];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[8] <= 1'h0;\\n    else skid_buffer_q[8] <= _004_[8];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[9] <= 1'h0;\\n    else skid_buffer_q[9] <= _004_[9];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[10] <= 1'h0;\\n    else skid_buffer_q[10] <= _004_[10];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[11] <= 1'h0;\\n    else skid_buffer_q[11] <= _004_[11];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[12] <= 1'h0;\\n    else skid_buffer_q[12] <= _004_[12];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[13] <= 1'h0;\\n    else skid_buffer_q[13] <= _004_[13];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[14] <= 1'h0;\\n    else skid_buffer_q[14] <= _004_[14];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[15] <= 1'h0;\\n    else skid_buffer_q[15] <= _004_[15];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[16] <= 1'h0;\\n    else skid_buffer_q[16] <= _004_[16];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[17] <= 1'h0;\\n    else skid_buffer_q[17] <= _004_[17];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[18] <= 1'h0;\\n    else skid_buffer_q[18] <= _004_[18];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[19] <= 1'h0;\\n    else skid_buffer_q[19] <= _004_[19];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[20] <= 1'h0;\\n    else skid_buffer_q[20] <= _004_[20];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[21] <= 1'h0;\\n    else skid_buffer_q[21] <= _004_[21];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[22] <= 1'h0;\\n    else skid_buffer_q[22] <= _004_[22];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[23] <= 1'h0;\\n    else skid_buffer_q[23] <= _004_[23];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[24] <= 1'h0;\\n    else skid_buffer_q[24] <= _004_[24];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[25] <= 1'h0;\\n    else skid_buffer_q[25] <= _004_[25];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[26] <= 1'h0;\\n    else skid_buffer_q[26] <= _004_[26];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[27] <= 1'h0;\\n    else skid_buffer_q[27] <= _004_[27];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[28] <= 1'h0;\\n    else skid_buffer_q[28] <= _004_[28];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[29] <= 1'h0;\\n    else skid_buffer_q[29] <= _004_[29];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[30] <= 1'h0;\\n    else skid_buffer_q[30] <= _004_[30];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[31] <= 1'h0;\\n    else skid_buffer_q[31] <= _004_[31];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[32] <= 1'h0;\\n    else skid_buffer_q[32] <= _004_[32];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[33] <= 1'h0;\\n    else skid_buffer_q[33] <= _004_[33];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[34] <= 1'h0;\\n    else skid_buffer_q[34] <= _004_[34];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[35] <= 1'h0;\\n    else skid_buffer_q[35] <= _004_[35];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[36] <= 1'h0;\\n    else skid_buffer_q[36] <= _004_[36];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[37] <= 1'h0;\\n    else skid_buffer_q[37] <= _004_[37];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[38] <= 1'h0;\\n    else skid_buffer_q[38] <= _004_[38];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[39] <= 1'h0;\\n    else skid_buffer_q[39] <= _004_[39];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[40] <= 1'h0;\\n    else skid_buffer_q[40] <= _004_[40];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[41] <= 1'h0;\\n    else skid_buffer_q[41] <= _004_[41];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[42] <= 1'h0;\\n    else skid_buffer_q[42] <= _004_[42];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[43] <= 1'h0;\\n    else skid_buffer_q[43] <= _004_[43];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[44] <= 1'h0;\\n    else skid_buffer_q[44] <= _004_[44];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[45] <= 1'h0;\\n    else skid_buffer_q[45] <= _004_[45];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[46] <= 1'h0;\\n    else skid_buffer_q[46] <= _004_[46];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[47] <= 1'h0;\\n    else skid_buffer_q[47] <= _004_[47];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[48] <= 1'h0;\\n    else skid_buffer_q[48] <= _004_[48];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[49] <= 1'h0;\\n    else skid_buffer_q[49] <= _004_[49];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[50] <= 1'h0;\\n    else skid_buffer_q[50] <= _004_[50];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[51] <= 1'h0;\\n    else skid_buffer_q[51] <= _004_[51];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[52] <= 1'h0;\\n    else skid_buffer_q[52] <= _004_[52];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[53] <= 1'h0;\\n    else skid_buffer_q[53] <= _004_[53];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[54] <= 1'h0;\\n    else skid_buffer_q[54] <= _004_[54];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[55] <= 1'h0;\\n    else skid_buffer_q[55] <= _004_[55];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[56] <= 1'h0;\\n    else skid_buffer_q[56] <= _004_[56];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[57] <= 1'h0;\\n    else skid_buffer_q[57] <= _004_[57];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[58] <= 1'h0;\\n    else skid_buffer_q[58] <= _004_[58];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[59] <= 1'h0;\\n    else skid_buffer_q[59] <= _004_[59];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[60] <= 1'h0;\\n    else skid_buffer_q[60] <= _004_[60];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[61] <= 1'h0;\\n    else skid_buffer_q[61] <= _004_[61];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[62] <= 1'h0;\\n    else skid_buffer_q[62] <= _004_[62];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[63] <= 1'h0;\\n    else skid_buffer_q[63] <= _004_[63];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[64] <= 1'h0;\\n    else skid_buffer_q[64] <= _004_[64];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_buffer_q[65] <= 1'h0;\\n    else skid_buffer_q[65] <= _004_[65];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:239.1-255.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) skid_valid_q <= 1'h0;\\n    else skid_valid_q <= _005_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) branch_priv_q[0] <= 1'h1;\\n    else if (branch_request_i) branch_priv_q[0] <= branch_priv_i[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) branch_priv_q[1] <= 1'h1;\\n    else if (branch_request_i) branch_priv_q[1] <= branch_priv_i[1];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:201.1-209.25\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) branch_d_q <= 1'h0;\\n    else if (_008_) branch_d_q <= _000_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:194.1-199.32\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) priv_f_q[0] <= 1'h1;\\n    else if (_000_) priv_f_q[0] <= branch_priv_q[0];\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:194.1-199.32\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) priv_f_q[1] <= 1'h1;\\n    else if (_000_) priv_f_q[1] <= branch_priv_q[1];\\n  reg \\\\pc_f_q_reg[2] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[2]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[2]  <= _003_[2];\\n  assign pc_f_q[2] = \\\\pc_f_q_reg[2] ;\\n  reg \\\\pc_f_q_reg[3] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[3]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[3]  <= _003_[3];\\n  assign pc_f_q[3] = \\\\pc_f_q_reg[3] ;\\n  reg \\\\pc_f_q_reg[4] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[4]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[4]  <= _003_[4];\\n  assign pc_f_q[4] = \\\\pc_f_q_reg[4] ;\\n  reg \\\\pc_f_q_reg[5] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[5]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[5]  <= _003_[5];\\n  assign pc_f_q[5] = \\\\pc_f_q_reg[5] ;\\n  reg \\\\pc_f_q_reg[6] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[6]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[6]  <= _003_[6];\\n  assign pc_f_q[6] = \\\\pc_f_q_reg[6] ;\\n  reg \\\\pc_f_q_reg[7] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[7]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[7]  <= _003_[7];\\n  assign pc_f_q[7] = \\\\pc_f_q_reg[7] ;\\n  reg \\\\pc_f_q_reg[8] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[8]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[8]  <= _003_[8];\\n  assign pc_f_q[8] = \\\\pc_f_q_reg[8] ;\\n  reg \\\\pc_f_q_reg[9] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[9]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[9]  <= _003_[9];\\n  assign pc_f_q[9] = \\\\pc_f_q_reg[9] ;\\n  reg \\\\pc_f_q_reg[10] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[10]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[10]  <= _003_[10];\\n  assign pc_f_q[10] = \\\\pc_f_q_reg[10] ;\\n  reg \\\\pc_f_q_reg[11] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[11]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[11]  <= _003_[11];\\n  assign pc_f_q[11] = \\\\pc_f_q_reg[11] ;\\n  reg \\\\pc_f_q_reg[12] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[12]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[12]  <= _003_[12];\\n  assign pc_f_q[12] = \\\\pc_f_q_reg[12] ;\\n  reg \\\\pc_f_q_reg[13] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[13]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[13]  <= _003_[13];\\n  assign pc_f_q[13] = \\\\pc_f_q_reg[13] ;\\n  reg \\\\pc_f_q_reg[14] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[14]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[14]  <= _003_[14];\\n  assign pc_f_q[14] = \\\\pc_f_q_reg[14] ;\\n  reg \\\\pc_f_q_reg[15] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[15]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[15]  <= _003_[15];\\n  assign pc_f_q[15] = \\\\pc_f_q_reg[15] ;\\n  reg \\\\pc_f_q_reg[16] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[16]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[16]  <= _003_[16];\\n  assign pc_f_q[16] = \\\\pc_f_q_reg[16] ;\\n  reg \\\\pc_f_q_reg[17] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[17]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[17]  <= _003_[17];\\n  assign pc_f_q[17] = \\\\pc_f_q_reg[17] ;\\n  reg \\\\pc_f_q_reg[18] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[18]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[18]  <= _003_[18];\\n  assign pc_f_q[18] = \\\\pc_f_q_reg[18] ;\\n  reg \\\\pc_f_q_reg[19] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[19]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[19]  <= _003_[19];\\n  assign pc_f_q[19] = \\\\pc_f_q_reg[19] ;\\n  reg \\\\pc_f_q_reg[20] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[20]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[20]  <= _003_[20];\\n  assign pc_f_q[20] = \\\\pc_f_q_reg[20] ;\\n  reg \\\\pc_f_q_reg[21] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[21]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[21]  <= _003_[21];\\n  assign pc_f_q[21] = \\\\pc_f_q_reg[21] ;\\n  reg \\\\pc_f_q_reg[22] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[22]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[22]  <= _003_[22];\\n  assign pc_f_q[22] = \\\\pc_f_q_reg[22] ;\\n  reg \\\\pc_f_q_reg[23] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[23]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[23]  <= _003_[23];\\n  assign pc_f_q[23] = \\\\pc_f_q_reg[23] ;\\n  reg \\\\pc_f_q_reg[24] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[24]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[24]  <= _003_[24];\\n  assign pc_f_q[24] = \\\\pc_f_q_reg[24] ;\\n  reg \\\\pc_f_q_reg[25] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[25]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[25]  <= _003_[25];\\n  assign pc_f_q[25] = \\\\pc_f_q_reg[25] ;\\n  reg \\\\pc_f_q_reg[26] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[26]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[26]  <= _003_[26];\\n  assign pc_f_q[26] = \\\\pc_f_q_reg[26] ;\\n  reg \\\\pc_f_q_reg[27] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[27]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[27]  <= _003_[27];\\n  assign pc_f_q[27] = \\\\pc_f_q_reg[27] ;\\n  reg \\\\pc_f_q_reg[28] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[28]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[28]  <= _003_[28];\\n  assign pc_f_q[28] = \\\\pc_f_q_reg[28] ;\\n  reg \\\\pc_f_q_reg[29] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[29]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[29]  <= _003_[29];\\n  assign pc_f_q[29] = \\\\pc_f_q_reg[29] ;\\n  reg \\\\pc_f_q_reg[30] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[30]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[30]  <= _003_[30];\\n  assign pc_f_q[30] = \\\\pc_f_q_reg[30] ;\\n  reg \\\\pc_f_q_reg[31] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:181.1-189.49\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\pc_f_q_reg[31]  <= 1'h0;\\n    else if (_008_) \\\\pc_f_q_reg[31]  <= _003_[31];\\n  assign pc_f_q[31] = \\\\pc_f_q_reg[31] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:155.1-161.28\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) icache_fetch_q <= 1'h0;\\n    else if (_007_) icache_fetch_q <= _002_;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:131.1-135.25\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) active_q <= 1'h0;\\n    else if (_000_) active_q <= 1'h1;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) branch_q <= 1'h0;\\n    else if (_006_) branch_q <= branch_request_i;\\n  reg \\\\branch_pc_q_reg[2] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[2]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[2]  <= _001_[2];\\n  assign branch_pc_q[2] = \\\\branch_pc_q_reg[2] ;\\n  reg \\\\branch_pc_q_reg[3] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[3]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[3]  <= _001_[3];\\n  assign branch_pc_q[3] = \\\\branch_pc_q_reg[3] ;\\n  reg \\\\branch_pc_q_reg[4] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[4]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[4]  <= _001_[4];\\n  assign branch_pc_q[4] = \\\\branch_pc_q_reg[4] ;\\n  reg \\\\branch_pc_q_reg[5] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[5]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[5]  <= _001_[5];\\n  assign branch_pc_q[5] = \\\\branch_pc_q_reg[5] ;\\n  reg \\\\branch_pc_q_reg[6] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[6]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[6]  <= _001_[6];\\n  assign branch_pc_q[6] = \\\\branch_pc_q_reg[6] ;\\n  reg \\\\branch_pc_q_reg[7] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[7]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[7]  <= _001_[7];\\n  assign branch_pc_q[7] = \\\\branch_pc_q_reg[7] ;\\n  reg \\\\branch_pc_q_reg[8] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[8]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[8]  <= _001_[8];\\n  assign branch_pc_q[8] = \\\\branch_pc_q_reg[8] ;\\n  reg \\\\branch_pc_q_reg[9] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[9]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[9]  <= _001_[9];\\n  assign branch_pc_q[9] = \\\\branch_pc_q_reg[9] ;\\n  reg \\\\branch_pc_q_reg[10] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[10]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[10]  <= _001_[10];\\n  assign branch_pc_q[10] = \\\\branch_pc_q_reg[10] ;\\n  reg \\\\branch_pc_q_reg[11] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[11]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[11]  <= _001_[11];\\n  assign branch_pc_q[11] = \\\\branch_pc_q_reg[11] ;\\n  reg \\\\branch_pc_q_reg[12] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[12]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[12]  <= _001_[12];\\n  assign branch_pc_q[12] = \\\\branch_pc_q_reg[12] ;\\n  reg \\\\branch_pc_q_reg[13] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[13]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[13]  <= _001_[13];\\n  assign branch_pc_q[13] = \\\\branch_pc_q_reg[13] ;\\n  reg \\\\branch_pc_q_reg[14] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[14]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[14]  <= _001_[14];\\n  assign branch_pc_q[14] = \\\\branch_pc_q_reg[14] ;\\n  reg \\\\branch_pc_q_reg[15] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[15]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[15]  <= _001_[15];\\n  assign branch_pc_q[15] = \\\\branch_pc_q_reg[15] ;\\n  reg \\\\branch_pc_q_reg[16] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[16]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[16]  <= _001_[16];\\n  assign branch_pc_q[16] = \\\\branch_pc_q_reg[16] ;\\n  reg \\\\branch_pc_q_reg[17] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[17]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[17]  <= _001_[17];\\n  assign branch_pc_q[17] = \\\\branch_pc_q_reg[17] ;\\n  reg \\\\branch_pc_q_reg[18] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[18]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[18]  <= _001_[18];\\n  assign branch_pc_q[18] = \\\\branch_pc_q_reg[18] ;\\n  reg \\\\branch_pc_q_reg[19] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[19]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[19]  <= _001_[19];\\n  assign branch_pc_q[19] = \\\\branch_pc_q_reg[19] ;\\n  reg \\\\branch_pc_q_reg[20] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[20]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[20]  <= _001_[20];\\n  assign branch_pc_q[20] = \\\\branch_pc_q_reg[20] ;\\n  reg \\\\branch_pc_q_reg[21] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[21]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[21]  <= _001_[21];\\n  assign branch_pc_q[21] = \\\\branch_pc_q_reg[21] ;\\n  reg \\\\branch_pc_q_reg[22] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[22]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[22]  <= _001_[22];\\n  assign branch_pc_q[22] = \\\\branch_pc_q_reg[22] ;\\n  reg \\\\branch_pc_q_reg[23] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[23]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[23]  <= _001_[23];\\n  assign branch_pc_q[23] = \\\\branch_pc_q_reg[23] ;\\n  reg \\\\branch_pc_q_reg[24] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[24]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[24]  <= _001_[24];\\n  assign branch_pc_q[24] = \\\\branch_pc_q_reg[24] ;\\n  reg \\\\branch_pc_q_reg[25] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[25]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[25]  <= _001_[25];\\n  assign branch_pc_q[25] = \\\\branch_pc_q_reg[25] ;\\n  reg \\\\branch_pc_q_reg[26] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[26]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[26]  <= _001_[26];\\n  assign branch_pc_q[26] = \\\\branch_pc_q_reg[26] ;\\n  reg \\\\branch_pc_q_reg[27] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[27]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[27]  <= _001_[27];\\n  assign branch_pc_q[27] = \\\\branch_pc_q_reg[27] ;\\n  reg \\\\branch_pc_q_reg[28] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[28]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[28]  <= _001_[28];\\n  assign branch_pc_q[28] = \\\\branch_pc_q_reg[28] ;\\n  reg \\\\branch_pc_q_reg[29] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[29]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[29]  <= _001_[29];\\n  assign branch_pc_q[29] = \\\\branch_pc_q_reg[29] ;\\n  reg \\\\branch_pc_q_reg[30] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[30]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[30]  <= _001_[30];\\n  assign branch_pc_q[30] = \\\\branch_pc_q_reg[30] ;\\n  reg \\\\branch_pc_q_reg[31] ;\\n  (* src = \\\"../riscv/core/riscv/riscv_fetch.v:103.1-120.4\\\" *)\\n  always @(posedge clk_i, posedge rst_i)\\n    if (rst_i) \\\\branch_pc_q_reg[31]  <= 1'h0;\\n    else if (_006_) \\\\branch_pc_q_reg[31]  <= _001_[31];\\n  assign branch_pc_q[31] = \\\\branch_pc_q_reg[31] ;\\n  assign branch_pc_w = branch_pc_q;\\n  assign branch_priv_w = branch_priv_q;\\n  assign branch_w = branch_q;\\n  assign icache_flush_o = fetch_invalidate_i;\\n  assign icache_invalidate_o = 1'h0;\\n  assign icache_invalidate_q = 1'h0;\\n  assign icache_pc_o = { pc_f_q[31:2], 2'h0 };\\n  assign icache_pc_w[31:2] = pc_f_q[31:2];\\n  assign icache_priv_o = priv_f_q;\\n  assign icache_priv_w = priv_f_q;\\n  assign pc_f_q[1:0] = icache_pc_w[1:0];\\n  assign squash_decode_o = branch_request_i;\\nendmodule\\n", "answer": "//-----------------------------------------------------------------\n//                         RISC-V Core\n//                            V1.0.1\n//                     Ultra-Embedded.com\n//                     Copyright 2014-2019\n//\n//                   admin@ultra-embedded.com\n//\n//                       License: BSD\n//-----------------------------------------------------------------\n//\n// Copyright (c) 2014-2019, Ultra-Embedded.com\n// All rights reserved.\n// \n// Redistribution and use in source and binary forms, with or without\n// modification, are permitted provided that the following conditions \n// are met:\n//   - Redistributions of source code must retain the above copyright\n//     notice, this list of conditions and the following disclaimer.\n//   - Redistributions in binary form must reproduce the above copyright\n//     notice, this list of conditions and the following disclaimer \n//     in the documentation and/or other materials provided with the \n//     distribution.\n//   - Neither the name of the author nor the names of its contributors \n//     may be used to endorse or promote products derived from this \n//     software without specific prior written permission.\n// \n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \n// \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT \n// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR \n// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE \n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR \n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF \n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR \n// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF \n// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF \n// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF \n// SUCH DAMAGE.\n//-----------------------------------------------------------------\n\nmodule riscv_fetch\n//-----------------------------------------------------------------\n// Params\n//-----------------------------------------------------------------\n#(\n     parameter SUPPORT_MMU      = 1\n)\n//-----------------------------------------------------------------\n// Ports\n//-----------------------------------------------------------------\n(\n    // Inputs\n     input           clk_i\n    ,input           rst_i\n    ,input           fetch_accept_i\n    ,input           icache_accept_i\n    ,input           icache_valid_i\n    ,input           icache_error_i\n    ,input  [ 31:0]  icache_inst_i\n    ,input           icache_page_fault_i\n    ,input           fetch_invalidate_i\n    ,input           branch_request_i\n    ,input  [ 31:0]  branch_pc_i\n    ,input  [  1:0]  branch_priv_i\n\n    // Outputs\n    ,output          fetch_valid_o\n    ,output [ 31:0]  fetch_instr_o\n    ,output [ 31:0]  fetch_pc_o\n    ,output          fetch_fault_fetch_o\n    ,output          fetch_fault_page_o\n    ,output          icache_rd_o\n    ,output          icache_flush_o\n    ,output          icache_invalidate_o\n    ,output [ 31:0]  icache_pc_o\n    ,output [  1:0]  icache_priv_o\n    ,output          squash_decode_o\n);\n\n\n\n//-----------------------------------------------------------------\n// Includes\n//-----------------------------------------------------------------\n`include \"riscv_defs.v\"\n\n//-------------------------------------------------------------\n// Registers / Wires\n//-------------------------------------------------------------\nreg         active_q;\n\nwire        icache_busy_w;\nwire        stall_w       = !fetch_accept_i || icache_busy_w || !icache_accept_i;\n\n//-------------------------------------------------------------\n// Buffered branch\n//-------------------------------------------------------------\nreg         branch_q;\nreg [31:0]  branch_pc_q;\nreg [1:0]   branch_priv_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    branch_q       <= 1'b0;\n    branch_pc_q    <= 32'b0;\n    branch_priv_q  <= `PRIV_MACHINE;\nend\nelse if (branch_request_i)\nbegin\n    branch_q       <= 1'b1;\n    branch_pc_q    <= branch_pc_i;\n    branch_priv_q  <= branch_priv_i;\nend\nelse if (icache_rd_o && icache_accept_i)\nbegin\n    branch_q       <= 1'b0;\n    branch_pc_q    <= 32'b0;\nend\n\nwire        branch_w      = branch_q;\nwire [31:0] branch_pc_w   = branch_pc_q;\nwire [1:0]  branch_priv_w = branch_priv_q;\n\nassign squash_decode_o    = branch_request_i;\n\n//-------------------------------------------------------------\n// Active flag\n//-------------------------------------------------------------\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    active_q    <= 1'b0;\nelse if (branch_w && ~stall_w)\n    active_q    <= 1'b1;\n\n//-------------------------------------------------------------\n// Stall flag\n//-------------------------------------------------------------\nreg stall_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    stall_q    <= 1'b0;\nelse\n    stall_q    <= stall_w;\n\n//-------------------------------------------------------------\n// Request tracking\n//-------------------------------------------------------------\nreg icache_fetch_q;\nreg icache_invalidate_q;\n\n// ICACHE fetch tracking\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    icache_fetch_q <= 1'b0;\nelse if (icache_rd_o && icache_accept_i)\n    icache_fetch_q <= 1'b1;\nelse if (icache_valid_i)\n    icache_fetch_q <= 1'b0;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    icache_invalidate_q <= 1'b0;\nelse if (icache_invalidate_o && !icache_accept_i)\n    icache_invalidate_q <= 1'b1;\nelse\n    icache_invalidate_q <= 1'b0;\n\n//-------------------------------------------------------------\n// PC\n//-------------------------------------------------------------\nreg [31:0]  pc_f_q;\nreg [31:0]  pc_d_q;\n\nwire [31:0] icache_pc_w;\nwire [1:0]  icache_priv_w;\nwire        fetch_resp_drop_w;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    pc_f_q  <= 32'b0;\n// Branch request\nelse if (branch_w && ~stall_w)\n    pc_f_q  <= branch_pc_w;\n// NPC\nelse if (!stall_w)\n    pc_f_q  <= {icache_pc_w[31:2],2'b0} + 32'd4;\n\nreg [1:0] priv_f_q;\nreg       branch_d_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    priv_f_q  <= `PRIV_MACHINE;\n// Branch request\nelse if (branch_w && ~stall_w)\n    priv_f_q  <= branch_priv_w;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    branch_d_q  <= 1'b0;\n// Branch request\nelse if (branch_w && ~stall_w)\n    branch_d_q  <= 1'b1;\n// NPC\nelse if (!stall_w)\n    branch_d_q  <= 1'b0;\n\nassign icache_pc_w       = pc_f_q;\nassign icache_priv_w     = priv_f_q;\nassign fetch_resp_drop_w = branch_w | branch_d_q;\n\n// Last fetch address\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    pc_d_q <= 32'b0;\nelse if (icache_rd_o && icache_accept_i)\n    pc_d_q <= icache_pc_w;\n\n//-------------------------------------------------------------\n// Outputs\n//-------------------------------------------------------------\nassign icache_rd_o         = active_q & fetch_accept_i & !icache_busy_w;\nassign icache_pc_o         = {icache_pc_w[31:2],2'b0};\nassign icache_priv_o       = icache_priv_w;\nassign icache_flush_o      = fetch_invalidate_i | icache_invalidate_q;\nassign icache_invalidate_o = 1'b0;\n\nassign icache_busy_w       =  icache_fetch_q && !icache_valid_i;\n\n//-------------------------------------------------------------\n// Response Buffer\n//-------------------------------------------------------------\nreg [65:0]  skid_buffer_q;\nreg         skid_valid_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    skid_buffer_q  <= 66'b0;\n    skid_valid_q   <= 1'b0;\nend \n// Instruction output back-pressured - hold in skid buffer\nelse if (fetch_valid_o && !fetch_accept_i)\nbegin\n    skid_valid_q  <= 1'b1;\n    skid_buffer_q <= {fetch_fault_page_o, fetch_fault_fetch_o, fetch_pc_o, fetch_instr_o};\nend\nelse\nbegin\n    skid_valid_q  <= 1'b0;\n    skid_buffer_q <= 66'b0;\nend\n\nassign fetch_valid_o       = (icache_valid_i || skid_valid_q) & !fetch_resp_drop_w;\nassign fetch_pc_o          = skid_valid_q ? skid_buffer_q[63:32] : {pc_d_q[31:2],2'b0};\nassign fetch_instr_o       = skid_valid_q ? skid_buffer_q[31:0]  : icache_inst_i;\n\n// Faults\nassign fetch_fault_fetch_o = skid_valid_q ? skid_buffer_q[64] : icache_error_i;\nassign fetch_fault_page_o  = skid_valid_q ? skid_buffer_q[65] : icache_page_fault_i;\n\n\n\nendmodule\n"}