IDLE 0 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
INJECT_T 128 [(1,0)] D [] [] [] [] [] [] none
MERGE 129 [(1,0),(0,0)] D [] [131,132,133,134] [] [] [((0,0),(1,0))] [] none
DISCARD 130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 131 [(1,0),(0,0)] D [129] [] [] [] [((0,0),(1,0))] [131,132,133,134] CONDITIONAL_S
Y_MEAS 132 [(1,0)] HALF_D_PLUS_2 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
IDLE 133 [(0,0)] HALF_D_PLUS_2 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
DISCARD 134 [(1,0)] 0 [129] [] [] [] [] [131,132,133,134] CONDITIONAL_S
IDLE 135 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 136 [(0,1)] D [] [] [] [] [] [] none
MERGE 137 [(0,1),(0,0)] D [] [139,140,141,142] [] [] [((0,0),(0,1))] [] none
DISCARD 138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 139 [(0,1),(0,0)] D [137] [] [] [] [((0,0),(0,1))] [139,140,141,142] CONDITIONAL_S
Y_MEAS 140 [(0,1)] HALF_D_PLUS_2 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
IDLE 141 [(0,0)] HALF_D_PLUS_2 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
DISCARD 142 [(0,1)] 0 [137] [] [] [] [] [139,140,141,142] CONDITIONAL_S
IDLE 143 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 144 [(1,0)] D [] [] [] [] [] [] none
MERGE 145 [(1,0),(0,0)] D [] [147,148,149,150] [] [] [((0,0),(1,0))] [] none
DISCARD 146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 147 [(1,0),(0,0)] D [145] [] [] [] [((0,0),(1,0))] [147,148,149,150] CONDITIONAL_S
Y_MEAS 148 [(1,0)] HALF_D_PLUS_2 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
IDLE 149 [(0,0)] HALF_D_PLUS_2 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
DISCARD 150 [(1,0)] 0 [145] [] [] [] [] [147,148,149,150] CONDITIONAL_S
IDLE 151 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 152 [(0,1)] D [] [] [] [] [] [] none
MERGE 153 [(0,1),(0,0)] D [] [155,156,157,158] [] [] [((0,0),(0,1))] [] none
DISCARD 154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 155 [(0,1),(0,0)] D [153] [] [] [] [((0,0),(0,1))] [155,156,157,158] CONDITIONAL_S
Y_MEAS 156 [(0,1)] HALF_D_PLUS_2 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
IDLE 157 [(0,0)] HALF_D_PLUS_2 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
DISCARD 158 [(0,1)] 0 [153] [] [] [] [] [155,156,157,158] CONDITIONAL_S
IDLE 159 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 160 [(1,0)] D [] [] [] [] [] [] none
MERGE 161 [(1,0),(0,0)] D [] [163,164,165,166] [] [] [((0,0),(1,0))] [] none
DISCARD 162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 163 [(1,0),(0,0)] D [161] [] [] [] [((0,0),(1,0))] [163,164,165,166] CONDITIONAL_S
Y_MEAS 164 [(1,0)] HALF_D_PLUS_2 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
IDLE 165 [(0,0)] HALF_D_PLUS_2 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
DISCARD 166 [(1,0)] 0 [161] [] [] [] [] [163,164,165,166] CONDITIONAL_S
IDLE 167 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 168 [(0,1)] D [] [] [] [] [] [] none
MERGE 169 [(0,1),(0,0)] D [] [171,172,173,174] [] [] [((0,0),(0,1))] [] none
DISCARD 170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 171 [(0,1),(0,0)] D [169] [] [] [] [((0,0),(0,1))] [171,172,173,174] CONDITIONAL_S
Y_MEAS 172 [(0,1)] HALF_D_PLUS_2 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
IDLE 173 [(0,0)] HALF_D_PLUS_2 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
DISCARD 174 [(0,1)] 0 [169] [] [] [] [] [171,172,173,174] CONDITIONAL_S
IDLE 175 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 176 [(1,0)] D [] [] [] [] [] [] none
MERGE 177 [(1,0),(0,0)] D [] [179,180,181,182] [] [] [((0,0),(1,0))] [] none
DISCARD 178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 179 [(1,0),(0,0)] D [177] [] [] [] [((0,0),(1,0))] [179,180,181,182] CONDITIONAL_S
Y_MEAS 180 [(1,0)] HALF_D_PLUS_2 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
IDLE 181 [(0,0)] HALF_D_PLUS_2 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
DISCARD 182 [(1,0)] 0 [177] [] [] [] [] [179,180,181,182] CONDITIONAL_S
IDLE 183 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 184 [(0,1)] D [] [] [] [] [] [] none
MERGE 185 [(0,1),(0,0)] D [] [187,188,189,190] [] [] [((0,0),(0,1))] [] none
DISCARD 186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 187 [(0,1),(0,0)] D [185] [] [] [] [((0,0),(0,1))] [187,188,189,190] CONDITIONAL_S
Y_MEAS 188 [(0,1)] HALF_D_PLUS_2 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
IDLE 189 [(0,0)] HALF_D_PLUS_2 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
DISCARD 190 [(0,1)] 0 [185] [] [] [] [] [187,188,189,190] CONDITIONAL_S
IDLE 191 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 192 [(1,0)] D [] [] [] [] [] [] none
MERGE 193 [(1,0),(0,0)] D [] [195,196,197,198] [] [] [((0,0),(1,0))] [] none
DISCARD 194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 195 [(1,0),(0,0)] D [193] [] [] [] [((0,0),(1,0))] [195,196,197,198] CONDITIONAL_S
Y_MEAS 196 [(1,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 197 [(0,0)] HALF_D_PLUS_2 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
DISCARD 198 [(1,0)] 0 [193] [] [] [] [] [195,196,197,198] CONDITIONAL_S
IDLE 199 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 200 [(0,1)] D [] [] [] [] [] [] none
MERGE 201 [(0,1),(0,0)] D [] [203,204,205,206] [] [] [((0,0),(0,1))] [] none
DISCARD 202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 203 [(0,1),(0,0)] D [201] [] [] [] [((0,0),(0,1))] [203,204,205,206] CONDITIONAL_S
Y_MEAS 204 [(0,1)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 205 [(0,0)] HALF_D_PLUS_2 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
DISCARD 206 [(0,1)] 0 [201] [] [] [] [] [203,204,205,206] CONDITIONAL_S
IDLE 207 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 208 [(1,0)] D [] [] [] [] [] [] none
MERGE 209 [(1,0),(0,0)] D [] [211,212,213,214] [] [] [((0,0),(1,0))] [] none
DISCARD 210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 211 [(1,0),(0,0)] D [209] [] [] [] [((0,0),(1,0))] [211,212,213,214] CONDITIONAL_S
Y_MEAS 212 [(1,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 213 [(0,0)] HALF_D_PLUS_2 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
DISCARD 214 [(1,0)] 0 [209] [] [] [] [] [211,212,213,214] CONDITIONAL_S
IDLE 215 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 216 [(0,1)] D [] [] [] [] [] [] none
MERGE 217 [(0,1),(0,0)] D [] [219,220,221,222] [] [] [((0,0),(0,1))] [] none
DISCARD 218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 219 [(0,1),(0,0)] D [217] [] [] [] [((0,0),(0,1))] [219,220,221,222] CONDITIONAL_S
Y_MEAS 220 [(0,1)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 221 [(0,0)] HALF_D_PLUS_2 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
DISCARD 222 [(0,1)] 0 [217] [] [] [] [] [219,220,221,222] CONDITIONAL_S
IDLE 223 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 224 [(1,0)] D [] [] [] [] [] [] none
MERGE 225 [(1,0),(0,0)] D [] [227,228,229,230] [] [] [((0,0),(1,0))] [] none
DISCARD 226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 227 [(1,0),(0,0)] D [225] [] [] [] [((0,0),(1,0))] [227,228,229,230] CONDITIONAL_S
Y_MEAS 228 [(1,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 229 [(0,0)] HALF_D_PLUS_2 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
DISCARD 230 [(1,0)] 0 [225] [] [] [] [] [227,228,229,230] CONDITIONAL_S
IDLE 231 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 232 [(0,1)] D [] [] [] [] [] [] none
MERGE 233 [(0,1),(0,0)] D [] [235,236,237,238] [] [] [((0,0),(0,1))] [] none
DISCARD 234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 235 [(0,1),(0,0)] D [233] [] [] [] [((0,0),(0,1))] [235,236,237,238] CONDITIONAL_S
Y_MEAS 236 [(0,1)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 237 [(0,0)] HALF_D_PLUS_2 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
DISCARD 238 [(0,1)] 0 [233] [] [] [] [] [235,236,237,238] CONDITIONAL_S
IDLE 239 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 240 [(1,0)] D [] [] [] [] [] [] none
MERGE 241 [(1,0),(0,0)] D [] [243,244,245,246] [] [] [((0,0),(1,0))] [] none
DISCARD 242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 243 [(1,0),(0,0)] D [241] [] [] [] [((0,0),(1,0))] [243,244,245,246] CONDITIONAL_S
Y_MEAS 244 [(1,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 245 [(0,0)] HALF_D_PLUS_2 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
DISCARD 246 [(1,0)] 0 [241] [] [] [] [] [243,244,245,246] CONDITIONAL_S
IDLE 247 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 248 [(0,1)] D [] [] [] [] [] [] none
MERGE 249 [(0,1),(0,0)] D [] [251,252,253,254] [] [] [((0,0),(0,1))] [] none
DISCARD 250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 251 [(0,1),(0,0)] D [249] [] [] [] [((0,0),(0,1))] [251,252,253,254] CONDITIONAL_S
Y_MEAS 252 [(0,1)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 253 [(0,0)] HALF_D_PLUS_2 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
DISCARD 254 [(0,1)] 0 [249] [] [] [] [] [251,252,253,254] CONDITIONAL_S
IDLE 255 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 256 [(1,0)] D [] [] [] [] [] [] none
MERGE 257 [(1,0),(0,0)] D [] [259,260,261,262] [] [] [((0,0),(1,0))] [] none
DISCARD 258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 259 [(1,0),(0,0)] D [257] [] [] [] [((0,0),(1,0))] [259,260,261,262] CONDITIONAL_S
Y_MEAS 260 [(1,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 261 [(0,0)] HALF_D_PLUS_2 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
DISCARD 262 [(1,0)] 0 [257] [] [] [] [] [259,260,261,262] CONDITIONAL_S
IDLE 263 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 264 [(0,1)] D [] [] [] [] [] [] none
MERGE 265 [(0,1),(0,0)] D [] [267,268,269,270] [] [] [((0,0),(0,1))] [] none
DISCARD 266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 267 [(0,1),(0,0)] D [265] [] [] [] [((0,0),(0,1))] [267,268,269,270] CONDITIONAL_S
Y_MEAS 268 [(0,1)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 269 [(0,0)] HALF_D_PLUS_2 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
DISCARD 270 [(0,1)] 0 [265] [] [] [] [] [267,268,269,270] CONDITIONAL_S
IDLE 271 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 272 [(1,0)] D [] [] [] [] [] [] none
MERGE 273 [(1,0),(0,0)] D [] [275,276,277,278] [] [] [((0,0),(1,0))] [] none
DISCARD 274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 275 [(1,0),(0,0)] D [273] [] [] [] [((0,0),(1,0))] [275,276,277,278] CONDITIONAL_S
Y_MEAS 276 [(1,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 277 [(0,0)] HALF_D_PLUS_2 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
DISCARD 278 [(1,0)] 0 [273] [] [] [] [] [275,276,277,278] CONDITIONAL_S
IDLE 279 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 280 [(0,1)] D [] [] [] [] [] [] none
MERGE 281 [(0,1),(0,0)] D [] [283,284,285,286] [] [] [((0,0),(0,1))] [] none
DISCARD 282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 283 [(0,1),(0,0)] D [281] [] [] [] [((0,0),(0,1))] [283,284,285,286] CONDITIONAL_S
Y_MEAS 284 [(0,1)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 285 [(0,0)] HALF_D_PLUS_2 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
DISCARD 286 [(0,1)] 0 [281] [] [] [] [] [283,284,285,286] CONDITIONAL_S
IDLE 287 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 288 [(1,0)] D [] [] [] [] [] [] none
MERGE 289 [(1,0),(0,0)] D [] [291,292,293,294] [] [] [((0,0),(1,0))] [] none
DISCARD 290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 291 [(1,0),(0,0)] D [289] [] [] [] [((0,0),(1,0))] [291,292,293,294] CONDITIONAL_S
Y_MEAS 292 [(1,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 293 [(0,0)] HALF_D_PLUS_2 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
DISCARD 294 [(1,0)] 0 [289] [] [] [] [] [291,292,293,294] CONDITIONAL_S
IDLE 295 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 296 [(0,1)] D [] [] [] [] [] [] none
MERGE 297 [(0,1),(0,0)] D [] [299,300,301,302] [] [] [((0,0),(0,1))] [] none
DISCARD 298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 299 [(0,1),(0,0)] D [297] [] [] [] [((0,0),(0,1))] [299,300,301,302] CONDITIONAL_S
Y_MEAS 300 [(0,1)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 301 [(0,0)] HALF_D_PLUS_2 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
DISCARD 302 [(0,1)] 0 [297] [] [] [] [] [299,300,301,302] CONDITIONAL_S
IDLE 303 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 304 [(1,0)] D [] [] [] [] [] [] none
MERGE 305 [(1,0),(0,0)] D [] [307,308,309,310] [] [] [((0,0),(1,0))] [] none
DISCARD 306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 307 [(1,0),(0,0)] D [305] [] [] [] [((0,0),(1,0))] [307,308,309,310] CONDITIONAL_S
Y_MEAS 308 [(1,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 309 [(0,0)] HALF_D_PLUS_2 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
DISCARD 310 [(1,0)] 0 [305] [] [] [] [] [307,308,309,310] CONDITIONAL_S
IDLE 311 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 312 [(0,1)] D [] [] [] [] [] [] none
MERGE 313 [(0,1),(0,0)] D [] [315,316,317,318] [] [] [((0,0),(0,1))] [] none
DISCARD 314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 315 [(0,1),(0,0)] D [313] [] [] [] [((0,0),(0,1))] [315,316,317,318] CONDITIONAL_S
Y_MEAS 316 [(0,1)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 317 [(0,0)] HALF_D_PLUS_2 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
DISCARD 318 [(0,1)] 0 [313] [] [] [] [] [315,316,317,318] CONDITIONAL_S
IDLE 319 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 320 [(1,0)] D [] [] [] [] [] [] none
MERGE 321 [(1,0),(0,0)] D [] [323,324,325,326] [] [] [((0,0),(1,0))] [] none
DISCARD 322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 323 [(1,0),(0,0)] D [321] [] [] [] [((0,0),(1,0))] [323,324,325,326] CONDITIONAL_S
Y_MEAS 324 [(1,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 325 [(0,0)] HALF_D_PLUS_2 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
DISCARD 326 [(1,0)] 0 [321] [] [] [] [] [323,324,325,326] CONDITIONAL_S
IDLE 327 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 328 [(0,1)] D [] [] [] [] [] [] none
MERGE 329 [(0,1),(0,0)] D [] [331,332,333,334] [] [] [((0,0),(0,1))] [] none
DISCARD 330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 331 [(0,1),(0,0)] D [329] [] [] [] [((0,0),(0,1))] [331,332,333,334] CONDITIONAL_S
Y_MEAS 332 [(0,1)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 333 [(0,0)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
DISCARD 334 [(0,1)] 0 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 335 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 336 [(1,0)] D [] [] [] [] [] [] none
MERGE 337 [(1,0),(0,0)] D [] [339,340,341,342] [] [] [((0,0),(1,0))] [] none
DISCARD 338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 339 [(1,0),(0,0)] D [337] [] [] [] [((0,0),(1,0))] [339,340,341,342] CONDITIONAL_S
Y_MEAS 340 [(1,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 341 [(0,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
DISCARD 342 [(1,0)] 0 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 343 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 344 [(0,1)] D [] [] [] [] [] [] none
MERGE 345 [(0,1),(0,0)] D [] [347,348,349,350] [] [] [((0,0),(0,1))] [] none
DISCARD 346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 347 [(0,1),(0,0)] D [345] [] [] [] [((0,0),(0,1))] [347,348,349,350] CONDITIONAL_S
Y_MEAS 348 [(0,1)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 349 [(0,0)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
DISCARD 350 [(0,1)] 0 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 351 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 352 [(1,0)] D [] [] [] [] [] [] none
MERGE 353 [(1,0),(0,0)] D [] [355,356,357,358] [] [] [((0,0),(1,0))] [] none
DISCARD 354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 355 [(1,0),(0,0)] D [353] [] [] [] [((0,0),(1,0))] [355,356,357,358] CONDITIONAL_S
Y_MEAS 356 [(1,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 357 [(0,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
DISCARD 358 [(1,0)] 0 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 359 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 360 [(0,1)] D [] [] [] [] [] [] none
MERGE 361 [(0,1),(0,0)] D [] [363,364,365,366] [] [] [((0,0),(0,1))] [] none
DISCARD 362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 363 [(0,1),(0,0)] D [361] [] [] [] [((0,0),(0,1))] [363,364,365,366] CONDITIONAL_S
Y_MEAS 364 [(0,1)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 365 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
DISCARD 366 [(0,1)] 0 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 367 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 368 [(1,0)] D [] [] [] [] [] [] none
MERGE 369 [(1,0),(0,0)] D [] [371,372,373,374] [] [] [((0,0),(1,0))] [] none
DISCARD 370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 371 [(1,0),(0,0)] D [369] [] [] [] [((0,0),(1,0))] [371,372,373,374] CONDITIONAL_S
Y_MEAS 372 [(1,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 373 [(0,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
DISCARD 374 [(1,0)] 0 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 375 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 376 [(0,1)] D [] [] [] [] [] [] none
MERGE 377 [(0,1),(0,0)] D [] [379,380,381,382] [] [] [((0,0),(0,1))] [] none
DISCARD 378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 379 [(0,1),(0,0)] D [377] [] [] [] [((0,0),(0,1))] [379,380,381,382] CONDITIONAL_S
Y_MEAS 380 [(0,1)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 381 [(0,0)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
DISCARD 382 [(0,1)] 0 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 383 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 384 [(1,0)] D [] [] [] [] [] [] none
MERGE 385 [(1,0),(0,0)] D [] [387,388,389,390] [] [] [((0,0),(1,0))] [] none
DISCARD 386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 387 [(1,0),(0,0)] D [385] [] [] [] [((0,0),(1,0))] [387,388,389,390] CONDITIONAL_S
Y_MEAS 388 [(1,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 389 [(0,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
DISCARD 390 [(1,0)] 0 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 391 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 392 [(0,1)] D [] [] [] [] [] [] none
MERGE 393 [(0,1),(0,0)] D [] [395,396,397,398] [] [] [((0,0),(0,1))] [] none
DISCARD 394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 395 [(0,1),(0,0)] D [393] [] [] [] [((0,0),(0,1))] [395,396,397,398] CONDITIONAL_S
Y_MEAS 396 [(0,1)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 397 [(0,0)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
DISCARD 398 [(0,1)] 0 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 399 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 400 [(1,0)] D [] [] [] [] [] [] none
MERGE 401 [(1,0),(0,0)] D [] [403,404,405,406] [] [] [((0,0),(1,0))] [] none
DISCARD 402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 403 [(1,0),(0,0)] D [401] [] [] [] [((0,0),(1,0))] [403,404,405,406] CONDITIONAL_S
Y_MEAS 404 [(1,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 405 [(0,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
DISCARD 406 [(1,0)] 0 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 407 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 408 [(0,1)] D [] [] [] [] [] [] none
MERGE 409 [(0,1),(0,0)] D [] [411,412,413,414] [] [] [((0,0),(0,1))] [] none
DISCARD 410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 411 [(0,1),(0,0)] D [409] [] [] [] [((0,0),(0,1))] [411,412,413,414] CONDITIONAL_S
Y_MEAS 412 [(0,1)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 413 [(0,0)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
DISCARD 414 [(0,1)] 0 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 415 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 416 [(1,0)] D [] [] [] [] [] [] none
MERGE 417 [(1,0),(0,0)] D [] [419,420,421,422] [] [] [((0,0),(1,0))] [] none
DISCARD 418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 419 [(1,0),(0,0)] D [417] [] [] [] [((0,0),(1,0))] [419,420,421,422] CONDITIONAL_S
Y_MEAS 420 [(1,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 421 [(0,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
DISCARD 422 [(1,0)] 0 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 423 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 424 [(0,1)] D [] [] [] [] [] [] none
MERGE 425 [(0,1),(0,0)] D [] [427,428,429,430] [] [] [((0,0),(0,1))] [] none
DISCARD 426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 427 [(0,1),(0,0)] D [425] [] [] [] [((0,0),(0,1))] [427,428,429,430] CONDITIONAL_S
Y_MEAS 428 [(0,1)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 429 [(0,0)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
DISCARD 430 [(0,1)] 0 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 431 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 432 [(1,0)] D [] [] [] [] [] [] none
MERGE 433 [(1,0),(0,0)] D [] [435,436,437,438] [] [] [((0,0),(1,0))] [] none
DISCARD 434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 435 [(1,0),(0,0)] D [433] [] [] [] [((0,0),(1,0))] [435,436,437,438] CONDITIONAL_S
Y_MEAS 436 [(1,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 437 [(0,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
DISCARD 438 [(1,0)] 0 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 439 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 440 [(0,1)] D [] [] [] [] [] [] none
MERGE 441 [(0,1),(0,0)] D [] [443,444,445,446] [] [] [((0,0),(0,1))] [] none
DISCARD 442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 443 [(0,1),(0,0)] D [441] [] [] [] [((0,0),(0,1))] [443,444,445,446] CONDITIONAL_S
Y_MEAS 444 [(0,1)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 445 [(0,0)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
DISCARD 446 [(0,1)] 0 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 447 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 448 [(1,0)] D [] [] [] [] [] [] none
MERGE 449 [(1,0),(0,0)] D [] [451,452,453,454] [] [] [((0,0),(1,0))] [] none
DISCARD 450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 451 [(1,0),(0,0)] D [449] [] [] [] [((0,0),(1,0))] [451,452,453,454] CONDITIONAL_S
Y_MEAS 452 [(1,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 453 [(0,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
DISCARD 454 [(1,0)] 0 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 455 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 456 [(0,1)] D [] [] [] [] [] [] none
MERGE 457 [(0,1),(0,0)] D [] [459,460,461,462] [] [] [((0,0),(0,1))] [] none
DISCARD 458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 459 [(0,1),(0,0)] D [457] [] [] [] [((0,0),(0,1))] [459,460,461,462] CONDITIONAL_S
Y_MEAS 460 [(0,1)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 461 [(0,0)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
DISCARD 462 [(0,1)] 0 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 463 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 464 [(1,0)] D [] [] [] [] [] [] none
MERGE 465 [(1,0),(0,0)] D [] [467,468,469,470] [] [] [((0,0),(1,0))] [] none
DISCARD 466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 467 [(1,0),(0,0)] D [465] [] [] [] [((0,0),(1,0))] [467,468,469,470] CONDITIONAL_S
Y_MEAS 468 [(1,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 469 [(0,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
DISCARD 470 [(1,0)] 0 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 471 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 472 [(0,1)] D [] [] [] [] [] [] none
MERGE 473 [(0,1),(0,0)] D [] [475,476,477,478] [] [] [((0,0),(0,1))] [] none
DISCARD 474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 475 [(0,1),(0,0)] D [473] [] [] [] [((0,0),(0,1))] [475,476,477,478] CONDITIONAL_S
Y_MEAS 476 [(0,1)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 477 [(0,0)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
DISCARD 478 [(0,1)] 0 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 479 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 480 [(1,0)] D [] [] [] [] [] [] none
MERGE 481 [(1,0),(0,0)] D [] [483,484,485,486] [] [] [((0,0),(1,0))] [] none
DISCARD 482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 483 [(1,0),(0,0)] D [481] [] [] [] [((0,0),(1,0))] [483,484,485,486] CONDITIONAL_S
Y_MEAS 484 [(1,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 485 [(0,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
DISCARD 486 [(1,0)] 0 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 487 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 488 [(0,1)] D [] [] [] [] [] [] none
MERGE 489 [(0,1),(0,0)] D [] [491,492,493,494] [] [] [((0,0),(0,1))] [] none
DISCARD 490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 491 [(0,1),(0,0)] D [489] [] [] [] [((0,0),(0,1))] [491,492,493,494] CONDITIONAL_S
Y_MEAS 492 [(0,1)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 493 [(0,0)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
DISCARD 494 [(0,1)] 0 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 495 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 496 [(1,0)] D [] [] [] [] [] [] none
MERGE 497 [(1,0),(0,0)] D [] [499,500,501,502] [] [] [((0,0),(1,0))] [] none
DISCARD 498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 499 [(1,0),(0,0)] D [497] [] [] [] [((0,0),(1,0))] [499,500,501,502] CONDITIONAL_S
Y_MEAS 500 [(1,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 501 [(0,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
DISCARD 502 [(1,0)] 0 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
INJECT_T 503 [(0,1)] D [] [] [] [] [] [] none
MERGE 504 [(0,1),(0,0)] D [] [506,507,508,509] [] [] [((0,0),(0,1))] [] none
DISCARD 505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [504] [] [] [] [((0,0),(0,1))] [506,507,508,509] CONDITIONAL_S
Y_MEAS 507 [(0,1)] HALF_D_PLUS_2 [504] [] [] [] [] [506,507,508,509] CONDITIONAL_S
IDLE 508 [(0,0)] HALF_D_PLUS_2 [504] [] [] [] [] [506,507,508,509] CONDITIONAL_S
DISCARD 509 [(0,1)] 0 [504] [] [] [] [] [506,507,508,509] CONDITIONAL_S
IDLE 510 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 511 [(1,0)] D [] [] [] [] [] [] none
MERGE 512 [(1,0),(0,0)] D [] [514,515,516,517] [] [] [((0,0),(1,0))] [] none
DISCARD 513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [512] [] [] [] [((0,0),(1,0))] [514,515,516,517] CONDITIONAL_S
Y_MEAS 515 [(1,0)] HALF_D_PLUS_2 [512] [] [] [] [] [514,515,516,517] CONDITIONAL_S
IDLE 516 [(0,0)] HALF_D_PLUS_2 [512] [] [] [] [] [514,515,516,517] CONDITIONAL_S
DISCARD 517 [(1,0)] 0 [512] [] [] [] [] [514,515,516,517] CONDITIONAL_S
IDLE 518 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 519 [(0,1)] D [] [] [] [] [] [] none
MERGE 520 [(0,1),(0,0)] D [] [522,523,524,525] [] [] [((0,0),(0,1))] [] none
DISCARD 521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [520] [] [] [] [((0,0),(0,1))] [522,523,524,525] CONDITIONAL_S
Y_MEAS 523 [(0,1)] HALF_D_PLUS_2 [520] [] [] [] [] [522,523,524,525] CONDITIONAL_S
IDLE 524 [(0,0)] HALF_D_PLUS_2 [520] [] [] [] [] [522,523,524,525] CONDITIONAL_S
DISCARD 525 [(0,1)] 0 [520] [] [] [] [] [522,523,524,525] CONDITIONAL_S
IDLE 526 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 527 [(1,0)] D [] [] [] [] [] [] none
MERGE 528 [(1,0),(0,0)] D [] [530,531,532,533] [] [] [((0,0),(1,0))] [] none
DISCARD 529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [528] [] [] [] [((0,0),(1,0))] [530,531,532,533] CONDITIONAL_S
Y_MEAS 531 [(1,0)] HALF_D_PLUS_2 [528] [] [] [] [] [530,531,532,533] CONDITIONAL_S
IDLE 532 [(0,0)] HALF_D_PLUS_2 [528] [] [] [] [] [530,531,532,533] CONDITIONAL_S
DISCARD 533 [(1,0)] 0 [528] [] [] [] [] [530,531,532,533] CONDITIONAL_S
IDLE 534 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 535 [(0,1)] D [] [] [] [] [] [] none
MERGE 536 [(0,1),(0,0)] D [] [538,539,540,541] [] [] [((0,0),(0,1))] [] none
DISCARD 537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [536] [] [] [] [((0,0),(0,1))] [538,539,540,541] CONDITIONAL_S
Y_MEAS 539 [(0,1)] HALF_D_PLUS_2 [536] [] [] [] [] [538,539,540,541] CONDITIONAL_S
IDLE 540 [(0,0)] HALF_D_PLUS_2 [536] [] [] [] [] [538,539,540,541] CONDITIONAL_S
DISCARD 541 [(0,1)] 0 [536] [] [] [] [] [538,539,540,541] CONDITIONAL_S
IDLE 542 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 543 [(1,0)] D [] [] [] [] [] [] none
MERGE 544 [(1,0),(0,0)] D [] [546,547,548,549] [] [] [((0,0),(1,0))] [] none
DISCARD 545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [544] [] [] [] [((0,0),(1,0))] [546,547,548,549] CONDITIONAL_S
Y_MEAS 547 [(1,0)] HALF_D_PLUS_2 [544] [] [] [] [] [546,547,548,549] CONDITIONAL_S
IDLE 548 [(0,0)] HALF_D_PLUS_2 [544] [] [] [] [] [546,547,548,549] CONDITIONAL_S
DISCARD 549 [(1,0)] 0 [544] [] [] [] [] [546,547,548,549] CONDITIONAL_S
IDLE 550 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 551 [(0,1)] D [] [] [] [] [] [] none
MERGE 552 [(0,1),(0,0)] D [] [554,555,556,557] [] [] [((0,0),(0,1))] [] none
DISCARD 553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [552] [] [] [] [((0,0),(0,1))] [554,555,556,557] CONDITIONAL_S
Y_MEAS 555 [(0,1)] HALF_D_PLUS_2 [552] [] [] [] [] [554,555,556,557] CONDITIONAL_S
IDLE 556 [(0,0)] HALF_D_PLUS_2 [552] [] [] [] [] [554,555,556,557] CONDITIONAL_S
DISCARD 557 [(0,1)] 0 [552] [] [] [] [] [554,555,556,557] CONDITIONAL_S
IDLE 558 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 559 [(1,0)] D [] [] [] [] [] [] none
MERGE 560 [(1,0),(0,0)] D [] [562,563,564,565] [] [] [((0,0),(1,0))] [] none
DISCARD 561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [560] [] [] [] [((0,0),(1,0))] [562,563,564,565] CONDITIONAL_S
Y_MEAS 563 [(1,0)] HALF_D_PLUS_2 [560] [] [] [] [] [562,563,564,565] CONDITIONAL_S
IDLE 564 [(0,0)] HALF_D_PLUS_2 [560] [] [] [] [] [562,563,564,565] CONDITIONAL_S
DISCARD 565 [(1,0)] 0 [560] [] [] [] [] [562,563,564,565] CONDITIONAL_S
IDLE 566 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 567 [(0,1)] D [] [] [] [] [] [] none
MERGE 568 [(0,1),(0,0)] D [] [570,571,572,573] [] [] [((0,0),(0,1))] [] none
DISCARD 569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [568] [] [] [] [((0,0),(0,1))] [570,571,572,573] CONDITIONAL_S
Y_MEAS 571 [(0,1)] HALF_D_PLUS_2 [568] [] [] [] [] [570,571,572,573] CONDITIONAL_S
IDLE 572 [(0,0)] HALF_D_PLUS_2 [568] [] [] [] [] [570,571,572,573] CONDITIONAL_S
DISCARD 573 [(0,1)] 0 [568] [] [] [] [] [570,571,572,573] CONDITIONAL_S
IDLE 574 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 575 [(1,0)] D [] [] [] [] [] [] none
MERGE 576 [(1,0),(0,0)] D [] [578,579,580,581] [] [] [((0,0),(1,0))] [] none
DISCARD 577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [576] [] [] [] [((0,0),(1,0))] [578,579,580,581] CONDITIONAL_S
Y_MEAS 579 [(1,0)] HALF_D_PLUS_2 [576] [] [] [] [] [578,579,580,581] CONDITIONAL_S
IDLE 580 [(0,0)] HALF_D_PLUS_2 [576] [] [] [] [] [578,579,580,581] CONDITIONAL_S
DISCARD 581 [(1,0)] 0 [576] [] [] [] [] [578,579,580,581] CONDITIONAL_S
IDLE 582 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 583 [(0,1)] D [] [] [] [] [] [] none
MERGE 584 [(0,1),(0,0)] D [] [586,587,588,589] [] [] [((0,0),(0,1))] [] none
DISCARD 585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [584] [] [] [] [((0,0),(0,1))] [586,587,588,589] CONDITIONAL_S
Y_MEAS 587 [(0,1)] HALF_D_PLUS_2 [584] [] [] [] [] [586,587,588,589] CONDITIONAL_S
IDLE 588 [(0,0)] HALF_D_PLUS_2 [584] [] [] [] [] [586,587,588,589] CONDITIONAL_S
DISCARD 589 [(0,1)] 0 [584] [] [] [] [] [586,587,588,589] CONDITIONAL_S
IDLE 590 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 591 [(1,0)] D [] [] [] [] [] [] none
MERGE 592 [(1,0),(0,0)] D [] [594,595,596,597] [] [] [((0,0),(1,0))] [] none
DISCARD 593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [592] [] [] [] [((0,0),(1,0))] [594,595,596,597] CONDITIONAL_S
Y_MEAS 595 [(1,0)] HALF_D_PLUS_2 [592] [] [] [] [] [594,595,596,597] CONDITIONAL_S
IDLE 596 [(0,0)] HALF_D_PLUS_2 [592] [] [] [] [] [594,595,596,597] CONDITIONAL_S
DISCARD 597 [(1,0)] 0 [592] [] [] [] [] [594,595,596,597] CONDITIONAL_S
IDLE 598 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 599 [(0,1)] D [] [] [] [] [] [] none
MERGE 600 [(0,1),(0,0)] D [] [602,603,604,605] [] [] [((0,0),(0,1))] [] none
DISCARD 601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [600] [] [] [] [((0,0),(0,1))] [602,603,604,605] CONDITIONAL_S
Y_MEAS 603 [(0,1)] HALF_D_PLUS_2 [600] [] [] [] [] [602,603,604,605] CONDITIONAL_S
IDLE 604 [(0,0)] HALF_D_PLUS_2 [600] [] [] [] [] [602,603,604,605] CONDITIONAL_S
DISCARD 605 [(0,1)] 0 [600] [] [] [] [] [602,603,604,605] CONDITIONAL_S
IDLE 606 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 607 [(1,0)] D [] [] [] [] [] [] none
MERGE 608 [(1,0),(0,0)] D [] [610,611,612,613] [] [] [((0,0),(1,0))] [] none
DISCARD 609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [608] [] [] [] [((0,0),(1,0))] [610,611,612,613] CONDITIONAL_S
Y_MEAS 611 [(1,0)] HALF_D_PLUS_2 [608] [] [] [] [] [610,611,612,613] CONDITIONAL_S
IDLE 612 [(0,0)] HALF_D_PLUS_2 [608] [] [] [] [] [610,611,612,613] CONDITIONAL_S
DISCARD 613 [(1,0)] 0 [608] [] [] [] [] [610,611,612,613] CONDITIONAL_S
IDLE 614 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 615 [(0,1)] D [] [] [] [] [] [] none
MERGE 616 [(0,1),(0,0)] D [] [618,619,620,621] [] [] [((0,0),(0,1))] [] none
DISCARD 617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [616] [] [] [] [((0,0),(0,1))] [618,619,620,621] CONDITIONAL_S
Y_MEAS 619 [(0,1)] HALF_D_PLUS_2 [616] [] [] [] [] [618,619,620,621] CONDITIONAL_S
IDLE 620 [(0,0)] HALF_D_PLUS_2 [616] [] [] [] [] [618,619,620,621] CONDITIONAL_S
DISCARD 621 [(0,1)] 0 [616] [] [] [] [] [618,619,620,621] CONDITIONAL_S
IDLE 622 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 623 [(1,0)] D [] [] [] [] [] [] none
MERGE 624 [(1,0),(0,0)] D [] [626,627,628,629] [] [] [((0,0),(1,0))] [] none
DISCARD 625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [624] [] [] [] [((0,0),(1,0))] [626,627,628,629] CONDITIONAL_S
Y_MEAS 627 [(1,0)] HALF_D_PLUS_2 [624] [] [] [] [] [626,627,628,629] CONDITIONAL_S
IDLE 628 [(0,0)] HALF_D_PLUS_2 [624] [] [] [] [] [626,627,628,629] CONDITIONAL_S
DISCARD 629 [(1,0)] 0 [624] [] [] [] [] [626,627,628,629] CONDITIONAL_S
IDLE 630 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 631 [(0,1)] D [] [] [] [] [] [] none
MERGE 632 [(0,1),(0,0)] D [] [634,635,636,637] [] [] [((0,0),(0,1))] [] none
DISCARD 633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [632] [] [] [] [((0,0),(0,1))] [634,635,636,637] CONDITIONAL_S
Y_MEAS 635 [(0,1)] HALF_D_PLUS_2 [632] [] [] [] [] [634,635,636,637] CONDITIONAL_S
IDLE 636 [(0,0)] HALF_D_PLUS_2 [632] [] [] [] [] [634,635,636,637] CONDITIONAL_S
DISCARD 637 [(0,1)] 0 [632] [] [] [] [] [634,635,636,637] CONDITIONAL_S
IDLE 638 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 639 [(1,0)] D [] [] [] [] [] [] none
MERGE 640 [(1,0),(0,0)] D [] [642,643,644,645] [] [] [((0,0),(1,0))] [] none
DISCARD 641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [640] [] [] [] [((0,0),(1,0))] [642,643,644,645] CONDITIONAL_S
Y_MEAS 643 [(1,0)] HALF_D_PLUS_2 [640] [] [] [] [] [642,643,644,645] CONDITIONAL_S
IDLE 644 [(0,0)] HALF_D_PLUS_2 [640] [] [] [] [] [642,643,644,645] CONDITIONAL_S
DISCARD 645 [(1,0)] 0 [640] [] [] [] [] [642,643,644,645] CONDITIONAL_S
IDLE 646 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 647 [(0,1)] D [] [] [] [] [] [] none
MERGE 648 [(0,1),(0,0)] D [] [650,651,652,653] [] [] [((0,0),(0,1))] [] none
DISCARD 649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [648] [] [] [] [((0,0),(0,1))] [650,651,652,653] CONDITIONAL_S
Y_MEAS 651 [(0,1)] HALF_D_PLUS_2 [648] [] [] [] [] [650,651,652,653] CONDITIONAL_S
IDLE 652 [(0,0)] HALF_D_PLUS_2 [648] [] [] [] [] [650,651,652,653] CONDITIONAL_S
DISCARD 653 [(0,1)] 0 [648] [] [] [] [] [650,651,652,653] CONDITIONAL_S
IDLE 654 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 655 [(1,0)] D [] [] [] [] [] [] none
MERGE 656 [(1,0),(0,0)] D [] [658,659,660,661] [] [] [((0,0),(1,0))] [] none
DISCARD 657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [656] [] [] [] [((0,0),(1,0))] [658,659,660,661] CONDITIONAL_S
Y_MEAS 659 [(1,0)] HALF_D_PLUS_2 [656] [] [] [] [] [658,659,660,661] CONDITIONAL_S
IDLE 660 [(0,0)] HALF_D_PLUS_2 [656] [] [] [] [] [658,659,660,661] CONDITIONAL_S
DISCARD 661 [(1,0)] 0 [656] [] [] [] [] [658,659,660,661] CONDITIONAL_S
IDLE 662 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 663 [(0,1)] D [] [] [] [] [] [] none
MERGE 664 [(0,1),(0,0)] D [] [666,667,668,669] [] [] [((0,0),(0,1))] [] none
DISCARD 665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [664] [] [] [] [((0,0),(0,1))] [666,667,668,669] CONDITIONAL_S
Y_MEAS 667 [(0,1)] HALF_D_PLUS_2 [664] [] [] [] [] [666,667,668,669] CONDITIONAL_S
IDLE 668 [(0,0)] HALF_D_PLUS_2 [664] [] [] [] [] [666,667,668,669] CONDITIONAL_S
DISCARD 669 [(0,1)] 0 [664] [] [] [] [] [666,667,668,669] CONDITIONAL_S
IDLE 670 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 671 [(1,0)] D [] [] [] [] [] [] none
MERGE 672 [(1,0),(0,0)] D [] [674,675,676,677] [] [] [((0,0),(1,0))] [] none
DISCARD 673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [672] [] [] [] [((0,0),(1,0))] [674,675,676,677] CONDITIONAL_S
Y_MEAS 675 [(1,0)] HALF_D_PLUS_2 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
IDLE 676 [(0,0)] HALF_D_PLUS_2 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
DISCARD 677 [(1,0)] 0 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
IDLE 678 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 679 [(0,1)] D [] [] [] [] [] [] none
MERGE 680 [(0,1),(0,0)] D [] [682,683,684,685] [] [] [((0,0),(0,1))] [] none
DISCARD 681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [680] [] [] [] [((0,0),(0,1))] [682,683,684,685] CONDITIONAL_S
Y_MEAS 683 [(0,1)] HALF_D_PLUS_2 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
IDLE 684 [(0,0)] HALF_D_PLUS_2 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
DISCARD 685 [(0,1)] 0 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
IDLE 686 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 687 [(1,0)] D [] [] [] [] [] [] none
MERGE 688 [(1,0),(0,0)] D [] [690,691,692,693] [] [] [((0,0),(1,0))] [] none
DISCARD 689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [688] [] [] [] [((0,0),(1,0))] [690,691,692,693] CONDITIONAL_S
Y_MEAS 691 [(1,0)] HALF_D_PLUS_2 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
IDLE 692 [(0,0)] HALF_D_PLUS_2 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
DISCARD 693 [(1,0)] 0 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
IDLE 694 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 695 [(0,1)] D [] [] [] [] [] [] none
MERGE 696 [(0,1),(0,0)] D [] [698,699,700,701] [] [] [((0,0),(0,1))] [] none
DISCARD 697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [696] [] [] [] [((0,0),(0,1))] [698,699,700,701] CONDITIONAL_S
Y_MEAS 699 [(0,1)] HALF_D_PLUS_2 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
IDLE 700 [(0,0)] HALF_D_PLUS_2 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
DISCARD 701 [(0,1)] 0 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
IDLE 702 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 703 [(1,0)] D [] [] [] [] [] [] none
MERGE 704 [(1,0),(0,0)] D [] [706,707,708,709] [] [] [((0,0),(1,0))] [] none
DISCARD 705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [704] [] [] [] [((0,0),(1,0))] [706,707,708,709] CONDITIONAL_S
Y_MEAS 707 [(1,0)] HALF_D_PLUS_2 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
IDLE 708 [(0,0)] HALF_D_PLUS_2 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
DISCARD 709 [(1,0)] 0 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
IDLE 710 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 711 [(0,1)] D [] [] [] [] [] [] none
MERGE 712 [(0,1),(0,0)] D [] [714,715,716,717] [] [] [((0,0),(0,1))] [] none
DISCARD 713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [712] [] [] [] [((0,0),(0,1))] [714,715,716,717] CONDITIONAL_S
Y_MEAS 715 [(0,1)] HALF_D_PLUS_2 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 716 [(0,0)] HALF_D_PLUS_2 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
DISCARD 717 [(0,1)] 0 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 718 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 719 [(1,0)] D [] [] [] [] [] [] none
MERGE 720 [(1,0),(0,0)] D [] [722,723,724,725] [] [] [((0,0),(1,0))] [] none
DISCARD 721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [720] [] [] [] [((0,0),(1,0))] [722,723,724,725] CONDITIONAL_S
Y_MEAS 723 [(1,0)] HALF_D_PLUS_2 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
IDLE 724 [(0,0)] HALF_D_PLUS_2 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
DISCARD 725 [(1,0)] 0 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
IDLE 726 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 727 [(0,1)] D [] [] [] [] [] [] none
MERGE 728 [(0,1),(0,0)] D [] [730,731,732,733] [] [] [((0,0),(0,1))] [] none
DISCARD 729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [728] [] [] [] [((0,0),(0,1))] [730,731,732,733] CONDITIONAL_S
Y_MEAS 731 [(0,1)] HALF_D_PLUS_2 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
IDLE 732 [(0,0)] HALF_D_PLUS_2 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
DISCARD 733 [(0,1)] 0 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
IDLE 734 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 735 [(1,0)] D [] [] [] [] [] [] none
MERGE 736 [(1,0),(0,0)] D [] [738,739,740,741] [] [] [((0,0),(1,0))] [] none
DISCARD 737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [736] [] [] [] [((0,0),(1,0))] [738,739,740,741] CONDITIONAL_S
Y_MEAS 739 [(1,0)] HALF_D_PLUS_2 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
IDLE 740 [(0,0)] HALF_D_PLUS_2 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
DISCARD 741 [(1,0)] 0 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
IDLE 742 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 743 [(0,1)] D [] [] [] [] [] [] none
MERGE 744 [(0,1),(0,0)] D [] [746,747,748,749] [] [] [((0,0),(0,1))] [] none
DISCARD 745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [744] [] [] [] [((0,0),(0,1))] [746,747,748,749] CONDITIONAL_S
Y_MEAS 747 [(0,1)] HALF_D_PLUS_2 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
IDLE 748 [(0,0)] HALF_D_PLUS_2 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
DISCARD 749 [(0,1)] 0 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
IDLE 750 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 751 [(1,0)] D [] [] [] [] [] [] none
MERGE 752 [(1,0),(0,0)] D [] [754,755,756,757] [] [] [((0,0),(1,0))] [] none
DISCARD 753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [752] [] [] [] [((0,0),(1,0))] [754,755,756,757] CONDITIONAL_S
Y_MEAS 755 [(1,0)] HALF_D_PLUS_2 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
IDLE 756 [(0,0)] HALF_D_PLUS_2 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
DISCARD 757 [(1,0)] 0 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
IDLE 758 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 759 [(0,1)] D [] [] [] [] [] [] none
MERGE 760 [(0,1),(0,0)] D [] [762,763,764,765] [] [] [((0,0),(0,1))] [] none
DISCARD 761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [760] [] [] [] [((0,0),(0,1))] [762,763,764,765] CONDITIONAL_S
Y_MEAS 763 [(0,1)] HALF_D_PLUS_2 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
IDLE 764 [(0,0)] HALF_D_PLUS_2 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
DISCARD 765 [(0,1)] 0 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
IDLE 766 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 767 [(1,0)] D [] [] [] [] [] [] none
MERGE 768 [(1,0),(0,0)] D [] [770,771,772,773] [] [] [((0,0),(1,0))] [] none
DISCARD 769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [768] [] [] [] [((0,0),(1,0))] [770,771,772,773] CONDITIONAL_S
Y_MEAS 771 [(1,0)] HALF_D_PLUS_2 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
IDLE 772 [(0,0)] HALF_D_PLUS_2 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
DISCARD 773 [(1,0)] 0 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
IDLE 774 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 775 [(0,1)] D [] [] [] [] [] [] none
MERGE 776 [(0,1),(0,0)] D [] [778,779,780,781] [] [] [((0,0),(0,1))] [] none
DISCARD 777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [776] [] [] [] [((0,0),(0,1))] [778,779,780,781] CONDITIONAL_S
Y_MEAS 779 [(0,1)] HALF_D_PLUS_2 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 780 [(0,0)] HALF_D_PLUS_2 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
DISCARD 781 [(0,1)] 0 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 782 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 783 [(1,0)] D [] [] [] [] [] [] none
MERGE 784 [(1,0),(0,0)] D [] [786,787,788,789] [] [] [((0,0),(1,0))] [] none
DISCARD 785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [784] [] [] [] [((0,0),(1,0))] [786,787,788,789] CONDITIONAL_S
Y_MEAS 787 [(1,0)] HALF_D_PLUS_2 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 788 [(0,0)] HALF_D_PLUS_2 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
DISCARD 789 [(1,0)] 0 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 790 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 791 [(0,1)] D [] [] [] [] [] [] none
MERGE 792 [(0,1),(0,0)] D [] [794,795,796,797] [] [] [((0,0),(0,1))] [] none
DISCARD 793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [792] [] [] [] [((0,0),(0,1))] [794,795,796,797] CONDITIONAL_S
Y_MEAS 795 [(0,1)] HALF_D_PLUS_2 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
IDLE 796 [(0,0)] HALF_D_PLUS_2 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
DISCARD 797 [(0,1)] 0 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
IDLE 798 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 799 [(1,0)] D [] [] [] [] [] [] none
MERGE 800 [(1,0),(0,0)] D [] [802,803,804,805] [] [] [((0,0),(1,0))] [] none
DISCARD 801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [800] [] [] [] [((0,0),(1,0))] [802,803,804,805] CONDITIONAL_S
Y_MEAS 803 [(1,0)] HALF_D_PLUS_2 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
IDLE 804 [(0,0)] HALF_D_PLUS_2 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
DISCARD 805 [(1,0)] 0 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
IDLE 806 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 807 [(0,1)] D [] [] [] [] [] [] none
MERGE 808 [(0,1),(0,0)] D [] [810,811,812,813] [] [] [((0,0),(0,1))] [] none
DISCARD 809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [808] [] [] [] [((0,0),(0,1))] [810,811,812,813] CONDITIONAL_S
Y_MEAS 811 [(0,1)] HALF_D_PLUS_2 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 812 [(0,0)] HALF_D_PLUS_2 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
DISCARD 813 [(0,1)] 0 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 814 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 815 [(1,0)] D [] [] [] [] [] [] none
MERGE 816 [(1,0),(0,0)] D [] [818,819,820,821] [] [] [((0,0),(1,0))] [] none
DISCARD 817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [816] [] [] [] [((0,0),(1,0))] [818,819,820,821] CONDITIONAL_S
Y_MEAS 819 [(1,0)] HALF_D_PLUS_2 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 820 [(0,0)] HALF_D_PLUS_2 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
DISCARD 821 [(1,0)] 0 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 822 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 823 [(0,1)] D [] [] [] [] [] [] none
MERGE 824 [(0,1),(0,0)] D [] [826,827,828,829] [] [] [((0,0),(0,1))] [] none
DISCARD 825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [824] [] [] [] [((0,0),(0,1))] [826,827,828,829] CONDITIONAL_S
Y_MEAS 827 [(0,1)] HALF_D_PLUS_2 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
IDLE 828 [(0,0)] HALF_D_PLUS_2 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
DISCARD 829 [(0,1)] 0 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
IDLE 830 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 831 [(1,0)] D [] [] [] [] [] [] none
MERGE 832 [(1,0),(0,0)] D [] [834,835,836,837] [] [] [((0,0),(1,0))] [] none
DISCARD 833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [832] [] [] [] [((0,0),(1,0))] [834,835,836,837] CONDITIONAL_S
Y_MEAS 835 [(1,0)] HALF_D_PLUS_2 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
IDLE 836 [(0,0)] HALF_D_PLUS_2 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
DISCARD 837 [(1,0)] 0 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
IDLE 838 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 839 [(0,1)] D [] [] [] [] [] [] none
MERGE 840 [(0,1),(0,0)] D [] [842,843,844,845] [] [] [((0,0),(0,1))] [] none
DISCARD 841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [840] [] [] [] [((0,0),(0,1))] [842,843,844,845] CONDITIONAL_S
Y_MEAS 843 [(0,1)] HALF_D_PLUS_2 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 844 [(0,0)] HALF_D_PLUS_2 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
DISCARD 845 [(0,1)] 0 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 846 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 847 [(1,0)] D [] [] [] [] [] [] none
MERGE 848 [(1,0),(0,0)] D [] [850,851,852,853] [] [] [((0,0),(1,0))] [] none
DISCARD 849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 850 [(1,0),(0,0)] D [848] [] [] [] [((0,0),(1,0))] [850,851,852,853] CONDITIONAL_S
Y_MEAS 851 [(1,0)] HALF_D_PLUS_2 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 852 [(0,0)] HALF_D_PLUS_2 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
DISCARD 853 [(1,0)] 0 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 854 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 855 [(0,1)] D [] [] [] [] [] [] none
MERGE 856 [(0,1),(0,0)] D [] [858,859,860,861] [] [] [((0,0),(0,1))] [] none
DISCARD 857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 858 [(0,1),(0,0)] D [856] [] [] [] [((0,0),(0,1))] [858,859,860,861] CONDITIONAL_S
Y_MEAS 859 [(0,1)] HALF_D_PLUS_2 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
IDLE 860 [(0,0)] HALF_D_PLUS_2 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
DISCARD 861 [(0,1)] 0 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
IDLE 862 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 863 [(1,0)] D [] [] [] [] [] [] none
MERGE 864 [(1,0),(0,0)] D [] [866,867,868,869] [] [] [((0,0),(1,0))] [] none
DISCARD 865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 866 [(1,0),(0,0)] D [864] [] [] [] [((0,0),(1,0))] [866,867,868,869] CONDITIONAL_S
Y_MEAS 867 [(1,0)] HALF_D_PLUS_2 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 868 [(0,0)] HALF_D_PLUS_2 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
DISCARD 869 [(1,0)] 0 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 870 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 871 [(0,1)] D [] [] [] [] [] [] none
MERGE 872 [(0,1),(0,0)] D [] [874,875,876,877] [] [] [((0,0),(0,1))] [] none
DISCARD 873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 874 [(0,1),(0,0)] D [872] [] [] [] [((0,0),(0,1))] [874,875,876,877] CONDITIONAL_S
Y_MEAS 875 [(0,1)] HALF_D_PLUS_2 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 876 [(0,0)] HALF_D_PLUS_2 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
DISCARD 877 [(0,1)] 0 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 878 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 879 [(1,0)] D [] [] [] [] [] [] none
MERGE 880 [(1,0),(0,0)] D [] [882,883,884,885] [] [] [((0,0),(1,0))] [] none
DISCARD 881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 882 [(1,0),(0,0)] D [880] [] [] [] [((0,0),(1,0))] [882,883,884,885] CONDITIONAL_S
Y_MEAS 883 [(1,0)] HALF_D_PLUS_2 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 884 [(0,0)] HALF_D_PLUS_2 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
DISCARD 885 [(1,0)] 0 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 886 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 887 [(0,1)] D [] [] [] [] [] [] none
MERGE 888 [(0,1),(0,0)] D [] [890,891,892,893] [] [] [((0,0),(0,1))] [] none
DISCARD 889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 890 [(0,1),(0,0)] D [888] [] [] [] [((0,0),(0,1))] [890,891,892,893] CONDITIONAL_S
Y_MEAS 891 [(0,1)] HALF_D_PLUS_2 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
IDLE 892 [(0,0)] HALF_D_PLUS_2 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
DISCARD 893 [(0,1)] 0 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
IDLE 894 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 895 [(1,0)] D [] [] [] [] [] [] none
MERGE 896 [(1,0),(0,0)] D [] [898,899,900,901] [] [] [((0,0),(1,0))] [] none
DISCARD 897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 898 [(1,0),(0,0)] D [896] [] [] [] [((0,0),(1,0))] [898,899,900,901] CONDITIONAL_S
Y_MEAS 899 [(1,0)] HALF_D_PLUS_2 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
IDLE 900 [(0,0)] HALF_D_PLUS_2 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
DISCARD 901 [(1,0)] 0 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
IDLE 902 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 903 [(0,1)] D [] [] [] [] [] [] none
MERGE 904 [(0,1),(0,0)] D [] [906,907,908,909] [] [] [((0,0),(0,1))] [] none
DISCARD 905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 906 [(0,1),(0,0)] D [904] [] [] [] [((0,0),(0,1))] [906,907,908,909] CONDITIONAL_S
Y_MEAS 907 [(0,1)] HALF_D_PLUS_2 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
IDLE 908 [(0,0)] HALF_D_PLUS_2 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
DISCARD 909 [(0,1)] 0 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
IDLE 910 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 911 [(1,0)] D [] [] [] [] [] [] none
MERGE 912 [(1,0),(0,0)] D [] [914,915,916,917] [] [] [((0,0),(1,0))] [] none
DISCARD 913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 914 [(1,0),(0,0)] D [912] [] [] [] [((0,0),(1,0))] [914,915,916,917] CONDITIONAL_S
Y_MEAS 915 [(1,0)] HALF_D_PLUS_2 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 916 [(0,0)] HALF_D_PLUS_2 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
DISCARD 917 [(1,0)] 0 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 918 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 919 [(0,1)] D [] [] [] [] [] [] none
MERGE 920 [(0,1),(0,0)] D [] [922,923,924,925] [] [] [((0,0),(0,1))] [] none
DISCARD 921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 922 [(0,1),(0,0)] D [920] [] [] [] [((0,0),(0,1))] [922,923,924,925] CONDITIONAL_S
Y_MEAS 923 [(0,1)] HALF_D_PLUS_2 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 924 [(0,0)] HALF_D_PLUS_2 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
DISCARD 925 [(0,1)] 0 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 926 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 927 [(1,0)] D [] [] [] [] [] [] none
MERGE 928 [(1,0),(0,0)] D [] [930,931,932,933] [] [] [((0,0),(1,0))] [] none
DISCARD 929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 930 [(1,0),(0,0)] D [928] [] [] [] [((0,0),(1,0))] [930,931,932,933] CONDITIONAL_S
Y_MEAS 931 [(1,0)] HALF_D_PLUS_2 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 932 [(0,0)] HALF_D_PLUS_2 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
DISCARD 933 [(1,0)] 0 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 934 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 935 [(0,1)] D [] [] [] [] [] [] none
MERGE 936 [(0,1),(0,0)] D [] [938,939,940,941] [] [] [((0,0),(0,1))] [] none
DISCARD 937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 938 [(0,1),(0,0)] D [936] [] [] [] [((0,0),(0,1))] [938,939,940,941] CONDITIONAL_S
Y_MEAS 939 [(0,1)] HALF_D_PLUS_2 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
IDLE 940 [(0,0)] HALF_D_PLUS_2 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
DISCARD 941 [(0,1)] 0 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
IDLE 942 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 943 [(1,0)] D [] [] [] [] [] [] none
MERGE 944 [(1,0),(0,0)] D [] [946,947,948,949] [] [] [((0,0),(1,0))] [] none
DISCARD 945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 946 [(1,0),(0,0)] D [944] [] [] [] [((0,0),(1,0))] [946,947,948,949] CONDITIONAL_S
Y_MEAS 947 [(1,0)] HALF_D_PLUS_2 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
IDLE 948 [(0,0)] HALF_D_PLUS_2 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
DISCARD 949 [(1,0)] 0 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
IDLE 950 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 951 [(0,1)] D [] [] [] [] [] [] none
MERGE 952 [(0,1),(0,0)] D [] [954,955,956,957] [] [] [((0,0),(0,1))] [] none
DISCARD 953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [952] [] [] [] [((0,0),(0,1))] [954,955,956,957] CONDITIONAL_S
Y_MEAS 955 [(0,1)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 956 [(0,0)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
DISCARD 957 [(0,1)] 0 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 958 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 959 [(1,0)] D [] [] [] [] [] [] none
MERGE 960 [(1,0),(0,0)] D [] [962,963,964,965] [] [] [((0,0),(1,0))] [] none
DISCARD 961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [960] [] [] [] [((0,0),(1,0))] [962,963,964,965] CONDITIONAL_S
Y_MEAS 963 [(1,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 964 [(0,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
DISCARD 965 [(1,0)] 0 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 966 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 967 [(0,1)] D [] [] [] [] [] [] none
MERGE 968 [(0,1),(0,0)] D [] [970,971,972,973] [] [] [((0,0),(0,1))] [] none
DISCARD 969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [968] [] [] [] [((0,0),(0,1))] [970,971,972,973] CONDITIONAL_S
Y_MEAS 971 [(0,1)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 972 [(0,0)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
DISCARD 973 [(0,1)] 0 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 974 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 975 [(1,0)] D [] [] [] [] [] [] none
MERGE 976 [(1,0),(0,0)] D [] [978,979,980,981] [] [] [((0,0),(1,0))] [] none
DISCARD 977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [976] [] [] [] [((0,0),(1,0))] [978,979,980,981] CONDITIONAL_S
Y_MEAS 979 [(1,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 980 [(0,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
DISCARD 981 [(1,0)] 0 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 982 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 983 [(0,1)] D [] [] [] [] [] [] none
MERGE 984 [(0,1),(0,0)] D [] [986,987,988,989] [] [] [((0,0),(0,1))] [] none
DISCARD 985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [984] [] [] [] [((0,0),(0,1))] [986,987,988,989] CONDITIONAL_S
Y_MEAS 987 [(0,1)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 988 [(0,0)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
DISCARD 989 [(0,1)] 0 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 990 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 991 [(1,0)] D [] [] [] [] [] [] none
MERGE 992 [(1,0),(0,0)] D [] [994,995,996,997] [] [] [((0,0),(1,0))] [] none
DISCARD 993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [992] [] [] [] [((0,0),(1,0))] [994,995,996,997] CONDITIONAL_S
Y_MEAS 995 [(1,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 996 [(0,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
DISCARD 997 [(1,0)] 0 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 998 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 999 [(0,1)] D [] [] [] [] [] [] none
MERGE 1000 [(0,1),(0,0)] D [] [1002,1003,1004,1005] [] [] [((0,0),(0,1))] [] none
DISCARD 1001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [1000] [] [] [] [((0,0),(0,1))] [1002,1003,1004,1005] CONDITIONAL_S
Y_MEAS 1003 [(0,1)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1004 [(0,0)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
DISCARD 1005 [(0,1)] 0 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1006 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 1007 [(1,0)] D [] [] [] [] [] [] none
MERGE 1008 [(1,0),(0,0)] D [] [1010,1011,1012,1013] [] [] [((0,0),(1,0))] [] none
DISCARD 1009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [1008] [] [] [] [((0,0),(1,0))] [1010,1011,1012,1013] CONDITIONAL_S
Y_MEAS 1011 [(1,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1012 [(0,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
DISCARD 1013 [(1,0)] 0 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1014 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 1015 [(0,1)] D [] [] [] [] [] [] none
MERGE 1016 [(0,1),(0,0)] D [] [1018,1019,1020,1021] [] [] [((0,0),(0,1))] [] none
DISCARD 1017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [1016] [] [] [] [((0,0),(0,1))] [1018,1019,1020,1021] CONDITIONAL_S
Y_MEAS 1019 [(0,1)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1020 [(0,0)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
DISCARD 1021 [(0,1)] 0 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1022 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1023 [(1,0)] D [] [] [] [] [] [] none
MERGE 1024 [(1,0),(0,0)] D [] [1026,1027,1028,1029] [] [] [((0,0),(1,0))] [] none
DISCARD 1025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [1024] [] [] [] [((0,0),(1,0))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(1,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(0,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(1,0)] 0 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1030 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1031 [(0,1)] D [] [] [] [] [] [] none
MERGE 1032 [(0,1),(0,0)] D [] [1034,1035,1036,1037] [] [] [((0,0),(0,1))] [] none
DISCARD 1033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [1032] [] [] [] [((0,0),(0,1))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(0,1)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(0,0)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(0,1)] 0 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1038 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 1039 [(1,0)] D [] [] [] [] [] [] none
MERGE 1040 [(1,0),(0,0)] D [] [1042,1043,1044,1045] [] [] [((0,0),(1,0))] [] none
DISCARD 1041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [1040] [] [] [] [((0,0),(1,0))] [1042,1043,1044,1045] CONDITIONAL_S
Y_MEAS 1043 [(1,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1044 [(0,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
DISCARD 1045 [(1,0)] 0 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1046 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1047 [(0,1)] D [] [] [] [] [] [] none
MERGE 1048 [(0,1),(0,0)] D [] [1050,1051,1052,1053] [] [] [((0,0),(0,1))] [] none
DISCARD 1049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [1048] [] [] [] [((0,0),(0,1))] [1050,1051,1052,1053] CONDITIONAL_S
Y_MEAS 1051 [(0,1)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1052 [(0,0)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
DISCARD 1053 [(0,1)] 0 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1054 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 1055 [(1,0)] D [] [] [] [] [] [] none
MERGE 1056 [(1,0),(0,0)] D [] [1058,1059,1060,1061] [] [] [((0,0),(1,0))] [] none
DISCARD 1057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [1056] [] [] [] [((0,0),(1,0))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(1,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(0,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(1,0)] 0 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1062 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1063 [(0,1)] D [] [] [] [] [] [] none
MERGE 1064 [(0,1),(0,0)] D [] [1066,1067,1068,1069] [] [] [((0,0),(0,1))] [] none
DISCARD 1065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [1064] [] [] [] [((0,0),(0,1))] [1066,1067,1068,1069] CONDITIONAL_S
Y_MEAS 1067 [(0,1)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1068 [(0,0)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
DISCARD 1069 [(0,1)] 0 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1070 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1071 [(1,0)] D [] [] [] [] [] [] none
MERGE 1072 [(1,0),(0,0)] D [] [1074,1075,1076,1077] [] [] [((0,0),(1,0))] [] none
DISCARD 1073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [1072] [] [] [] [((0,0),(1,0))] [1074,1075,1076,1077] CONDITIONAL_S
Y_MEAS 1075 [(1,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1076 [(0,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
DISCARD 1077 [(1,0)] 0 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1078 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1079 [(0,1)] D [] [] [] [] [] [] none
MERGE 1080 [(0,1),(0,0)] D [] [1082,1083,1084,1085] [] [] [((0,0),(0,1))] [] none
DISCARD 1081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [1080] [] [] [] [((0,0),(0,1))] [1082,1083,1084,1085] CONDITIONAL_S
Y_MEAS 1083 [(0,1)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1084 [(0,0)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
DISCARD 1085 [(0,1)] 0 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1086 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1087 [(1,0)] D [] [] [] [] [] [] none
MERGE 1088 [(1,0),(0,0)] D [] [1090,1091,1092,1093] [] [] [((0,0),(1,0))] [] none
DISCARD 1089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [1088] [] [] [] [((0,0),(1,0))] [1090,1091,1092,1093] CONDITIONAL_S
Y_MEAS 1091 [(1,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1092 [(0,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
DISCARD 1093 [(1,0)] 0 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1094 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1095 [(0,1)] D [] [] [] [] [] [] none
MERGE 1096 [(0,1),(0,0)] D [] [1098,1099,1100,1101] [] [] [((0,0),(0,1))] [] none
DISCARD 1097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [1096] [] [] [] [((0,0),(0,1))] [1098,1099,1100,1101] CONDITIONAL_S
Y_MEAS 1099 [(0,1)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1100 [(0,0)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
DISCARD 1101 [(0,1)] 0 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1102 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1103 [(1,0)] D [] [] [] [] [] [] none
MERGE 1104 [(1,0),(0,0)] D [] [1106,1107,1108,1109] [] [] [((0,0),(1,0))] [] none
DISCARD 1105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [1104] [] [] [] [((0,0),(1,0))] [1106,1107,1108,1109] CONDITIONAL_S
Y_MEAS 1107 [(1,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1108 [(0,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
DISCARD 1109 [(1,0)] 0 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1110 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1111 [(0,1)] D [] [] [] [] [] [] none
MERGE 1112 [(0,1),(0,0)] D [] [1114,1115,1116,1117] [] [] [((0,0),(0,1))] [] none
DISCARD 1113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [1112] [] [] [] [((0,0),(0,1))] [1114,1115,1116,1117] CONDITIONAL_S
Y_MEAS 1115 [(0,1)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1116 [(0,0)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
DISCARD 1117 [(0,1)] 0 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1118 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1119 [(1,0)] D [] [] [] [] [] [] none
MERGE 1120 [(1,0),(0,0)] D [] [1122,1123,1124,1125] [] [] [((0,0),(1,0))] [] none
DISCARD 1121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [1120] [] [] [] [((0,0),(1,0))] [1122,1123,1124,1125] CONDITIONAL_S
Y_MEAS 1123 [(1,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1124 [(0,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
DISCARD 1125 [(1,0)] 0 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1126 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1127 [(0,1)] D [] [] [] [] [] [] none
MERGE 1128 [(0,1),(0,0)] D [] [1130,1131,1132,1133] [] [] [((0,0),(0,1))] [] none
DISCARD 1129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [1128] [] [] [] [((0,0),(0,1))] [1130,1131,1132,1133] CONDITIONAL_S
Y_MEAS 1131 [(0,1)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1132 [(0,0)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
DISCARD 1133 [(0,1)] 0 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1134 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1135 [(1,0)] D [] [] [] [] [] [] none
MERGE 1136 [(1,0),(0,0)] D [] [1138,1139,1140,1141] [] [] [((0,0),(1,0))] [] none
DISCARD 1137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [1136] [] [] [] [((0,0),(1,0))] [1138,1139,1140,1141] CONDITIONAL_S
Y_MEAS 1139 [(1,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1140 [(0,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
DISCARD 1141 [(1,0)] 0 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1142 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 1143 [(0,1)] D [] [] [] [] [] [] none
MERGE 1144 [(0,1),(0,0)] D [] [1146,1147,1148,1149] [] [] [((0,0),(0,1))] [] none
DISCARD 1145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [1144] [] [] [] [((0,0),(0,1))] [1146,1147,1148,1149] CONDITIONAL_S
Y_MEAS 1147 [(0,1)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1148 [(0,0)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
DISCARD 1149 [(0,1)] 0 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1150 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1151 [(1,0)] D [] [] [] [] [] [] none
MERGE 1152 [(1,0),(0,0)] D [] [1154,1155,1156,1157] [] [] [((0,0),(1,0))] [] none
DISCARD 1153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [1152] [] [] [] [((0,0),(1,0))] [1154,1155,1156,1157] CONDITIONAL_S
Y_MEAS 1155 [(1,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1156 [(0,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
DISCARD 1157 [(1,0)] 0 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1158 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1159 [(0,1)] D [] [] [] [] [] [] none
MERGE 1160 [(0,1),(0,0)] D [] [1162,1163,1164,1165] [] [] [((0,0),(0,1))] [] none
DISCARD 1161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [1160] [] [] [] [((0,0),(0,1))] [1162,1163,1164,1165] CONDITIONAL_S
Y_MEAS 1163 [(0,1)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1164 [(0,0)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
DISCARD 1165 [(0,1)] 0 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1166 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1167 [(1,0)] D [] [] [] [] [] [] none
MERGE 1168 [(1,0),(0,0)] D [] [1170,1171,1172,1173] [] [] [((0,0),(1,0))] [] none
DISCARD 1169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [1168] [] [] [] [((0,0),(1,0))] [1170,1171,1172,1173] CONDITIONAL_S
Y_MEAS 1171 [(1,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1172 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
DISCARD 1173 [(1,0)] 0 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1174 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1175 [(0,1)] D [] [] [] [] [] [] none
MERGE 1176 [(0,1),(0,0)] D [] [1178,1179,1180,1181] [] [] [((0,0),(0,1))] [] none
DISCARD 1177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [1176] [] [] [] [((0,0),(0,1))] [1178,1179,1180,1181] CONDITIONAL_S
Y_MEAS 1179 [(0,1)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1180 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
DISCARD 1181 [(0,1)] 0 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1182 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1183 [(1,0)] D [] [] [] [] [] [] none
MERGE 1184 [(1,0),(0,0)] D [] [1186,1187,1188,1189] [] [] [((0,0),(1,0))] [] none
DISCARD 1185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [1184] [] [] [] [((0,0),(1,0))] [1186,1187,1188,1189] CONDITIONAL_S
Y_MEAS 1187 [(1,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1188 [(0,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
DISCARD 1189 [(1,0)] 0 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1190 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1191 [(0,1)] D [] [] [] [] [] [] none
MERGE 1192 [(0,1),(0,0)] D [] [1194,1195,1196,1197] [] [] [((0,0),(0,1))] [] none
DISCARD 1193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [1192] [] [] [] [((0,0),(0,1))] [1194,1195,1196,1197] CONDITIONAL_S
Y_MEAS 1195 [(0,1)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1196 [(0,0)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
DISCARD 1197 [(0,1)] 0 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1198 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 1199 [(1,0)] D [] [] [] [] [] [] none
MERGE 1200 [(1,0),(0,0)] D [] [1202,1203,1204,1205] [] [] [((0,0),(1,0))] [] none
DISCARD 1201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [1200] [] [] [] [((0,0),(1,0))] [1202,1203,1204,1205] CONDITIONAL_S
Y_MEAS 1203 [(1,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1204 [(0,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
DISCARD 1205 [(1,0)] 0 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1206 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 1207 [(0,1)] D [] [] [] [] [] [] none
MERGE 1208 [(0,1),(0,0)] D [] [1210,1211,1212,1213] [] [] [((0,0),(0,1))] [] none
DISCARD 1209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [1208] [] [] [] [((0,0),(0,1))] [1210,1211,1212,1213] CONDITIONAL_S
Y_MEAS 1211 [(0,1)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1212 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
DISCARD 1213 [(0,1)] 0 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1214 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1215 [(1,0)] D [] [] [] [] [] [] none
MERGE 1216 [(1,0),(0,0)] D [] [1218,1219,1220,1221] [] [] [((0,0),(1,0))] [] none
DISCARD 1217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [1216] [] [] [] [((0,0),(1,0))] [1218,1219,1220,1221] CONDITIONAL_S
Y_MEAS 1219 [(1,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1220 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
DISCARD 1221 [(1,0)] 0 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1222 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 1223 [(0,1)] D [] [] [] [] [] [] none
MERGE 1224 [(0,1),(0,0)] D [] [1226,1227,1228,1229] [] [] [((0,0),(0,1))] [] none
DISCARD 1225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [1224] [] [] [] [((0,0),(0,1))] [1226,1227,1228,1229] CONDITIONAL_S
Y_MEAS 1227 [(0,1)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1228 [(0,0)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
DISCARD 1229 [(0,1)] 0 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1230 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1231 [(1,0)] D [] [] [] [] [] [] none
MERGE 1232 [(1,0),(0,0)] D [] [1234,1235,1236,1237] [] [] [((0,0),(1,0))] [] none
DISCARD 1233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [1232] [] [] [] [((0,0),(1,0))] [1234,1235,1236,1237] CONDITIONAL_S
Y_MEAS 1235 [(1,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1236 [(0,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
DISCARD 1237 [(1,0)] 0 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1238 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 1239 [(0,1)] D [] [] [] [] [] [] none
MERGE 1240 [(0,1),(0,0)] D [] [1242,1243,1244,1245] [] [] [((0,0),(0,1))] [] none
DISCARD 1241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [1240] [] [] [] [((0,0),(0,1))] [1242,1243,1244,1245] CONDITIONAL_S
Y_MEAS 1243 [(0,1)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1244 [(0,0)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
DISCARD 1245 [(0,1)] 0 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1246 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1247 [(1,0)] D [] [] [] [] [] [] none
MERGE 1248 [(1,0),(0,0)] D [] [1250,1251,1252,1253] [] [] [((0,0),(1,0))] [] none
DISCARD 1249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [1248] [] [] [] [((0,0),(1,0))] [1250,1251,1252,1253] CONDITIONAL_S
Y_MEAS 1251 [(1,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1252 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
DISCARD 1253 [(1,0)] 0 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1254 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1255 [(0,1)] D [] [] [] [] [] [] none
MERGE 1256 [(0,1),(0,0)] D [] [1258,1259,1260,1261] [] [] [((0,0),(0,1))] [] none
DISCARD 1257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [1256] [] [] [] [((0,0),(0,1))] [1258,1259,1260,1261] CONDITIONAL_S
Y_MEAS 1259 [(0,1)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1260 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
DISCARD 1261 [(0,1)] 0 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1262 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 1263 [(1,0)] D [] [] [] [] [] [] none
MERGE 1264 [(1,0),(0,0)] D [] [1266,1267,1268,1269] [] [] [((0,0),(1,0))] [] none
DISCARD 1265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [1264] [] [] [] [((0,0),(1,0))] [1266,1267,1268,1269] CONDITIONAL_S
Y_MEAS 1267 [(1,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1268 [(0,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
DISCARD 1269 [(1,0)] 0 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1270 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1271 [(0,1)] D [] [] [] [] [] [] none
MERGE 1272 [(0,1),(0,0)] D [] [1274,1275,1276,1277] [] [] [((0,0),(0,1))] [] none
DISCARD 1273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [1272] [] [] [] [((0,0),(0,1))] [1274,1275,1276,1277] CONDITIONAL_S
Y_MEAS 1275 [(0,1)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1276 [(0,0)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
DISCARD 1277 [(0,1)] 0 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1278 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 1279 [(1,0)] D [] [] [] [] [] [] none
MERGE 1280 [(1,0),(0,0)] D [] [1282,1283,1284,1285] [] [] [((0,0),(1,0))] [] none
DISCARD 1281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [1280] [] [] [] [((0,0),(1,0))] [1282,1283,1284,1285] CONDITIONAL_S
Y_MEAS 1283 [(1,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1284 [(0,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
DISCARD 1285 [(1,0)] 0 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1286 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 1287 [(0,1)] D [] [] [] [] [] [] none
MERGE 1288 [(0,1),(0,0)] D [] [1290,1291,1292,1293] [] [] [((0,0),(0,1))] [] none
DISCARD 1289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [1288] [] [] [] [((0,0),(0,1))] [1290,1291,1292,1293] CONDITIONAL_S
Y_MEAS 1291 [(0,1)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1292 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
DISCARD 1293 [(0,1)] 0 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1294 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1295 [(1,0)] D [] [] [] [] [] [] none
MERGE 1296 [(1,0),(0,0)] D [] [1298,1299,1300,1301] [] [] [((0,0),(1,0))] [] none
DISCARD 1297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [1296] [] [] [] [((0,0),(1,0))] [1298,1299,1300,1301] CONDITIONAL_S
Y_MEAS 1299 [(1,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1300 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
DISCARD 1301 [(1,0)] 0 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1302 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1303 [(0,1)] D [] [] [] [] [] [] none
MERGE 1304 [(0,1),(0,0)] D [] [1306,1307,1308,1309] [] [] [((0,0),(0,1))] [] none
DISCARD 1305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [1304] [] [] [] [((0,0),(0,1))] [1306,1307,1308,1309] CONDITIONAL_S
Y_MEAS 1307 [(0,1)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1308 [(0,0)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
DISCARD 1309 [(0,1)] 0 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1310 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 1311 [(1,0)] D [] [] [] [] [] [] none
MERGE 1312 [(1,0),(0,0)] D [] [1314,1315,1316,1317] [] [] [((0,0),(1,0))] [] none
DISCARD 1313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [1312] [] [] [] [((0,0),(1,0))] [1314,1315,1316,1317] CONDITIONAL_S
Y_MEAS 1315 [(1,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1316 [(0,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
DISCARD 1317 [(1,0)] 0 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1318 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1319 [(0,1)] D [] [] [] [] [] [] none
MERGE 1320 [(0,1),(0,0)] D [] [1322,1323,1324,1325] [] [] [((0,0),(0,1))] [] none
DISCARD 1321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [1320] [] [] [] [((0,0),(0,1))] [1322,1323,1324,1325] CONDITIONAL_S
Y_MEAS 1323 [(0,1)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1324 [(0,0)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
DISCARD 1325 [(0,1)] 0 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1326 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1327 [(1,0)] D [] [] [] [] [] [] none
MERGE 1328 [(1,0),(0,0)] D [] [1330,1331,1332,1333] [] [] [((0,0),(1,0))] [] none
DISCARD 1329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [1328] [] [] [] [((0,0),(1,0))] [1330,1331,1332,1333] CONDITIONAL_S
Y_MEAS 1331 [(1,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1332 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
DISCARD 1333 [(1,0)] 0 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1334 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1335 [(0,1)] D [] [] [] [] [] [] none
MERGE 1336 [(0,1),(0,0)] D [] [1338,1339,1340,1341] [] [] [((0,0),(0,1))] [] none
DISCARD 1337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [1336] [] [] [] [((0,0),(0,1))] [1338,1339,1340,1341] CONDITIONAL_S
Y_MEAS 1339 [(0,1)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1340 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
DISCARD 1341 [(0,1)] 0 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1342 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1343 [(1,0)] D [] [] [] [] [] [] none
MERGE 1344 [(1,0),(0,0)] D [] [1346,1347,1348,1349] [] [] [((0,0),(1,0))] [] none
DISCARD 1345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [1344] [] [] [] [((0,0),(1,0))] [1346,1347,1348,1349] CONDITIONAL_S
Y_MEAS 1347 [(1,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1348 [(0,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
DISCARD 1349 [(1,0)] 0 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1350 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1351 [(0,1)] D [] [] [] [] [] [] none
MERGE 1352 [(0,1),(0,0)] D [] [1354,1355,1356,1357] [] [] [((0,0),(0,1))] [] none
DISCARD 1353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [1352] [] [] [] [((0,0),(0,1))] [1354,1355,1356,1357] CONDITIONAL_S
Y_MEAS 1355 [(0,1)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1356 [(0,0)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
DISCARD 1357 [(0,1)] 0 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1358 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1359 [(1,0)] D [] [] [] [] [] [] none
MERGE 1360 [(1,0),(0,0)] D [] [1362,1363,1364,1365] [] [] [((0,0),(1,0))] [] none
DISCARD 1361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [1360] [] [] [] [((0,0),(1,0))] [1362,1363,1364,1365] CONDITIONAL_S
Y_MEAS 1363 [(1,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1364 [(0,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
DISCARD 1365 [(1,0)] 0 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1366 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 1367 [(0,1)] D [] [] [] [] [] [] none
MERGE 1368 [(0,1),(0,0)] D [] [1370,1371,1372,1373] [] [] [((0,0),(0,1))] [] none
DISCARD 1369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [1368] [] [] [] [((0,0),(0,1))] [1370,1371,1372,1373] CONDITIONAL_S
Y_MEAS 1371 [(0,1)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1372 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
DISCARD 1373 [(0,1)] 0 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1374 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1375 [(1,0)] D [] [] [] [] [] [] none
MERGE 1376 [(1,0),(0,0)] D [] [1378,1379,1380,1381] [] [] [((0,0),(1,0))] [] none
DISCARD 1377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [1376] [] [] [] [((0,0),(1,0))] [1378,1379,1380,1381] CONDITIONAL_S
Y_MEAS 1379 [(1,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1380 [(0,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
DISCARD 1381 [(1,0)] 0 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1382 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 1383 [(0,1)] D [] [] [] [] [] [] none
MERGE 1384 [(0,1),(0,0)] D [] [1386,1387,1388,1389] [] [] [((0,0),(0,1))] [] none
DISCARD 1385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [1384] [] [] [] [((0,0),(0,1))] [1386,1387,1388,1389] CONDITIONAL_S
Y_MEAS 1387 [(0,1)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1388 [(0,0)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
DISCARD 1389 [(0,1)] 0 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1390 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 1391 [(1,0)] D [] [] [] [] [] [] none
MERGE 1392 [(1,0),(0,0)] D [] [1394,1395,1396,1397] [] [] [((0,0),(1,0))] [] none
DISCARD 1393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [1392] [] [] [] [((0,0),(1,0))] [1394,1395,1396,1397] CONDITIONAL_S
Y_MEAS 1395 [(1,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1396 [(0,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
DISCARD 1397 [(1,0)] 0 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1398 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1399 [(0,1)] D [] [] [] [] [] [] none
MERGE 1400 [(0,1),(0,0)] D [] [1402,1403,1404,1405] [] [] [((0,0),(0,1))] [] none
DISCARD 1401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [1400] [] [] [] [((0,0),(0,1))] [1402,1403,1404,1405] CONDITIONAL_S
Y_MEAS 1403 [(0,1)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1404 [(0,0)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
DISCARD 1405 [(0,1)] 0 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1406 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1407 [(1,0)] D [] [] [] [] [] [] none
MERGE 1408 [(1,0),(0,0)] D [] [1410,1411,1412,1413] [] [] [((0,0),(1,0))] [] none
DISCARD 1409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [1408] [] [] [] [((0,0),(1,0))] [1410,1411,1412,1413] CONDITIONAL_S
Y_MEAS 1411 [(1,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1412 [(0,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
DISCARD 1413 [(1,0)] 0 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
INJECT_T 1414 [(0,1)] D [] [] [] [] [] [] none
MERGE 1415 [(0,1),(0,0)] D [] [1417,1418,1419,1420] [] [] [((0,0),(0,1))] [] none
DISCARD 1416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1417 [(0,1),(0,0)] D [1415] [] [] [] [((0,0),(0,1))] [1417,1418,1419,1420] CONDITIONAL_S
Y_MEAS 1418 [(0,1)] HALF_D_PLUS_2 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1419 [(0,0)] HALF_D_PLUS_2 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
DISCARD 1420 [(0,1)] 0 [1415] [] [] [] [] [1417,1418,1419,1420] CONDITIONAL_S
IDLE 1421 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1422 [(1,0)] D [] [] [] [] [] [] none
MERGE 1423 [(1,0),(0,0)] D [] [1425,1426,1427,1428] [] [] [((0,0),(1,0))] [] none
DISCARD 1424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1425 [(1,0),(0,0)] D [1423] [] [] [] [((0,0),(1,0))] [1425,1426,1427,1428] CONDITIONAL_S
Y_MEAS 1426 [(1,0)] HALF_D_PLUS_2 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1427 [(0,0)] HALF_D_PLUS_2 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
DISCARD 1428 [(1,0)] 0 [1423] [] [] [] [] [1425,1426,1427,1428] CONDITIONAL_S
IDLE 1429 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 1430 [(0,1)] D [] [] [] [] [] [] none
MERGE 1431 [(0,1),(0,0)] D [] [1433,1434,1435,1436] [] [] [((0,0),(0,1))] [] none
DISCARD 1432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1433 [(0,1),(0,0)] D [1431] [] [] [] [((0,0),(0,1))] [1433,1434,1435,1436] CONDITIONAL_S
Y_MEAS 1434 [(0,1)] HALF_D_PLUS_2 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
IDLE 1435 [(0,0)] HALF_D_PLUS_2 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
DISCARD 1436 [(0,1)] 0 [1431] [] [] [] [] [1433,1434,1435,1436] CONDITIONAL_S
IDLE 1437 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 1438 [(1,0)] D [] [] [] [] [] [] none
MERGE 1439 [(1,0),(0,0)] D [] [1441,1442,1443,1444] [] [] [((0,0),(1,0))] [] none
DISCARD 1440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1441 [(1,0),(0,0)] D [1439] [] [] [] [((0,0),(1,0))] [1441,1442,1443,1444] CONDITIONAL_S
Y_MEAS 1442 [(1,0)] HALF_D_PLUS_2 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
IDLE 1443 [(0,0)] HALF_D_PLUS_2 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
DISCARD 1444 [(1,0)] 0 [1439] [] [] [] [] [1441,1442,1443,1444] CONDITIONAL_S
IDLE 1445 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 1446 [(0,1)] D [] [] [] [] [] [] none
MERGE 1447 [(0,1),(0,0)] D [] [1449,1450,1451,1452] [] [] [((0,0),(0,1))] [] none
DISCARD 1448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1449 [(0,1),(0,0)] D [1447] [] [] [] [((0,0),(0,1))] [1449,1450,1451,1452] CONDITIONAL_S
Y_MEAS 1450 [(0,1)] HALF_D_PLUS_2 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
IDLE 1451 [(0,0)] HALF_D_PLUS_2 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
DISCARD 1452 [(0,1)] 0 [1447] [] [] [] [] [1449,1450,1451,1452] CONDITIONAL_S
IDLE 1453 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1454 [(1,0)] D [] [] [] [] [] [] none
MERGE 1455 [(1,0),(0,0)] D [] [1457,1458,1459,1460] [] [] [((0,0),(1,0))] [] none
DISCARD 1456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1457 [(1,0),(0,0)] D [1455] [] [] [] [((0,0),(1,0))] [1457,1458,1459,1460] CONDITIONAL_S
Y_MEAS 1458 [(1,0)] HALF_D_PLUS_2 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
IDLE 1459 [(0,0)] HALF_D_PLUS_2 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
DISCARD 1460 [(1,0)] 0 [1455] [] [] [] [] [1457,1458,1459,1460] CONDITIONAL_S
IDLE 1461 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1462 [(0,1)] D [] [] [] [] [] [] none
MERGE 1463 [(0,1),(0,0)] D [] [1465,1466,1467,1468] [] [] [((0,0),(0,1))] [] none
DISCARD 1464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1465 [(0,1),(0,0)] D [1463] [] [] [] [((0,0),(0,1))] [1465,1466,1467,1468] CONDITIONAL_S
Y_MEAS 1466 [(0,1)] HALF_D_PLUS_2 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
IDLE 1467 [(0,0)] HALF_D_PLUS_2 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
DISCARD 1468 [(0,1)] 0 [1463] [] [] [] [] [1465,1466,1467,1468] CONDITIONAL_S
IDLE 1469 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1470 [(1,0)] D [] [] [] [] [] [] none
MERGE 1471 [(1,0),(0,0)] D [] [1473,1474,1475,1476] [] [] [((0,0),(1,0))] [] none
DISCARD 1472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1473 [(1,0),(0,0)] D [1471] [] [] [] [((0,0),(1,0))] [1473,1474,1475,1476] CONDITIONAL_S
Y_MEAS 1474 [(1,0)] HALF_D_PLUS_2 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1475 [(0,0)] HALF_D_PLUS_2 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
DISCARD 1476 [(1,0)] 0 [1471] [] [] [] [] [1473,1474,1475,1476] CONDITIONAL_S
IDLE 1477 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1478 [(0,1)] D [] [] [] [] [] [] none
MERGE 1479 [(0,1),(0,0)] D [] [1481,1482,1483,1484] [] [] [((0,0),(0,1))] [] none
DISCARD 1480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1481 [(0,1),(0,0)] D [1479] [] [] [] [((0,0),(0,1))] [1481,1482,1483,1484] CONDITIONAL_S
Y_MEAS 1482 [(0,1)] HALF_D_PLUS_2 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1483 [(0,0)] HALF_D_PLUS_2 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
DISCARD 1484 [(0,1)] 0 [1479] [] [] [] [] [1481,1482,1483,1484] CONDITIONAL_S
IDLE 1485 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1486 [(1,0)] D [] [] [] [] [] [] none
MERGE 1487 [(1,0),(0,0)] D [] [1489,1490,1491,1492] [] [] [((0,0),(1,0))] [] none
DISCARD 1488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1489 [(1,0),(0,0)] D [1487] [] [] [] [((0,0),(1,0))] [1489,1490,1491,1492] CONDITIONAL_S
Y_MEAS 1490 [(1,0)] HALF_D_PLUS_2 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
IDLE 1491 [(0,0)] HALF_D_PLUS_2 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
DISCARD 1492 [(1,0)] 0 [1487] [] [] [] [] [1489,1490,1491,1492] CONDITIONAL_S
IDLE 1493 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 1494 [(0,1)] D [] [] [] [] [] [] none
MERGE 1495 [(0,1),(0,0)] D [] [1497,1498,1499,1500] [] [] [((0,0),(0,1))] [] none
DISCARD 1496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1497 [(0,1),(0,0)] D [1495] [] [] [] [((0,0),(0,1))] [1497,1498,1499,1500] CONDITIONAL_S
Y_MEAS 1498 [(0,1)] HALF_D_PLUS_2 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1499 [(0,0)] HALF_D_PLUS_2 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
DISCARD 1500 [(0,1)] 0 [1495] [] [] [] [] [1497,1498,1499,1500] CONDITIONAL_S
IDLE 1501 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1502 [(1,0)] D [] [] [] [] [] [] none
MERGE 1503 [(1,0),(0,0)] D [] [1505,1506,1507,1508] [] [] [((0,0),(1,0))] [] none
DISCARD 1504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1505 [(1,0),(0,0)] D [1503] [] [] [] [((0,0),(1,0))] [1505,1506,1507,1508] CONDITIONAL_S
Y_MEAS 1506 [(1,0)] HALF_D_PLUS_2 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
IDLE 1507 [(0,0)] HALF_D_PLUS_2 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
DISCARD 1508 [(1,0)] 0 [1503] [] [] [] [] [1505,1506,1507,1508] CONDITIONAL_S
IDLE 1509 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1510 [(0,1)] D [] [] [] [] [] [] none
MERGE 1511 [(0,1),(0,0)] D [] [1513,1514,1515,1516] [] [] [((0,0),(0,1))] [] none
DISCARD 1512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1513 [(0,1),(0,0)] D [1511] [] [] [] [((0,0),(0,1))] [1513,1514,1515,1516] CONDITIONAL_S
Y_MEAS 1514 [(0,1)] HALF_D_PLUS_2 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
IDLE 1515 [(0,0)] HALF_D_PLUS_2 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
DISCARD 1516 [(0,1)] 0 [1511] [] [] [] [] [1513,1514,1515,1516] CONDITIONAL_S
IDLE 1517 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 1518 [(1,0)] D [] [] [] [] [] [] none
MERGE 1519 [(1,0),(0,0)] D [] [1521,1522,1523,1524] [] [] [((0,0),(1,0))] [] none
DISCARD 1520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1521 [(1,0),(0,0)] D [1519] [] [] [] [((0,0),(1,0))] [1521,1522,1523,1524] CONDITIONAL_S
Y_MEAS 1522 [(1,0)] HALF_D_PLUS_2 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1523 [(0,0)] HALF_D_PLUS_2 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
DISCARD 1524 [(1,0)] 0 [1519] [] [] [] [] [1521,1522,1523,1524] CONDITIONAL_S
IDLE 1525 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1526 [(0,1)] D [] [] [] [] [] [] none
MERGE 1527 [(0,1),(0,0)] D [] [1529,1530,1531,1532] [] [] [((0,0),(0,1))] [] none
DISCARD 1528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1529 [(0,1),(0,0)] D [1527] [] [] [] [((0,0),(0,1))] [1529,1530,1531,1532] CONDITIONAL_S
Y_MEAS 1530 [(0,1)] HALF_D_PLUS_2 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1531 [(0,0)] HALF_D_PLUS_2 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
DISCARD 1532 [(0,1)] 0 [1527] [] [] [] [] [1529,1530,1531,1532] CONDITIONAL_S
IDLE 1533 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 1534 [(1,0)] D [] [] [] [] [] [] none
MERGE 1535 [(1,0),(0,0)] D [] [1537,1538,1539,1540] [] [] [((0,0),(1,0))] [] none
DISCARD 1536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1537 [(1,0),(0,0)] D [1535] [] [] [] [((0,0),(1,0))] [1537,1538,1539,1540] CONDITIONAL_S
Y_MEAS 1538 [(1,0)] HALF_D_PLUS_2 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
IDLE 1539 [(0,0)] HALF_D_PLUS_2 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
DISCARD 1540 [(1,0)] 0 [1535] [] [] [] [] [1537,1538,1539,1540] CONDITIONAL_S
IDLE 1541 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 1542 [(0,1)] D [] [] [] [] [] [] none
MERGE 1543 [(0,1),(0,0)] D [] [1545,1546,1547,1548] [] [] [((0,0),(0,1))] [] none
DISCARD 1544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1545 [(0,1),(0,0)] D [1543] [] [] [] [((0,0),(0,1))] [1545,1546,1547,1548] CONDITIONAL_S
Y_MEAS 1546 [(0,1)] HALF_D_PLUS_2 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1547 [(0,0)] HALF_D_PLUS_2 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
DISCARD 1548 [(0,1)] 0 [1543] [] [] [] [] [1545,1546,1547,1548] CONDITIONAL_S
IDLE 1549 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1550 [(1,0)] D [] [] [] [] [] [] none
MERGE 1551 [(1,0),(0,0)] D [] [1553,1554,1555,1556] [] [] [((0,0),(1,0))] [] none
DISCARD 1552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1553 [(1,0),(0,0)] D [1551] [] [] [] [((0,0),(1,0))] [1553,1554,1555,1556] CONDITIONAL_S
Y_MEAS 1554 [(1,0)] HALF_D_PLUS_2 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
IDLE 1555 [(0,0)] HALF_D_PLUS_2 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
DISCARD 1556 [(1,0)] 0 [1551] [] [] [] [] [1553,1554,1555,1556] CONDITIONAL_S
IDLE 1557 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1558 [(0,1)] D [] [] [] [] [] [] none
MERGE 1559 [(0,1),(0,0)] D [] [1561,1562,1563,1564] [] [] [((0,0),(0,1))] [] none
DISCARD 1560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1561 [(0,1),(0,0)] D [1559] [] [] [] [((0,0),(0,1))] [1561,1562,1563,1564] CONDITIONAL_S
Y_MEAS 1562 [(0,1)] HALF_D_PLUS_2 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
IDLE 1563 [(0,0)] HALF_D_PLUS_2 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
DISCARD 1564 [(0,1)] 0 [1559] [] [] [] [] [1561,1562,1563,1564] CONDITIONAL_S
IDLE 1565 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1566 [(1,0)] D [] [] [] [] [] [] none
MERGE 1567 [(1,0),(0,0)] D [] [1569,1570,1571,1572] [] [] [((0,0),(1,0))] [] none
DISCARD 1568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1569 [(1,0),(0,0)] D [1567] [] [] [] [((0,0),(1,0))] [1569,1570,1571,1572] CONDITIONAL_S
Y_MEAS 1570 [(1,0)] HALF_D_PLUS_2 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
IDLE 1571 [(0,0)] HALF_D_PLUS_2 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
DISCARD 1572 [(1,0)] 0 [1567] [] [] [] [] [1569,1570,1571,1572] CONDITIONAL_S
IDLE 1573 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1574 [(0,1)] D [] [] [] [] [] [] none
MERGE 1575 [(0,1),(0,0)] D [] [1577,1578,1579,1580] [] [] [((0,0),(0,1))] [] none
DISCARD 1576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1577 [(0,1),(0,0)] D [1575] [] [] [] [((0,0),(0,1))] [1577,1578,1579,1580] CONDITIONAL_S
Y_MEAS 1578 [(0,1)] HALF_D_PLUS_2 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
IDLE 1579 [(0,0)] HALF_D_PLUS_2 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
DISCARD 1580 [(0,1)] 0 [1575] [] [] [] [] [1577,1578,1579,1580] CONDITIONAL_S
IDLE 1581 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1582 [(1,0)] D [] [] [] [] [] [] none
MERGE 1583 [(1,0),(0,0)] D [] [1585,1586,1587,1588] [] [] [((0,0),(1,0))] [] none
DISCARD 1584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1585 [(1,0),(0,0)] D [1583] [] [] [] [((0,0),(1,0))] [1585,1586,1587,1588] CONDITIONAL_S
Y_MEAS 1586 [(1,0)] HALF_D_PLUS_2 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1587 [(0,0)] HALF_D_PLUS_2 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
DISCARD 1588 [(1,0)] 0 [1583] [] [] [] [] [1585,1586,1587,1588] CONDITIONAL_S
IDLE 1589 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1590 [(0,1)] D [] [] [] [] [] [] none
MERGE 1591 [(0,1),(0,0)] D [] [1593,1594,1595,1596] [] [] [((0,0),(0,1))] [] none
DISCARD 1592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1593 [(0,1),(0,0)] D [1591] [] [] [] [((0,0),(0,1))] [1593,1594,1595,1596] CONDITIONAL_S
Y_MEAS 1594 [(0,1)] HALF_D_PLUS_2 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
IDLE 1595 [(0,0)] HALF_D_PLUS_2 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
DISCARD 1596 [(0,1)] 0 [1591] [] [] [] [] [1593,1594,1595,1596] CONDITIONAL_S
IDLE 1597 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1598 [(1,0)] D [] [] [] [] [] [] none
MERGE 1599 [(1,0),(0,0)] D [] [1601,1602,1603,1604] [] [] [((0,0),(1,0))] [] none
DISCARD 1600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1601 [(1,0),(0,0)] D [1599] [] [] [] [((0,0),(1,0))] [1601,1602,1603,1604] CONDITIONAL_S
Y_MEAS 1602 [(1,0)] HALF_D_PLUS_2 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
IDLE 1603 [(0,0)] HALF_D_PLUS_2 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
DISCARD 1604 [(1,0)] 0 [1599] [] [] [] [] [1601,1602,1603,1604] CONDITIONAL_S
IDLE 1605 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1606 [(0,1)] D [] [] [] [] [] [] none
MERGE 1607 [(0,1),(0,0)] D [] [1609,1610,1611,1612] [] [] [((0,0),(0,1))] [] none
DISCARD 1608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1609 [(0,1),(0,0)] D [1607] [] [] [] [((0,0),(0,1))] [1609,1610,1611,1612] CONDITIONAL_S
Y_MEAS 1610 [(0,1)] HALF_D_PLUS_2 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
IDLE 1611 [(0,0)] HALF_D_PLUS_2 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
DISCARD 1612 [(0,1)] 0 [1607] [] [] [] [] [1609,1610,1611,1612] CONDITIONAL_S
IDLE 1613 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1614 [(1,0)] D [] [] [] [] [] [] none
MERGE 1615 [(1,0),(0,0)] D [] [1617,1618,1619,1620] [] [] [((0,0),(1,0))] [] none
DISCARD 1616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1617 [(1,0),(0,0)] D [1615] [] [] [] [((0,0),(1,0))] [1617,1618,1619,1620] CONDITIONAL_S
Y_MEAS 1618 [(1,0)] HALF_D_PLUS_2 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
IDLE 1619 [(0,0)] HALF_D_PLUS_2 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
DISCARD 1620 [(1,0)] 0 [1615] [] [] [] [] [1617,1618,1619,1620] CONDITIONAL_S
IDLE 1621 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 1622 [(0,1)] D [] [] [] [] [] [] none
MERGE 1623 [(0,1),(0,0)] D [] [1625,1626,1627,1628] [] [] [((0,0),(0,1))] [] none
DISCARD 1624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1625 [(0,1),(0,0)] D [1623] [] [] [] [((0,0),(0,1))] [1625,1626,1627,1628] CONDITIONAL_S
Y_MEAS 1626 [(0,1)] HALF_D_PLUS_2 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
IDLE 1627 [(0,0)] HALF_D_PLUS_2 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
DISCARD 1628 [(0,1)] 0 [1623] [] [] [] [] [1625,1626,1627,1628] CONDITIONAL_S
IDLE 1629 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1630 [(1,0)] D [] [] [] [] [] [] none
MERGE 1631 [(1,0),(0,0)] D [] [1633,1634,1635,1636] [] [] [((0,0),(1,0))] [] none
DISCARD 1632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [1631] [] [] [] [((0,0),(1,0))] [1633,1634,1635,1636] CONDITIONAL_S
Y_MEAS 1634 [(1,0)] HALF_D_PLUS_2 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
IDLE 1635 [(0,0)] HALF_D_PLUS_2 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
DISCARD 1636 [(1,0)] 0 [1631] [] [] [] [] [1633,1634,1635,1636] CONDITIONAL_S
IDLE 1637 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 1638 [(0,1)] D [] [] [] [] [] [] none
MERGE 1639 [(0,1),(0,0)] D [] [1641,1642,1643,1644] [] [] [((0,0),(0,1))] [] none
DISCARD 1640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [1639] [] [] [] [((0,0),(0,1))] [1641,1642,1643,1644] CONDITIONAL_S
Y_MEAS 1642 [(0,1)] HALF_D_PLUS_2 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1643 [(0,0)] HALF_D_PLUS_2 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
DISCARD 1644 [(0,1)] 0 [1639] [] [] [] [] [1641,1642,1643,1644] CONDITIONAL_S
IDLE 1645 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1646 [(1,0)] D [] [] [] [] [] [] none
MERGE 1647 [(1,0),(0,0)] D [] [1649,1650,1651,1652] [] [] [((0,0),(1,0))] [] none
DISCARD 1648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [1647] [] [] [] [((0,0),(1,0))] [1649,1650,1651,1652] CONDITIONAL_S
Y_MEAS 1650 [(1,0)] HALF_D_PLUS_2 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
IDLE 1651 [(0,0)] HALF_D_PLUS_2 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
DISCARD 1652 [(1,0)] 0 [1647] [] [] [] [] [1649,1650,1651,1652] CONDITIONAL_S
IDLE 1653 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1654 [(0,1)] D [] [] [] [] [] [] none
MERGE 1655 [(0,1),(0,0)] D [] [1657,1658,1659,1660] [] [] [((0,0),(0,1))] [] none
DISCARD 1656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [1655] [] [] [] [((0,0),(0,1))] [1657,1658,1659,1660] CONDITIONAL_S
Y_MEAS 1658 [(0,1)] HALF_D_PLUS_2 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
IDLE 1659 [(0,0)] HALF_D_PLUS_2 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
DISCARD 1660 [(0,1)] 0 [1655] [] [] [] [] [1657,1658,1659,1660] CONDITIONAL_S
IDLE 1661 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1662 [(1,0)] D [] [] [] [] [] [] none
MERGE 1663 [(1,0),(0,0)] D [] [1665,1666,1667,1668] [] [] [((0,0),(1,0))] [] none
DISCARD 1664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [1663] [] [] [] [((0,0),(1,0))] [1665,1666,1667,1668] CONDITIONAL_S
Y_MEAS 1666 [(1,0)] HALF_D_PLUS_2 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
IDLE 1667 [(0,0)] HALF_D_PLUS_2 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
DISCARD 1668 [(1,0)] 0 [1663] [] [] [] [] [1665,1666,1667,1668] CONDITIONAL_S
IDLE 1669 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 1670 [(0,1)] D [] [] [] [] [] [] none
MERGE 1671 [(0,1),(0,0)] D [] [1673,1674,1675,1676] [] [] [((0,0),(0,1))] [] none
DISCARD 1672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [1671] [] [] [] [((0,0),(0,1))] [1673,1674,1675,1676] CONDITIONAL_S
Y_MEAS 1674 [(0,1)] HALF_D_PLUS_2 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
IDLE 1675 [(0,0)] HALF_D_PLUS_2 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
DISCARD 1676 [(0,1)] 0 [1671] [] [] [] [] [1673,1674,1675,1676] CONDITIONAL_S
IDLE 1677 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 1678 [(1,0)] D [] [] [] [] [] [] none
MERGE 1679 [(1,0),(0,0)] D [] [1681,1682,1683,1684] [] [] [((0,0),(1,0))] [] none
DISCARD 1680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [1679] [] [] [] [((0,0),(1,0))] [1681,1682,1683,1684] CONDITIONAL_S
Y_MEAS 1682 [(1,0)] HALF_D_PLUS_2 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
IDLE 1683 [(0,0)] HALF_D_PLUS_2 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
DISCARD 1684 [(1,0)] 0 [1679] [] [] [] [] [1681,1682,1683,1684] CONDITIONAL_S
IDLE 1685 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1686 [(0,1)] D [] [] [] [] [] [] none
MERGE 1687 [(0,1),(0,0)] D [] [1689,1690,1691,1692] [] [] [((0,0),(0,1))] [] none
DISCARD 1688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [1687] [] [] [] [((0,0),(0,1))] [1689,1690,1691,1692] CONDITIONAL_S
Y_MEAS 1690 [(0,1)] HALF_D_PLUS_2 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
IDLE 1691 [(0,0)] HALF_D_PLUS_2 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
DISCARD 1692 [(0,1)] 0 [1687] [] [] [] [] [1689,1690,1691,1692] CONDITIONAL_S
IDLE 1693 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1694 [(1,0)] D [] [] [] [] [] [] none
MERGE 1695 [(1,0),(0,0)] D [] [1697,1698,1699,1700] [] [] [((0,0),(1,0))] [] none
DISCARD 1696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [1695] [] [] [] [((0,0),(1,0))] [1697,1698,1699,1700] CONDITIONAL_S
Y_MEAS 1698 [(1,0)] HALF_D_PLUS_2 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1699 [(0,0)] HALF_D_PLUS_2 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
DISCARD 1700 [(1,0)] 0 [1695] [] [] [] [] [1697,1698,1699,1700] CONDITIONAL_S
IDLE 1701 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1702 [(0,1)] D [] [] [] [] [] [] none
MERGE 1703 [(0,1),(0,0)] D [] [1705,1706,1707,1708] [] [] [((0,0),(0,1))] [] none
DISCARD 1704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [1703] [] [] [] [((0,0),(0,1))] [1705,1706,1707,1708] CONDITIONAL_S
Y_MEAS 1706 [(0,1)] HALF_D_PLUS_2 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1707 [(0,0)] HALF_D_PLUS_2 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
DISCARD 1708 [(0,1)] 0 [1703] [] [] [] [] [1705,1706,1707,1708] CONDITIONAL_S
IDLE 1709 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 1710 [(1,0)] D [] [] [] [] [] [] none
MERGE 1711 [(1,0),(0,0)] D [] [1713,1714,1715,1716] [] [] [((0,0),(1,0))] [] none
DISCARD 1712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [1711] [] [] [] [((0,0),(1,0))] [1713,1714,1715,1716] CONDITIONAL_S
Y_MEAS 1714 [(1,0)] HALF_D_PLUS_2 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1715 [(0,0)] HALF_D_PLUS_2 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
DISCARD 1716 [(1,0)] 0 [1711] [] [] [] [] [1713,1714,1715,1716] CONDITIONAL_S
IDLE 1717 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1718 [(0,1)] D [] [] [] [] [] [] none
MERGE 1719 [(0,1),(0,0)] D [] [1721,1722,1723,1724] [] [] [((0,0),(0,1))] [] none
DISCARD 1720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [1719] [] [] [] [((0,0),(0,1))] [1721,1722,1723,1724] CONDITIONAL_S
Y_MEAS 1722 [(0,1)] HALF_D_PLUS_2 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
IDLE 1723 [(0,0)] HALF_D_PLUS_2 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
DISCARD 1724 [(0,1)] 0 [1719] [] [] [] [] [1721,1722,1723,1724] CONDITIONAL_S
IDLE 1725 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 1726 [(1,0)] D [] [] [] [] [] [] none
MERGE 1727 [(1,0),(0,0)] D [] [1729,1730,1731,1732] [] [] [((0,0),(1,0))] [] none
DISCARD 1728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [1727] [] [] [] [((0,0),(1,0))] [1729,1730,1731,1732] CONDITIONAL_S
Y_MEAS 1730 [(1,0)] HALF_D_PLUS_2 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1731 [(0,0)] HALF_D_PLUS_2 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
DISCARD 1732 [(1,0)] 0 [1727] [] [] [] [] [1729,1730,1731,1732] CONDITIONAL_S
IDLE 1733 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1734 [(0,1)] D [] [] [] [] [] [] none
MERGE 1735 [(0,1),(0,0)] D [] [1737,1738,1739,1740] [] [] [((0,0),(0,1))] [] none
DISCARD 1736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [1735] [] [] [] [((0,0),(0,1))] [1737,1738,1739,1740] CONDITIONAL_S
Y_MEAS 1738 [(0,1)] HALF_D_PLUS_2 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1739 [(0,0)] HALF_D_PLUS_2 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
DISCARD 1740 [(0,1)] 0 [1735] [] [] [] [] [1737,1738,1739,1740] CONDITIONAL_S
IDLE 1741 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 1742 [(1,0)] D [] [] [] [] [] [] none
MERGE 1743 [(1,0),(0,0)] D [] [1745,1746,1747,1748] [] [] [((0,0),(1,0))] [] none
DISCARD 1744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [1743] [] [] [] [((0,0),(1,0))] [1745,1746,1747,1748] CONDITIONAL_S
Y_MEAS 1746 [(1,0)] HALF_D_PLUS_2 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
IDLE 1747 [(0,0)] HALF_D_PLUS_2 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
DISCARD 1748 [(1,0)] 0 [1743] [] [] [] [] [1745,1746,1747,1748] CONDITIONAL_S
IDLE 1749 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 1750 [(0,1)] D [] [] [] [] [] [] none
MERGE 1751 [(0,1),(0,0)] D [] [1753,1754,1755,1756] [] [] [((0,0),(0,1))] [] none
DISCARD 1752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [1751] [] [] [] [((0,0),(0,1))] [1753,1754,1755,1756] CONDITIONAL_S
Y_MEAS 1754 [(0,1)] HALF_D_PLUS_2 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1755 [(0,0)] HALF_D_PLUS_2 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
DISCARD 1756 [(0,1)] 0 [1751] [] [] [] [] [1753,1754,1755,1756] CONDITIONAL_S
IDLE 1757 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 1758 [(1,0)] D [] [] [] [] [] [] none
MERGE 1759 [(1,0),(0,0)] D [] [1761,1762,1763,1764] [] [] [((0,0),(1,0))] [] none
DISCARD 1760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [1759] [] [] [] [((0,0),(1,0))] [1761,1762,1763,1764] CONDITIONAL_S
Y_MEAS 1762 [(1,0)] HALF_D_PLUS_2 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
IDLE 1763 [(0,0)] HALF_D_PLUS_2 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
DISCARD 1764 [(1,0)] 0 [1759] [] [] [] [] [1761,1762,1763,1764] CONDITIONAL_S
IDLE 1765 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 1766 [(0,1)] D [] [] [] [] [] [] none
MERGE 1767 [(0,1),(0,0)] D [] [1769,1770,1771,1772] [] [] [((0,0),(0,1))] [] none
DISCARD 1768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [1767] [] [] [] [((0,0),(0,1))] [1769,1770,1771,1772] CONDITIONAL_S
Y_MEAS 1770 [(0,1)] HALF_D_PLUS_2 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
IDLE 1771 [(0,0)] HALF_D_PLUS_2 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
DISCARD 1772 [(0,1)] 0 [1767] [] [] [] [] [1769,1770,1771,1772] CONDITIONAL_S
IDLE 1773 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 1774 [(1,0)] D [] [] [] [] [] [] none
MERGE 1775 [(1,0),(0,0)] D [] [1777,1778,1779,1780] [] [] [((0,0),(1,0))] [] none
DISCARD 1776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [1775] [] [] [] [((0,0),(1,0))] [1777,1778,1779,1780] CONDITIONAL_S
Y_MEAS 1778 [(1,0)] HALF_D_PLUS_2 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
IDLE 1779 [(0,0)] HALF_D_PLUS_2 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
DISCARD 1780 [(1,0)] 0 [1775] [] [] [] [] [1777,1778,1779,1780] CONDITIONAL_S
IDLE 1781 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 1782 [(0,1)] D [] [] [] [] [] [] none
MERGE 1783 [(0,1),(0,0)] D [] [1785,1786,1787,1788] [] [] [((0,0),(0,1))] [] none
DISCARD 1784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [1783] [] [] [] [((0,0),(0,1))] [1785,1786,1787,1788] CONDITIONAL_S
Y_MEAS 1786 [(0,1)] HALF_D_PLUS_2 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
IDLE 1787 [(0,0)] HALF_D_PLUS_2 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
DISCARD 1788 [(0,1)] 0 [1783] [] [] [] [] [1785,1786,1787,1788] CONDITIONAL_S
IDLE 1789 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 1790 [(1,0)] D [] [] [] [] [] [] none
MERGE 1791 [(1,0),(0,0)] D [] [1793,1794,1795,1796] [] [] [((0,0),(1,0))] [] none
DISCARD 1792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [1791] [] [] [] [((0,0),(1,0))] [1793,1794,1795,1796] CONDITIONAL_S
Y_MEAS 1794 [(1,0)] HALF_D_PLUS_2 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
IDLE 1795 [(0,0)] HALF_D_PLUS_2 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
DISCARD 1796 [(1,0)] 0 [1791] [] [] [] [] [1793,1794,1795,1796] CONDITIONAL_S
INJECT_T 1797 [(0,1)] D [] [] [] [] [] [] none
MERGE 1798 [(0,1),(0,0)] D [] [1800,1801,1802,1803] [] [] [((0,0),(0,1))] [] none
DISCARD 1799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1800 [(0,1),(0,0)] D [1798] [] [] [] [((0,0),(0,1))] [1800,1801,1802,1803] CONDITIONAL_S
Y_MEAS 1801 [(0,1)] HALF_D_PLUS_2 [1798] [] [] [] [] [1800,1801,1802,1803] CONDITIONAL_S
IDLE 1802 [(0,0)] HALF_D_PLUS_2 [1798] [] [] [] [] [1800,1801,1802,1803] CONDITIONAL_S
DISCARD 1803 [(0,1)] 0 [1798] [] [] [] [] [1800,1801,1802,1803] CONDITIONAL_S
IDLE 1804 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 1805 [(1,0)] D [] [] [] [] [] [] none
MERGE 1806 [(1,0),(0,0)] D [] [1808,1809,1810,1811] [] [] [((0,0),(1,0))] [] none
DISCARD 1807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1808 [(1,0),(0,0)] D [1806] [] [] [] [((0,0),(1,0))] [1808,1809,1810,1811] CONDITIONAL_S
Y_MEAS 1809 [(1,0)] HALF_D_PLUS_2 [1806] [] [] [] [] [1808,1809,1810,1811] CONDITIONAL_S
IDLE 1810 [(0,0)] HALF_D_PLUS_2 [1806] [] [] [] [] [1808,1809,1810,1811] CONDITIONAL_S
DISCARD 1811 [(1,0)] 0 [1806] [] [] [] [] [1808,1809,1810,1811] CONDITIONAL_S
IDLE 1812 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1813 [(0,1)] D [] [] [] [] [] [] none
MERGE 1814 [(0,1),(0,0)] D [] [1816,1817,1818,1819] [] [] [((0,0),(0,1))] [] none
DISCARD 1815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1816 [(0,1),(0,0)] D [1814] [] [] [] [((0,0),(0,1))] [1816,1817,1818,1819] CONDITIONAL_S
Y_MEAS 1817 [(0,1)] HALF_D_PLUS_2 [1814] [] [] [] [] [1816,1817,1818,1819] CONDITIONAL_S
IDLE 1818 [(0,0)] HALF_D_PLUS_2 [1814] [] [] [] [] [1816,1817,1818,1819] CONDITIONAL_S
DISCARD 1819 [(0,1)] 0 [1814] [] [] [] [] [1816,1817,1818,1819] CONDITIONAL_S
IDLE 1820 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 1821 [(1,0)] D [] [] [] [] [] [] none
MERGE 1822 [(1,0),(0,0)] D [] [1824,1825,1826,1827] [] [] [((0,0),(1,0))] [] none
DISCARD 1823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1824 [(1,0),(0,0)] D [1822] [] [] [] [((0,0),(1,0))] [1824,1825,1826,1827] CONDITIONAL_S
Y_MEAS 1825 [(1,0)] HALF_D_PLUS_2 [1822] [] [] [] [] [1824,1825,1826,1827] CONDITIONAL_S
IDLE 1826 [(0,0)] HALF_D_PLUS_2 [1822] [] [] [] [] [1824,1825,1826,1827] CONDITIONAL_S
DISCARD 1827 [(1,0)] 0 [1822] [] [] [] [] [1824,1825,1826,1827] CONDITIONAL_S
IDLE 1828 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1829 [(0,1)] D [] [] [] [] [] [] none
MERGE 1830 [(0,1),(0,0)] D [] [1832,1833,1834,1835] [] [] [((0,0),(0,1))] [] none
DISCARD 1831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1832 [(0,1),(0,0)] D [1830] [] [] [] [((0,0),(0,1))] [1832,1833,1834,1835] CONDITIONAL_S
Y_MEAS 1833 [(0,1)] HALF_D_PLUS_2 [1830] [] [] [] [] [1832,1833,1834,1835] CONDITIONAL_S
IDLE 1834 [(0,0)] HALF_D_PLUS_2 [1830] [] [] [] [] [1832,1833,1834,1835] CONDITIONAL_S
DISCARD 1835 [(0,1)] 0 [1830] [] [] [] [] [1832,1833,1834,1835] CONDITIONAL_S
IDLE 1836 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1837 [(1,0)] D [] [] [] [] [] [] none
MERGE 1838 [(1,0),(0,0)] D [] [1840,1841,1842,1843] [] [] [((0,0),(1,0))] [] none
DISCARD 1839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1840 [(1,0),(0,0)] D [1838] [] [] [] [((0,0),(1,0))] [1840,1841,1842,1843] CONDITIONAL_S
Y_MEAS 1841 [(1,0)] HALF_D_PLUS_2 [1838] [] [] [] [] [1840,1841,1842,1843] CONDITIONAL_S
IDLE 1842 [(0,0)] HALF_D_PLUS_2 [1838] [] [] [] [] [1840,1841,1842,1843] CONDITIONAL_S
DISCARD 1843 [(1,0)] 0 [1838] [] [] [] [] [1840,1841,1842,1843] CONDITIONAL_S
IDLE 1844 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1845 [(0,1)] D [] [] [] [] [] [] none
MERGE 1846 [(0,1),(0,0)] D [] [1848,1849,1850,1851] [] [] [((0,0),(0,1))] [] none
DISCARD 1847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1848 [(0,1),(0,0)] D [1846] [] [] [] [((0,0),(0,1))] [1848,1849,1850,1851] CONDITIONAL_S
Y_MEAS 1849 [(0,1)] HALF_D_PLUS_2 [1846] [] [] [] [] [1848,1849,1850,1851] CONDITIONAL_S
IDLE 1850 [(0,0)] HALF_D_PLUS_2 [1846] [] [] [] [] [1848,1849,1850,1851] CONDITIONAL_S
DISCARD 1851 [(0,1)] 0 [1846] [] [] [] [] [1848,1849,1850,1851] CONDITIONAL_S
IDLE 1852 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1853 [(1,0)] D [] [] [] [] [] [] none
MERGE 1854 [(1,0),(0,0)] D [] [1856,1857,1858,1859] [] [] [((0,0),(1,0))] [] none
DISCARD 1855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [1854] [] [] [] [((0,0),(1,0))] [1856,1857,1858,1859] CONDITIONAL_S
Y_MEAS 1857 [(1,0)] HALF_D_PLUS_2 [1854] [] [] [] [] [1856,1857,1858,1859] CONDITIONAL_S
IDLE 1858 [(0,0)] HALF_D_PLUS_2 [1854] [] [] [] [] [1856,1857,1858,1859] CONDITIONAL_S
DISCARD 1859 [(1,0)] 0 [1854] [] [] [] [] [1856,1857,1858,1859] CONDITIONAL_S
IDLE 1860 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 1861 [(0,1)] D [] [] [] [] [] [] none
MERGE 1862 [(0,1),(0,0)] D [] [1864,1865,1866,1867] [] [] [((0,0),(0,1))] [] none
DISCARD 1863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [1862] [] [] [] [((0,0),(0,1))] [1864,1865,1866,1867] CONDITIONAL_S
Y_MEAS 1865 [(0,1)] HALF_D_PLUS_2 [1862] [] [] [] [] [1864,1865,1866,1867] CONDITIONAL_S
IDLE 1866 [(0,0)] HALF_D_PLUS_2 [1862] [] [] [] [] [1864,1865,1866,1867] CONDITIONAL_S
DISCARD 1867 [(0,1)] 0 [1862] [] [] [] [] [1864,1865,1866,1867] CONDITIONAL_S
IDLE 1868 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1869 [(1,0)] D [] [] [] [] [] [] none
MERGE 1870 [(1,0),(0,0)] D [] [1872,1873,1874,1875] [] [] [((0,0),(1,0))] [] none
DISCARD 1871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [1870] [] [] [] [((0,0),(1,0))] [1872,1873,1874,1875] CONDITIONAL_S
Y_MEAS 1873 [(1,0)] HALF_D_PLUS_2 [1870] [] [] [] [] [1872,1873,1874,1875] CONDITIONAL_S
IDLE 1874 [(0,0)] HALF_D_PLUS_2 [1870] [] [] [] [] [1872,1873,1874,1875] CONDITIONAL_S
DISCARD 1875 [(1,0)] 0 [1870] [] [] [] [] [1872,1873,1874,1875] CONDITIONAL_S
IDLE 1876 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1877 [(0,1)] D [] [] [] [] [] [] none
MERGE 1878 [(0,1),(0,0)] D [] [1880,1881,1882,1883] [] [] [((0,0),(0,1))] [] none
DISCARD 1879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [1878] [] [] [] [((0,0),(0,1))] [1880,1881,1882,1883] CONDITIONAL_S
Y_MEAS 1881 [(0,1)] HALF_D_PLUS_2 [1878] [] [] [] [] [1880,1881,1882,1883] CONDITIONAL_S
IDLE 1882 [(0,0)] HALF_D_PLUS_2 [1878] [] [] [] [] [1880,1881,1882,1883] CONDITIONAL_S
DISCARD 1883 [(0,1)] 0 [1878] [] [] [] [] [1880,1881,1882,1883] CONDITIONAL_S
IDLE 1884 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1885 [(1,0)] D [] [] [] [] [] [] none
MERGE 1886 [(1,0),(0,0)] D [] [1888,1889,1890,1891] [] [] [((0,0),(1,0))] [] none
DISCARD 1887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [1886] [] [] [] [((0,0),(1,0))] [1888,1889,1890,1891] CONDITIONAL_S
Y_MEAS 1889 [(1,0)] HALF_D_PLUS_2 [1886] [] [] [] [] [1888,1889,1890,1891] CONDITIONAL_S
IDLE 1890 [(0,0)] HALF_D_PLUS_2 [1886] [] [] [] [] [1888,1889,1890,1891] CONDITIONAL_S
DISCARD 1891 [(1,0)] 0 [1886] [] [] [] [] [1888,1889,1890,1891] CONDITIONAL_S
IDLE 1892 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 1893 [(0,1)] D [] [] [] [] [] [] none
MERGE 1894 [(0,1),(0,0)] D [] [1896,1897,1898,1899] [] [] [((0,0),(0,1))] [] none
DISCARD 1895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [1894] [] [] [] [((0,0),(0,1))] [1896,1897,1898,1899] CONDITIONAL_S
Y_MEAS 1897 [(0,1)] HALF_D_PLUS_2 [1894] [] [] [] [] [1896,1897,1898,1899] CONDITIONAL_S
IDLE 1898 [(0,0)] HALF_D_PLUS_2 [1894] [] [] [] [] [1896,1897,1898,1899] CONDITIONAL_S
DISCARD 1899 [(0,1)] 0 [1894] [] [] [] [] [1896,1897,1898,1899] CONDITIONAL_S
IDLE 1900 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 1901 [(1,0)] D [] [] [] [] [] [] none
MERGE 1902 [(1,0),(0,0)] D [] [1904,1905,1906,1907] [] [] [((0,0),(1,0))] [] none
DISCARD 1903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [1902] [] [] [] [((0,0),(1,0))] [1904,1905,1906,1907] CONDITIONAL_S
Y_MEAS 1905 [(1,0)] HALF_D_PLUS_2 [1902] [] [] [] [] [1904,1905,1906,1907] CONDITIONAL_S
IDLE 1906 [(0,0)] HALF_D_PLUS_2 [1902] [] [] [] [] [1904,1905,1906,1907] CONDITIONAL_S
DISCARD 1907 [(1,0)] 0 [1902] [] [] [] [] [1904,1905,1906,1907] CONDITIONAL_S
IDLE 1908 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1909 [(0,1)] D [] [] [] [] [] [] none
MERGE 1910 [(0,1),(0,0)] D [] [1912,1913,1914,1915] [] [] [((0,0),(0,1))] [] none
DISCARD 1911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [1910] [] [] [] [((0,0),(0,1))] [1912,1913,1914,1915] CONDITIONAL_S
Y_MEAS 1913 [(0,1)] HALF_D_PLUS_2 [1910] [] [] [] [] [1912,1913,1914,1915] CONDITIONAL_S
IDLE 1914 [(0,0)] HALF_D_PLUS_2 [1910] [] [] [] [] [1912,1913,1914,1915] CONDITIONAL_S
DISCARD 1915 [(0,1)] 0 [1910] [] [] [] [] [1912,1913,1914,1915] CONDITIONAL_S
IDLE 1916 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1917 [(1,0)] D [] [] [] [] [] [] none
MERGE 1918 [(1,0),(0,0)] D [] [1920,1921,1922,1923] [] [] [((0,0),(1,0))] [] none
DISCARD 1919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [1918] [] [] [] [((0,0),(1,0))] [1920,1921,1922,1923] CONDITIONAL_S
Y_MEAS 1921 [(1,0)] HALF_D_PLUS_2 [1918] [] [] [] [] [1920,1921,1922,1923] CONDITIONAL_S
IDLE 1922 [(0,0)] HALF_D_PLUS_2 [1918] [] [] [] [] [1920,1921,1922,1923] CONDITIONAL_S
DISCARD 1923 [(1,0)] 0 [1918] [] [] [] [] [1920,1921,1922,1923] CONDITIONAL_S
IDLE 1924 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1925 [(0,1)] D [] [] [] [] [] [] none
MERGE 1926 [(0,1),(0,0)] D [] [1928,1929,1930,1931] [] [] [((0,0),(0,1))] [] none
DISCARD 1927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [1926] [] [] [] [((0,0),(0,1))] [1928,1929,1930,1931] CONDITIONAL_S
Y_MEAS 1929 [(0,1)] HALF_D_PLUS_2 [1926] [] [] [] [] [1928,1929,1930,1931] CONDITIONAL_S
IDLE 1930 [(0,0)] HALF_D_PLUS_2 [1926] [] [] [] [] [1928,1929,1930,1931] CONDITIONAL_S
DISCARD 1931 [(0,1)] 0 [1926] [] [] [] [] [1928,1929,1930,1931] CONDITIONAL_S
IDLE 1932 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1933 [(1,0)] D [] [] [] [] [] [] none
MERGE 1934 [(1,0),(0,0)] D [] [1936,1937,1938,1939] [] [] [((0,0),(1,0))] [] none
DISCARD 1935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [1934] [] [] [] [((0,0),(1,0))] [1936,1937,1938,1939] CONDITIONAL_S
Y_MEAS 1937 [(1,0)] HALF_D_PLUS_2 [1934] [] [] [] [] [1936,1937,1938,1939] CONDITIONAL_S
IDLE 1938 [(0,0)] HALF_D_PLUS_2 [1934] [] [] [] [] [1936,1937,1938,1939] CONDITIONAL_S
DISCARD 1939 [(1,0)] 0 [1934] [] [] [] [] [1936,1937,1938,1939] CONDITIONAL_S
IDLE 1940 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1941 [(0,1)] D [] [] [] [] [] [] none
MERGE 1942 [(0,1),(0,0)] D [] [1944,1945,1946,1947] [] [] [((0,0),(0,1))] [] none
DISCARD 1943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [1942] [] [] [] [((0,0),(0,1))] [1944,1945,1946,1947] CONDITIONAL_S
Y_MEAS 1945 [(0,1)] HALF_D_PLUS_2 [1942] [] [] [] [] [1944,1945,1946,1947] CONDITIONAL_S
IDLE 1946 [(0,0)] HALF_D_PLUS_2 [1942] [] [] [] [] [1944,1945,1946,1947] CONDITIONAL_S
DISCARD 1947 [(0,1)] 0 [1942] [] [] [] [] [1944,1945,1946,1947] CONDITIONAL_S
IDLE 1948 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1949 [(1,0)] D [] [] [] [] [] [] none
MERGE 1950 [(1,0),(0,0)] D [] [1952,1953,1954,1955] [] [] [((0,0),(1,0))] [] none
DISCARD 1951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [1950] [] [] [] [((0,0),(1,0))] [1952,1953,1954,1955] CONDITIONAL_S
Y_MEAS 1953 [(1,0)] HALF_D_PLUS_2 [1950] [] [] [] [] [1952,1953,1954,1955] CONDITIONAL_S
IDLE 1954 [(0,0)] HALF_D_PLUS_2 [1950] [] [] [] [] [1952,1953,1954,1955] CONDITIONAL_S
DISCARD 1955 [(1,0)] 0 [1950] [] [] [] [] [1952,1953,1954,1955] CONDITIONAL_S
IDLE 1956 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1957 [(0,1)] D [] [] [] [] [] [] none
MERGE 1958 [(0,1),(0,0)] D [] [1960,1961,1962,1963] [] [] [((0,0),(0,1))] [] none
DISCARD 1959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [1958] [] [] [] [((0,0),(0,1))] [1960,1961,1962,1963] CONDITIONAL_S
Y_MEAS 1961 [(0,1)] HALF_D_PLUS_2 [1958] [] [] [] [] [1960,1961,1962,1963] CONDITIONAL_S
IDLE 1962 [(0,0)] HALF_D_PLUS_2 [1958] [] [] [] [] [1960,1961,1962,1963] CONDITIONAL_S
DISCARD 1963 [(0,1)] 0 [1958] [] [] [] [] [1960,1961,1962,1963] CONDITIONAL_S
IDLE 1964 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1965 [(1,0)] D [] [] [] [] [] [] none
MERGE 1966 [(1,0),(0,0)] D [] [1968,1969,1970,1971] [] [] [((0,0),(1,0))] [] none
DISCARD 1967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [1966] [] [] [] [((0,0),(1,0))] [1968,1969,1970,1971] CONDITIONAL_S
Y_MEAS 1969 [(1,0)] HALF_D_PLUS_2 [1966] [] [] [] [] [1968,1969,1970,1971] CONDITIONAL_S
IDLE 1970 [(0,0)] HALF_D_PLUS_2 [1966] [] [] [] [] [1968,1969,1970,1971] CONDITIONAL_S
DISCARD 1971 [(1,0)] 0 [1966] [] [] [] [] [1968,1969,1970,1971] CONDITIONAL_S
IDLE 1972 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 1973 [(0,1)] D [] [] [] [] [] [] none
MERGE 1974 [(0,1),(0,0)] D [] [1976,1977,1978,1979] [] [] [((0,0),(0,1))] [] none
DISCARD 1975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [1974] [] [] [] [((0,0),(0,1))] [1976,1977,1978,1979] CONDITIONAL_S
Y_MEAS 1977 [(0,1)] HALF_D_PLUS_2 [1974] [] [] [] [] [1976,1977,1978,1979] CONDITIONAL_S
IDLE 1978 [(0,0)] HALF_D_PLUS_2 [1974] [] [] [] [] [1976,1977,1978,1979] CONDITIONAL_S
DISCARD 1979 [(0,1)] 0 [1974] [] [] [] [] [1976,1977,1978,1979] CONDITIONAL_S
IDLE 1980 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 1981 [(1,0)] D [] [] [] [] [] [] none
MERGE 1982 [(1,0),(0,0)] D [] [1984,1985,1986,1987] [] [] [((0,0),(1,0))] [] none
DISCARD 1983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [1982] [] [] [] [((0,0),(1,0))] [1984,1985,1986,1987] CONDITIONAL_S
Y_MEAS 1985 [(1,0)] HALF_D_PLUS_2 [1982] [] [] [] [] [1984,1985,1986,1987] CONDITIONAL_S
IDLE 1986 [(0,0)] HALF_D_PLUS_2 [1982] [] [] [] [] [1984,1985,1986,1987] CONDITIONAL_S
DISCARD 1987 [(1,0)] 0 [1982] [] [] [] [] [1984,1985,1986,1987] CONDITIONAL_S
IDLE 1988 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 1989 [(0,1)] D [] [] [] [] [] [] none
MERGE 1990 [(0,1),(0,0)] D [] [1992,1993,1994,1995] [] [] [((0,0),(0,1))] [] none
DISCARD 1991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [1990] [] [] [] [((0,0),(0,1))] [1992,1993,1994,1995] CONDITIONAL_S
Y_MEAS 1993 [(0,1)] HALF_D_PLUS_2 [1990] [] [] [] [] [1992,1993,1994,1995] CONDITIONAL_S
IDLE 1994 [(0,0)] HALF_D_PLUS_2 [1990] [] [] [] [] [1992,1993,1994,1995] CONDITIONAL_S
DISCARD 1995 [(0,1)] 0 [1990] [] [] [] [] [1992,1993,1994,1995] CONDITIONAL_S
IDLE 1996 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1997 [(1,0)] D [] [] [] [] [] [] none
MERGE 1998 [(1,0),(0,0)] D [] [2000,2001,2002,2003] [] [] [((0,0),(1,0))] [] none
DISCARD 1999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [1998] [] [] [] [((0,0),(1,0))] [2000,2001,2002,2003] CONDITIONAL_S
Y_MEAS 2001 [(1,0)] HALF_D_PLUS_2 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
IDLE 2002 [(0,0)] HALF_D_PLUS_2 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
DISCARD 2003 [(1,0)] 0 [1998] [] [] [] [] [2000,2001,2002,2003] CONDITIONAL_S
IDLE 2004 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 2005 [(0,1)] D [] [] [] [] [] [] none
MERGE 2006 [(0,1),(0,0)] D [] [2008,2009,2010,2011] [] [] [((0,0),(0,1))] [] none
DISCARD 2007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [2006] [] [] [] [((0,0),(0,1))] [2008,2009,2010,2011] CONDITIONAL_S
Y_MEAS 2009 [(0,1)] HALF_D_PLUS_2 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
IDLE 2010 [(0,0)] HALF_D_PLUS_2 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
DISCARD 2011 [(0,1)] 0 [2006] [] [] [] [] [2008,2009,2010,2011] CONDITIONAL_S
IDLE 2012 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2013 [(1,0)] D [] [] [] [] [] [] none
MERGE 2014 [(1,0),(0,0)] D [] [2016,2017,2018,2019] [] [] [((0,0),(1,0))] [] none
DISCARD 2015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [2014] [] [] [] [((0,0),(1,0))] [2016,2017,2018,2019] CONDITIONAL_S
Y_MEAS 2017 [(1,0)] HALF_D_PLUS_2 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
IDLE 2018 [(0,0)] HALF_D_PLUS_2 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
DISCARD 2019 [(1,0)] 0 [2014] [] [] [] [] [2016,2017,2018,2019] CONDITIONAL_S
IDLE 2020 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2021 [(0,1)] D [] [] [] [] [] [] none
MERGE 2022 [(0,1),(0,0)] D [] [2024,2025,2026,2027] [] [] [((0,0),(0,1))] [] none
DISCARD 2023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [2022] [] [] [] [((0,0),(0,1))] [2024,2025,2026,2027] CONDITIONAL_S
Y_MEAS 2025 [(0,1)] HALF_D_PLUS_2 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
IDLE 2026 [(0,0)] HALF_D_PLUS_2 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
DISCARD 2027 [(0,1)] 0 [2022] [] [] [] [] [2024,2025,2026,2027] CONDITIONAL_S
IDLE 2028 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 2029 [(1,0)] D [] [] [] [] [] [] none
MERGE 2030 [(1,0),(0,0)] D [] [2032,2033,2034,2035] [] [] [((0,0),(1,0))] [] none
DISCARD 2031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [2030] [] [] [] [((0,0),(1,0))] [2032,2033,2034,2035] CONDITIONAL_S
Y_MEAS 2033 [(1,0)] HALF_D_PLUS_2 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
IDLE 2034 [(0,0)] HALF_D_PLUS_2 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
DISCARD 2035 [(1,0)] 0 [2030] [] [] [] [] [2032,2033,2034,2035] CONDITIONAL_S
IDLE 2036 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2037 [(0,1)] D [] [] [] [] [] [] none
MERGE 2038 [(0,1),(0,0)] D [] [2040,2041,2042,2043] [] [] [((0,0),(0,1))] [] none
DISCARD 2039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [2038] [] [] [] [((0,0),(0,1))] [2040,2041,2042,2043] CONDITIONAL_S
Y_MEAS 2041 [(0,1)] HALF_D_PLUS_2 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
IDLE 2042 [(0,0)] HALF_D_PLUS_2 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
DISCARD 2043 [(0,1)] 0 [2038] [] [] [] [] [2040,2041,2042,2043] CONDITIONAL_S
IDLE 2044 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2045 [(1,0)] D [] [] [] [] [] [] none
MERGE 2046 [(1,0),(0,0)] D [] [2048,2049,2050,2051] [] [] [((0,0),(1,0))] [] none
DISCARD 2047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [2046] [] [] [] [((0,0),(1,0))] [2048,2049,2050,2051] CONDITIONAL_S
Y_MEAS 2049 [(1,0)] HALF_D_PLUS_2 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
IDLE 2050 [(0,0)] HALF_D_PLUS_2 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
DISCARD 2051 [(1,0)] 0 [2046] [] [] [] [] [2048,2049,2050,2051] CONDITIONAL_S
IDLE 2052 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 2053 [(0,1)] D [] [] [] [] [] [] none
MERGE 2054 [(0,1),(0,0)] D [] [2056,2057,2058,2059] [] [] [((0,0),(0,1))] [] none
DISCARD 2055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [2054] [] [] [] [((0,0),(0,1))] [2056,2057,2058,2059] CONDITIONAL_S
Y_MEAS 2057 [(0,1)] HALF_D_PLUS_2 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
IDLE 2058 [(0,0)] HALF_D_PLUS_2 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
DISCARD 2059 [(0,1)] 0 [2054] [] [] [] [] [2056,2057,2058,2059] CONDITIONAL_S
IDLE 2060 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2061 [(1,0)] D [] [] [] [] [] [] none
MERGE 2062 [(1,0),(0,0)] D [] [2064,2065,2066,2067] [] [] [((0,0),(1,0))] [] none
DISCARD 2063 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [2062] [] [] [] [((0,0),(1,0))] [2064,2065,2066,2067] CONDITIONAL_S
Y_MEAS 2065 [(1,0)] HALF_D_PLUS_2 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
IDLE 2066 [(0,0)] HALF_D_PLUS_2 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
DISCARD 2067 [(1,0)] 0 [2062] [] [] [] [] [2064,2065,2066,2067] CONDITIONAL_S
IDLE 2068 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2069 [(0,1)] D [] [] [] [] [] [] none
MERGE 2070 [(0,1),(0,0)] D [] [2072,2073,2074,2075] [] [] [((0,0),(0,1))] [] none
DISCARD 2071 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [2070] [] [] [] [((0,0),(0,1))] [2072,2073,2074,2075] CONDITIONAL_S
Y_MEAS 2073 [(0,1)] HALF_D_PLUS_2 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
IDLE 2074 [(0,0)] HALF_D_PLUS_2 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
DISCARD 2075 [(0,1)] 0 [2070] [] [] [] [] [2072,2073,2074,2075] CONDITIONAL_S
IDLE 2076 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2077 [(1,0)] D [] [] [] [] [] [] none
MERGE 2078 [(1,0),(0,0)] D [] [2080,2081,2082,2083] [] [] [((0,0),(1,0))] [] none
DISCARD 2079 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [2078] [] [] [] [((0,0),(1,0))] [2080,2081,2082,2083] CONDITIONAL_S
Y_MEAS 2081 [(1,0)] HALF_D_PLUS_2 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
IDLE 2082 [(0,0)] HALF_D_PLUS_2 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
DISCARD 2083 [(1,0)] 0 [2078] [] [] [] [] [2080,2081,2082,2083] CONDITIONAL_S
IDLE 2084 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 2085 [(0,1)] D [] [] [] [] [] [] none
MERGE 2086 [(0,1),(0,0)] D [] [2088,2089,2090,2091] [] [] [((0,0),(0,1))] [] none
DISCARD 2087 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [2086] [] [] [] [((0,0),(0,1))] [2088,2089,2090,2091] CONDITIONAL_S
Y_MEAS 2089 [(0,1)] HALF_D_PLUS_2 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
IDLE 2090 [(0,0)] HALF_D_PLUS_2 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
DISCARD 2091 [(0,1)] 0 [2086] [] [] [] [] [2088,2089,2090,2091] CONDITIONAL_S
IDLE 2092 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2093 [(1,0)] D [] [] [] [] [] [] none
MERGE 2094 [(1,0),(0,0)] D [] [2096,2097,2098,2099] [] [] [((0,0),(1,0))] [] none
DISCARD 2095 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [2094] [] [] [] [((0,0),(1,0))] [2096,2097,2098,2099] CONDITIONAL_S
Y_MEAS 2097 [(1,0)] HALF_D_PLUS_2 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
IDLE 2098 [(0,0)] HALF_D_PLUS_2 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
DISCARD 2099 [(1,0)] 0 [2094] [] [] [] [] [2096,2097,2098,2099] CONDITIONAL_S
IDLE 2100 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2101 [(0,1)] D [] [] [] [] [] [] none
MERGE 2102 [(0,1),(0,0)] D [] [2104,2105,2106,2107] [] [] [((0,0),(0,1))] [] none
DISCARD 2103 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [2102] [] [] [] [((0,0),(0,1))] [2104,2105,2106,2107] CONDITIONAL_S
Y_MEAS 2105 [(0,1)] HALF_D_PLUS_2 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
IDLE 2106 [(0,0)] HALF_D_PLUS_2 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
DISCARD 2107 [(0,1)] 0 [2102] [] [] [] [] [2104,2105,2106,2107] CONDITIONAL_S
IDLE 2108 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 2109 [(1,0)] D [] [] [] [] [] [] none
MERGE 2110 [(1,0),(0,0)] D [] [2112,2113,2114,2115] [] [] [((0,0),(1,0))] [] none
DISCARD 2111 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [2110] [] [] [] [((0,0),(1,0))] [2112,2113,2114,2115] CONDITIONAL_S
Y_MEAS 2113 [(1,0)] HALF_D_PLUS_2 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
IDLE 2114 [(0,0)] HALF_D_PLUS_2 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
DISCARD 2115 [(1,0)] 0 [2110] [] [] [] [] [2112,2113,2114,2115] CONDITIONAL_S
IDLE 2116 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 2117 [(0,1)] D [] [] [] [] [] [] none
MERGE 2118 [(0,1),(0,0)] D [] [2120,2121,2122,2123] [] [] [((0,0),(0,1))] [] none
DISCARD 2119 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [2118] [] [] [] [((0,0),(0,1))] [2120,2121,2122,2123] CONDITIONAL_S
Y_MEAS 2121 [(0,1)] HALF_D_PLUS_2 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
IDLE 2122 [(0,0)] HALF_D_PLUS_2 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
DISCARD 2123 [(0,1)] 0 [2118] [] [] [] [] [2120,2121,2122,2123] CONDITIONAL_S
IDLE 2124 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 2125 [(1,0)] D [] [] [] [] [] [] none
MERGE 2126 [(1,0),(0,0)] D [] [2128,2129,2130,2131] [] [] [((0,0),(1,0))] [] none
DISCARD 2127 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [2126] [] [] [] [((0,0),(1,0))] [2128,2129,2130,2131] CONDITIONAL_S
Y_MEAS 2129 [(1,0)] HALF_D_PLUS_2 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
IDLE 2130 [(0,0)] HALF_D_PLUS_2 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
DISCARD 2131 [(1,0)] 0 [2126] [] [] [] [] [2128,2129,2130,2131] CONDITIONAL_S
IDLE 2132 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 2133 [(0,1)] D [] [] [] [] [] [] none
MERGE 2134 [(0,1),(0,0)] D [] [2136,2137,2138,2139] [] [] [((0,0),(0,1))] [] none
DISCARD 2135 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [2134] [] [] [] [((0,0),(0,1))] [2136,2137,2138,2139] CONDITIONAL_S
Y_MEAS 2137 [(0,1)] HALF_D_PLUS_2 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
IDLE 2138 [(0,0)] HALF_D_PLUS_2 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
DISCARD 2139 [(0,1)] 0 [2134] [] [] [] [] [2136,2137,2138,2139] CONDITIONAL_S
IDLE 2140 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2141 [(1,0)] D [] [] [] [] [] [] none
MERGE 2142 [(1,0),(0,0)] D [] [2144,2145,2146,2147] [] [] [((0,0),(1,0))] [] none
DISCARD 2143 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [2142] [] [] [] [((0,0),(1,0))] [2144,2145,2146,2147] CONDITIONAL_S
Y_MEAS 2145 [(1,0)] HALF_D_PLUS_2 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
IDLE 2146 [(0,0)] HALF_D_PLUS_2 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
DISCARD 2147 [(1,0)] 0 [2142] [] [] [] [] [2144,2145,2146,2147] CONDITIONAL_S
IDLE 2148 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2149 [(0,1)] D [] [] [] [] [] [] none
MERGE 2150 [(0,1),(0,0)] D [] [2152,2153,2154,2155] [] [] [((0,0),(0,1))] [] none
DISCARD 2151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [2150] [] [] [] [((0,0),(0,1))] [2152,2153,2154,2155] CONDITIONAL_S
Y_MEAS 2153 [(0,1)] HALF_D_PLUS_2 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
IDLE 2154 [(0,0)] HALF_D_PLUS_2 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
DISCARD 2155 [(0,1)] 0 [2150] [] [] [] [] [2152,2153,2154,2155] CONDITIONAL_S
IDLE 2156 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 2157 [(1,0)] D [] [] [] [] [] [] none
MERGE 2158 [(1,0),(0,0)] D [] [2160,2161,2162,2163] [] [] [((0,0),(1,0))] [] none
DISCARD 2159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [2158] [] [] [] [((0,0),(1,0))] [2160,2161,2162,2163] CONDITIONAL_S
Y_MEAS 2161 [(1,0)] HALF_D_PLUS_2 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
IDLE 2162 [(0,0)] HALF_D_PLUS_2 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
DISCARD 2163 [(1,0)] 0 [2158] [] [] [] [] [2160,2161,2162,2163] CONDITIONAL_S
IDLE 2164 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 2165 [(0,1)] D [] [] [] [] [] [] none
MERGE 2166 [(0,1),(0,0)] D [] [2168,2169,2170,2171] [] [] [((0,0),(0,1))] [] none
DISCARD 2167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [2166] [] [] [] [((0,0),(0,1))] [2168,2169,2170,2171] CONDITIONAL_S
Y_MEAS 2169 [(0,1)] HALF_D_PLUS_2 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
IDLE 2170 [(0,0)] HALF_D_PLUS_2 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
DISCARD 2171 [(0,1)] 0 [2166] [] [] [] [] [2168,2169,2170,2171] CONDITIONAL_S
IDLE 2172 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2173 [(1,0)] D [] [] [] [] [] [] none
MERGE 2174 [(1,0),(0,0)] D [] [2176,2177,2178,2179] [] [] [((0,0),(1,0))] [] none
DISCARD 2175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [2174] [] [] [] [((0,0),(1,0))] [2176,2177,2178,2179] CONDITIONAL_S
Y_MEAS 2177 [(1,0)] HALF_D_PLUS_2 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
IDLE 2178 [(0,0)] HALF_D_PLUS_2 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
DISCARD 2179 [(1,0)] 0 [2174] [] [] [] [] [2176,2177,2178,2179] CONDITIONAL_S
IDLE 2180 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 2181 [(0,1)] D [] [] [] [] [] [] none
MERGE 2182 [(0,1),(0,0)] D [] [2184,2185,2186,2187] [] [] [((0,0),(0,1))] [] none
DISCARD 2183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [2182] [] [] [] [((0,0),(0,1))] [2184,2185,2186,2187] CONDITIONAL_S
Y_MEAS 2185 [(0,1)] HALF_D_PLUS_2 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
IDLE 2186 [(0,0)] HALF_D_PLUS_2 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
DISCARD 2187 [(0,1)] 0 [2182] [] [] [] [] [2184,2185,2186,2187] CONDITIONAL_S
IDLE 2188 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2189 [(1,0)] D [] [] [] [] [] [] none
MERGE 2190 [(1,0),(0,0)] D [] [2192,2193,2194,2195] [] [] [((0,0),(1,0))] [] none
DISCARD 2191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [2190] [] [] [] [((0,0),(1,0))] [2192,2193,2194,2195] CONDITIONAL_S
Y_MEAS 2193 [(1,0)] HALF_D_PLUS_2 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
IDLE 2194 [(0,0)] HALF_D_PLUS_2 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
DISCARD 2195 [(1,0)] 0 [2190] [] [] [] [] [2192,2193,2194,2195] CONDITIONAL_S
IDLE 2196 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2197 [(0,1)] D [] [] [] [] [] [] none
MERGE 2198 [(0,1),(0,0)] D [] [2200,2201,2202,2203] [] [] [((0,0),(0,1))] [] none
DISCARD 2199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [2198] [] [] [] [((0,0),(0,1))] [2200,2201,2202,2203] CONDITIONAL_S
Y_MEAS 2201 [(0,1)] HALF_D_PLUS_2 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
IDLE 2202 [(0,0)] HALF_D_PLUS_2 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
DISCARD 2203 [(0,1)] 0 [2198] [] [] [] [] [2200,2201,2202,2203] CONDITIONAL_S
IDLE 2204 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2205 [(1,0)] D [] [] [] [] [] [] none
MERGE 2206 [(1,0),(0,0)] D [] [2208,2209,2210,2211] [] [] [((0,0),(1,0))] [] none
DISCARD 2207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [2206] [] [] [] [((0,0),(1,0))] [2208,2209,2210,2211] CONDITIONAL_S
Y_MEAS 2209 [(1,0)] HALF_D_PLUS_2 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
IDLE 2210 [(0,0)] HALF_D_PLUS_2 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
DISCARD 2211 [(1,0)] 0 [2206] [] [] [] [] [2208,2209,2210,2211] CONDITIONAL_S
IDLE 2212 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2213 [(0,1)] D [] [] [] [] [] [] none
MERGE 2214 [(0,1),(0,0)] D [] [2216,2217,2218,2219] [] [] [((0,0),(0,1))] [] none
DISCARD 2215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [2214] [] [] [] [((0,0),(0,1))] [2216,2217,2218,2219] CONDITIONAL_S
Y_MEAS 2217 [(0,1)] HALF_D_PLUS_2 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
IDLE 2218 [(0,0)] HALF_D_PLUS_2 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
DISCARD 2219 [(0,1)] 0 [2214] [] [] [] [] [2216,2217,2218,2219] CONDITIONAL_S
IDLE 2220 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 2221 [(1,0)] D [] [] [] [] [] [] none
MERGE 2222 [(1,0),(0,0)] D [] [2224,2225,2226,2227] [] [] [((0,0),(1,0))] [] none
DISCARD 2223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [2222] [] [] [] [((0,0),(1,0))] [2224,2225,2226,2227] CONDITIONAL_S
Y_MEAS 2225 [(1,0)] HALF_D_PLUS_2 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
IDLE 2226 [(0,0)] HALF_D_PLUS_2 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
DISCARD 2227 [(1,0)] 0 [2222] [] [] [] [] [2224,2225,2226,2227] CONDITIONAL_S
IDLE 2228 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2229 [(0,1)] D [] [] [] [] [] [] none
MERGE 2230 [(0,1),(0,0)] D [] [2232,2233,2234,2235] [] [] [((0,0),(0,1))] [] none
DISCARD 2231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [2230] [] [] [] [((0,0),(0,1))] [2232,2233,2234,2235] CONDITIONAL_S
Y_MEAS 2233 [(0,1)] HALF_D_PLUS_2 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
IDLE 2234 [(0,0)] HALF_D_PLUS_2 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
DISCARD 2235 [(0,1)] 0 [2230] [] [] [] [] [2232,2233,2234,2235] CONDITIONAL_S
IDLE 2236 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2237 [(1,0)] D [] [] [] [] [] [] none
MERGE 2238 [(1,0),(0,0)] D [] [2240,2241,2242,2243] [] [] [((0,0),(1,0))] [] none
DISCARD 2239 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [2238] [] [] [] [((0,0),(1,0))] [2240,2241,2242,2243] CONDITIONAL_S
Y_MEAS 2241 [(1,0)] HALF_D_PLUS_2 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
IDLE 2242 [(0,0)] HALF_D_PLUS_2 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
DISCARD 2243 [(1,0)] 0 [2238] [] [] [] [] [2240,2241,2242,2243] CONDITIONAL_S
IDLE 2244 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2245 [(0,1)] D [] [] [] [] [] [] none
MERGE 2246 [(0,1),(0,0)] D [] [2248,2249,2250,2251] [] [] [((0,0),(0,1))] [] none
DISCARD 2247 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [2246] [] [] [] [((0,0),(0,1))] [2248,2249,2250,2251] CONDITIONAL_S
Y_MEAS 2249 [(0,1)] HALF_D_PLUS_2 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
IDLE 2250 [(0,0)] HALF_D_PLUS_2 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
DISCARD 2251 [(0,1)] 0 [2246] [] [] [] [] [2248,2249,2250,2251] CONDITIONAL_S
IDLE 2252 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2253 [(1,0)] D [] [] [] [] [] [] none
MERGE 2254 [(1,0),(0,0)] D [] [2256,2257,2258,2259] [] [] [((0,0),(1,0))] [] none
DISCARD 2255 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [2254] [] [] [] [((0,0),(1,0))] [2256,2257,2258,2259] CONDITIONAL_S
Y_MEAS 2257 [(1,0)] HALF_D_PLUS_2 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
IDLE 2258 [(0,0)] HALF_D_PLUS_2 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
DISCARD 2259 [(1,0)] 0 [2254] [] [] [] [] [2256,2257,2258,2259] CONDITIONAL_S
IDLE 2260 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 2261 [(0,1)] D [] [] [] [] [] [] none
MERGE 2262 [(0,1),(0,0)] D [] [2264,2265,2266,2267] [] [] [((0,0),(0,1))] [] none
DISCARD 2263 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2264 [(0,1),(0,0)] D [2262] [] [] [] [((0,0),(0,1))] [2264,2265,2266,2267] CONDITIONAL_S
Y_MEAS 2265 [(0,1)] HALF_D_PLUS_2 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
IDLE 2266 [(0,0)] HALF_D_PLUS_2 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
DISCARD 2267 [(0,1)] 0 [2262] [] [] [] [] [2264,2265,2266,2267] CONDITIONAL_S
IDLE 2268 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2269 [(1,0)] D [] [] [] [] [] [] none
MERGE 2270 [(1,0),(0,0)] D [] [2272,2273,2274,2275] [] [] [((0,0),(1,0))] [] none
DISCARD 2271 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2272 [(1,0),(0,0)] D [2270] [] [] [] [((0,0),(1,0))] [2272,2273,2274,2275] CONDITIONAL_S
Y_MEAS 2273 [(1,0)] HALF_D_PLUS_2 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
IDLE 2274 [(0,0)] HALF_D_PLUS_2 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
DISCARD 2275 [(1,0)] 0 [2270] [] [] [] [] [2272,2273,2274,2275] CONDITIONAL_S
IDLE 2276 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2277 [(0,1)] D [] [] [] [] [] [] none
MERGE 2278 [(0,1),(0,0)] D [] [2280,2281,2282,2283] [] [] [((0,0),(0,1))] [] none
DISCARD 2279 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2280 [(0,1),(0,0)] D [2278] [] [] [] [((0,0),(0,1))] [2280,2281,2282,2283] CONDITIONAL_S
Y_MEAS 2281 [(0,1)] HALF_D_PLUS_2 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
IDLE 2282 [(0,0)] HALF_D_PLUS_2 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
DISCARD 2283 [(0,1)] 0 [2278] [] [] [] [] [2280,2281,2282,2283] CONDITIONAL_S
IDLE 2284 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 2285 [(1,0)] D [] [] [] [] [] [] none
MERGE 2286 [(1,0),(0,0)] D [] [2288,2289,2290,2291] [] [] [((0,0),(1,0))] [] none
DISCARD 2287 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2288 [(1,0),(0,0)] D [2286] [] [] [] [((0,0),(1,0))] [2288,2289,2290,2291] CONDITIONAL_S
Y_MEAS 2289 [(1,0)] HALF_D_PLUS_2 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
IDLE 2290 [(0,0)] HALF_D_PLUS_2 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
DISCARD 2291 [(1,0)] 0 [2286] [] [] [] [] [2288,2289,2290,2291] CONDITIONAL_S
IDLE 2292 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 2293 [(0,1)] D [] [] [] [] [] [] none
MERGE 2294 [(0,1),(0,0)] D [] [2296,2297,2298,2299] [] [] [((0,0),(0,1))] [] none
DISCARD 2295 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2296 [(0,1),(0,0)] D [2294] [] [] [] [((0,0),(0,1))] [2296,2297,2298,2299] CONDITIONAL_S
Y_MEAS 2297 [(0,1)] HALF_D_PLUS_2 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
IDLE 2298 [(0,0)] HALF_D_PLUS_2 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
DISCARD 2299 [(0,1)] 0 [2294] [] [] [] [] [2296,2297,2298,2299] CONDITIONAL_S
IDLE 2300 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2301 [(1,0)] D [] [] [] [] [] [] none
MERGE 2302 [(1,0),(0,0)] D [] [2304,2305,2306,2307] [] [] [((0,0),(1,0))] [] none
DISCARD 2303 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [2302] [] [] [] [((0,0),(1,0))] [2304,2305,2306,2307] CONDITIONAL_S
Y_MEAS 2305 [(1,0)] HALF_D_PLUS_2 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
IDLE 2306 [(0,0)] HALF_D_PLUS_2 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
DISCARD 2307 [(1,0)] 0 [2302] [] [] [] [] [2304,2305,2306,2307] CONDITIONAL_S
IDLE 2308 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 2309 [(0,1)] D [] [] [] [] [] [] none
MERGE 2310 [(0,1),(0,0)] D [] [2312,2313,2314,2315] [] [] [((0,0),(0,1))] [] none
DISCARD 2311 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [2310] [] [] [] [((0,0),(0,1))] [2312,2313,2314,2315] CONDITIONAL_S
Y_MEAS 2313 [(0,1)] HALF_D_PLUS_2 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
IDLE 2314 [(0,0)] HALF_D_PLUS_2 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
DISCARD 2315 [(0,1)] 0 [2310] [] [] [] [] [2312,2313,2314,2315] CONDITIONAL_S
IDLE 2316 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2317 [(1,0)] D [] [] [] [] [] [] none
MERGE 2318 [(1,0),(0,0)] D [] [2320,2321,2322,2323] [] [] [((0,0),(1,0))] [] none
DISCARD 2319 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [2318] [] [] [] [((0,0),(1,0))] [2320,2321,2322,2323] CONDITIONAL_S
Y_MEAS 2321 [(1,0)] HALF_D_PLUS_2 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
IDLE 2322 [(0,0)] HALF_D_PLUS_2 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
DISCARD 2323 [(1,0)] 0 [2318] [] [] [] [] [2320,2321,2322,2323] CONDITIONAL_S
IDLE 2324 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 2325 [(0,1)] D [] [] [] [] [] [] none
MERGE 2326 [(0,1),(0,0)] D [] [2328,2329,2330,2331] [] [] [((0,0),(0,1))] [] none
DISCARD 2327 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [2326] [] [] [] [((0,0),(0,1))] [2328,2329,2330,2331] CONDITIONAL_S
Y_MEAS 2329 [(0,1)] HALF_D_PLUS_2 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
IDLE 2330 [(0,0)] HALF_D_PLUS_2 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
DISCARD 2331 [(0,1)] 0 [2326] [] [] [] [] [2328,2329,2330,2331] CONDITIONAL_S
IDLE 2332 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2333 [(1,0)] D [] [] [] [] [] [] none
MERGE 2334 [(1,0),(0,0)] D [] [2336,2337,2338,2339] [] [] [((0,0),(1,0))] [] none
DISCARD 2335 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [2334] [] [] [] [((0,0),(1,0))] [2336,2337,2338,2339] CONDITIONAL_S
Y_MEAS 2337 [(1,0)] HALF_D_PLUS_2 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
IDLE 2338 [(0,0)] HALF_D_PLUS_2 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
DISCARD 2339 [(1,0)] 0 [2334] [] [] [] [] [2336,2337,2338,2339] CONDITIONAL_S
IDLE 2340 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2341 [(0,1)] D [] [] [] [] [] [] none
MERGE 2342 [(0,1),(0,0)] D [] [2344,2345,2346,2347] [] [] [((0,0),(0,1))] [] none
DISCARD 2343 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [2342] [] [] [] [((0,0),(0,1))] [2344,2345,2346,2347] CONDITIONAL_S
Y_MEAS 2345 [(0,1)] HALF_D_PLUS_2 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
IDLE 2346 [(0,0)] HALF_D_PLUS_2 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
DISCARD 2347 [(0,1)] 0 [2342] [] [] [] [] [2344,2345,2346,2347] CONDITIONAL_S
IDLE 2348 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2349 [(1,0)] D [] [] [] [] [] [] none
MERGE 2350 [(1,0),(0,0)] D [] [2352,2353,2354,2355] [] [] [((0,0),(1,0))] [] none
DISCARD 2351 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [2350] [] [] [] [((0,0),(1,0))] [2352,2353,2354,2355] CONDITIONAL_S
Y_MEAS 2353 [(1,0)] HALF_D_PLUS_2 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
IDLE 2354 [(0,0)] HALF_D_PLUS_2 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
DISCARD 2355 [(1,0)] 0 [2350] [] [] [] [] [2352,2353,2354,2355] CONDITIONAL_S
IDLE 2356 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 2357 [(0,1)] D [] [] [] [] [] [] none
MERGE 2358 [(0,1),(0,0)] D [] [2360,2361,2362,2363] [] [] [((0,0),(0,1))] [] none
DISCARD 2359 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [2358] [] [] [] [((0,0),(0,1))] [2360,2361,2362,2363] CONDITIONAL_S
Y_MEAS 2361 [(0,1)] HALF_D_PLUS_2 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
IDLE 2362 [(0,0)] HALF_D_PLUS_2 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
DISCARD 2363 [(0,1)] 0 [2358] [] [] [] [] [2360,2361,2362,2363] CONDITIONAL_S
IDLE 2364 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2365 [(1,0)] D [] [] [] [] [] [] none
MERGE 2366 [(1,0),(0,0)] D [] [2368,2369,2370,2371] [] [] [((0,0),(1,0))] [] none
DISCARD 2367 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [2366] [] [] [] [((0,0),(1,0))] [2368,2369,2370,2371] CONDITIONAL_S
Y_MEAS 2369 [(1,0)] HALF_D_PLUS_2 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
IDLE 2370 [(0,0)] HALF_D_PLUS_2 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
DISCARD 2371 [(1,0)] 0 [2366] [] [] [] [] [2368,2369,2370,2371] CONDITIONAL_S
IDLE 2372 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2373 [(0,1)] D [] [] [] [] [] [] none
MERGE 2374 [(0,1),(0,0)] D [] [2376,2377,2378,2379] [] [] [((0,0),(0,1))] [] none
DISCARD 2375 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [2374] [] [] [] [((0,0),(0,1))] [2376,2377,2378,2379] CONDITIONAL_S
Y_MEAS 2377 [(0,1)] HALF_D_PLUS_2 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
IDLE 2378 [(0,0)] HALF_D_PLUS_2 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
DISCARD 2379 [(0,1)] 0 [2374] [] [] [] [] [2376,2377,2378,2379] CONDITIONAL_S
IDLE 2380 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2381 [(1,0)] D [] [] [] [] [] [] none
MERGE 2382 [(1,0),(0,0)] D [] [2384,2385,2386,2387] [] [] [((0,0),(1,0))] [] none
DISCARD 2383 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [2382] [] [] [] [((0,0),(1,0))] [2384,2385,2386,2387] CONDITIONAL_S
Y_MEAS 2385 [(1,0)] HALF_D_PLUS_2 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
IDLE 2386 [(0,0)] HALF_D_PLUS_2 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
DISCARD 2387 [(1,0)] 0 [2382] [] [] [] [] [2384,2385,2386,2387] CONDITIONAL_S
IDLE 2388 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2389 [(0,1)] D [] [] [] [] [] [] none
MERGE 2390 [(0,1),(0,0)] D [] [2392,2393,2394,2395] [] [] [((0,0),(0,1))] [] none
DISCARD 2391 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [2390] [] [] [] [((0,0),(0,1))] [2392,2393,2394,2395] CONDITIONAL_S
Y_MEAS 2393 [(0,1)] HALF_D_PLUS_2 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
IDLE 2394 [(0,0)] HALF_D_PLUS_2 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
DISCARD 2395 [(0,1)] 0 [2390] [] [] [] [] [2392,2393,2394,2395] CONDITIONAL_S
IDLE 2396 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2397 [(1,0)] D [] [] [] [] [] [] none
MERGE 2398 [(1,0),(0,0)] D [] [2400,2401,2402,2403] [] [] [((0,0),(1,0))] [] none
DISCARD 2399 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2400 [(1,0),(0,0)] D [2398] [] [] [] [((0,0),(1,0))] [2400,2401,2402,2403] CONDITIONAL_S
Y_MEAS 2401 [(1,0)] HALF_D_PLUS_2 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
IDLE 2402 [(0,0)] HALF_D_PLUS_2 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
DISCARD 2403 [(1,0)] 0 [2398] [] [] [] [] [2400,2401,2402,2403] CONDITIONAL_S
IDLE 2404 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 2405 [(0,1)] D [] [] [] [] [] [] none
MERGE 2406 [(0,1),(0,0)] D [] [2408,2409,2410,2411] [] [] [((0,0),(0,1))] [] none
DISCARD 2407 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2408 [(0,1),(0,0)] D [2406] [] [] [] [((0,0),(0,1))] [2408,2409,2410,2411] CONDITIONAL_S
Y_MEAS 2409 [(0,1)] HALF_D_PLUS_2 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
IDLE 2410 [(0,0)] HALF_D_PLUS_2 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
DISCARD 2411 [(0,1)] 0 [2406] [] [] [] [] [2408,2409,2410,2411] CONDITIONAL_S
IDLE 2412 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2413 [(1,0)] D [] [] [] [] [] [] none
MERGE 2414 [(1,0),(0,0)] D [] [2416,2417,2418,2419] [] [] [((0,0),(1,0))] [] none
DISCARD 2415 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2416 [(1,0),(0,0)] D [2414] [] [] [] [((0,0),(1,0))] [2416,2417,2418,2419] CONDITIONAL_S
Y_MEAS 2417 [(1,0)] HALF_D_PLUS_2 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
IDLE 2418 [(0,0)] HALF_D_PLUS_2 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
DISCARD 2419 [(1,0)] 0 [2414] [] [] [] [] [2416,2417,2418,2419] CONDITIONAL_S
IDLE 2420 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 2421 [(0,1)] D [] [] [] [] [] [] none
MERGE 2422 [(0,1),(0,0)] D [] [2424,2425,2426,2427] [] [] [((0,0),(0,1))] [] none
DISCARD 2423 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2424 [(0,1),(0,0)] D [2422] [] [] [] [((0,0),(0,1))] [2424,2425,2426,2427] CONDITIONAL_S
Y_MEAS 2425 [(0,1)] HALF_D_PLUS_2 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
IDLE 2426 [(0,0)] HALF_D_PLUS_2 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
DISCARD 2427 [(0,1)] 0 [2422] [] [] [] [] [2424,2425,2426,2427] CONDITIONAL_S
IDLE 2428 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2429 [(1,0)] D [] [] [] [] [] [] none
MERGE 2430 [(1,0),(0,0)] D [] [2432,2433,2434,2435] [] [] [((0,0),(1,0))] [] none
DISCARD 2431 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2432 [(1,0),(0,0)] D [2430] [] [] [] [((0,0),(1,0))] [2432,2433,2434,2435] CONDITIONAL_S
Y_MEAS 2433 [(1,0)] HALF_D_PLUS_2 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
IDLE 2434 [(0,0)] HALF_D_PLUS_2 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
DISCARD 2435 [(1,0)] 0 [2430] [] [] [] [] [2432,2433,2434,2435] CONDITIONAL_S
IDLE 2436 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2437 [(0,1)] D [] [] [] [] [] [] none
MERGE 2438 [(0,1),(0,0)] D [] [2440,2441,2442,2443] [] [] [((0,0),(0,1))] [] none
DISCARD 2439 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2440 [(0,1),(0,0)] D [2438] [] [] [] [((0,0),(0,1))] [2440,2441,2442,2443] CONDITIONAL_S
Y_MEAS 2441 [(0,1)] HALF_D_PLUS_2 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
IDLE 2442 [(0,0)] HALF_D_PLUS_2 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
DISCARD 2443 [(0,1)] 0 [2438] [] [] [] [] [2440,2441,2442,2443] CONDITIONAL_S
IDLE 2444 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2445 [(1,0)] D [] [] [] [] [] [] none
MERGE 2446 [(1,0),(0,0)] D [] [2448,2449,2450,2451] [] [] [((0,0),(1,0))] [] none
DISCARD 2447 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2448 [(1,0),(0,0)] D [2446] [] [] [] [((0,0),(1,0))] [2448,2449,2450,2451] CONDITIONAL_S
Y_MEAS 2449 [(1,0)] HALF_D_PLUS_2 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
IDLE 2450 [(0,0)] HALF_D_PLUS_2 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
DISCARD 2451 [(1,0)] 0 [2446] [] [] [] [] [2448,2449,2450,2451] CONDITIONAL_S
IDLE 2452 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2453 [(0,1)] D [] [] [] [] [] [] none
MERGE 2454 [(0,1),(0,0)] D [] [2456,2457,2458,2459] [] [] [((0,0),(0,1))] [] none
DISCARD 2455 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2456 [(0,1),(0,0)] D [2454] [] [] [] [((0,0),(0,1))] [2456,2457,2458,2459] CONDITIONAL_S
Y_MEAS 2457 [(0,1)] HALF_D_PLUS_2 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
IDLE 2458 [(0,0)] HALF_D_PLUS_2 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
DISCARD 2459 [(0,1)] 0 [2454] [] [] [] [] [2456,2457,2458,2459] CONDITIONAL_S
IDLE 2460 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2461 [(1,0)] D [] [] [] [] [] [] none
MERGE 2462 [(1,0),(0,0)] D [] [2464,2465,2466,2467] [] [] [((0,0),(1,0))] [] none
DISCARD 2463 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2464 [(1,0),(0,0)] D [2462] [] [] [] [((0,0),(1,0))] [2464,2465,2466,2467] CONDITIONAL_S
Y_MEAS 2465 [(1,0)] HALF_D_PLUS_2 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
IDLE 2466 [(0,0)] HALF_D_PLUS_2 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
DISCARD 2467 [(1,0)] 0 [2462] [] [] [] [] [2464,2465,2466,2467] CONDITIONAL_S
IDLE 2468 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2469 [(0,1)] D [] [] [] [] [] [] none
MERGE 2470 [(0,1),(0,0)] D [] [2472,2473,2474,2475] [] [] [((0,0),(0,1))] [] none
DISCARD 2471 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2472 [(0,1),(0,0)] D [2470] [] [] [] [((0,0),(0,1))] [2472,2473,2474,2475] CONDITIONAL_S
Y_MEAS 2473 [(0,1)] HALF_D_PLUS_2 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
IDLE 2474 [(0,0)] HALF_D_PLUS_2 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
DISCARD 2475 [(0,1)] 0 [2470] [] [] [] [] [2472,2473,2474,2475] CONDITIONAL_S
IDLE 2476 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 2477 [(1,0)] D [] [] [] [] [] [] none
MERGE 2478 [(1,0),(0,0)] D [] [2480,2481,2482,2483] [] [] [((0,0),(1,0))] [] none
DISCARD 2479 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2480 [(1,0),(0,0)] D [2478] [] [] [] [((0,0),(1,0))] [2480,2481,2482,2483] CONDITIONAL_S
Y_MEAS 2481 [(1,0)] HALF_D_PLUS_2 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
IDLE 2482 [(0,0)] HALF_D_PLUS_2 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
DISCARD 2483 [(1,0)] 0 [2478] [] [] [] [] [2480,2481,2482,2483] CONDITIONAL_S
IDLE 2484 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 2485 [(0,1)] D [] [] [] [] [] [] none
MERGE 2486 [(0,1),(0,0)] D [] [2488,2489,2490,2491] [] [] [((0,0),(0,1))] [] none
DISCARD 2487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2488 [(0,1),(0,0)] D [2486] [] [] [] [((0,0),(0,1))] [2488,2489,2490,2491] CONDITIONAL_S
Y_MEAS 2489 [(0,1)] HALF_D_PLUS_2 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
IDLE 2490 [(0,0)] HALF_D_PLUS_2 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
DISCARD 2491 [(0,1)] 0 [2486] [] [] [] [] [2488,2489,2490,2491] CONDITIONAL_S
IDLE 2492 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2493 [(1,0)] D [] [] [] [] [] [] none
MERGE 2494 [(1,0),(0,0)] D [] [2496,2497,2498,2499] [] [] [((0,0),(1,0))] [] none
DISCARD 2495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2496 [(1,0),(0,0)] D [2494] [] [] [] [((0,0),(1,0))] [2496,2497,2498,2499] CONDITIONAL_S
Y_MEAS 2497 [(1,0)] HALF_D_PLUS_2 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
IDLE 2498 [(0,0)] HALF_D_PLUS_2 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
DISCARD 2499 [(1,0)] 0 [2494] [] [] [] [] [2496,2497,2498,2499] CONDITIONAL_S
IDLE 2500 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2501 [(0,1)] D [] [] [] [] [] [] none
MERGE 2502 [(0,1),(0,0)] D [] [2504,2505,2506,2507] [] [] [((0,0),(0,1))] [] none
DISCARD 2503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2504 [(0,1),(0,0)] D [2502] [] [] [] [((0,0),(0,1))] [2504,2505,2506,2507] CONDITIONAL_S
Y_MEAS 2505 [(0,1)] HALF_D_PLUS_2 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
IDLE 2506 [(0,0)] HALF_D_PLUS_2 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
DISCARD 2507 [(0,1)] 0 [2502] [] [] [] [] [2504,2505,2506,2507] CONDITIONAL_S
IDLE 2508 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2509 [(1,0)] D [] [] [] [] [] [] none
MERGE 2510 [(1,0),(0,0)] D [] [2512,2513,2514,2515] [] [] [((0,0),(1,0))] [] none
DISCARD 2511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [2510] [] [] [] [((0,0),(1,0))] [2512,2513,2514,2515] CONDITIONAL_S
Y_MEAS 2513 [(1,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2514 [(0,0)] HALF_D_PLUS_2 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
DISCARD 2515 [(1,0)] 0 [2510] [] [] [] [] [2512,2513,2514,2515] CONDITIONAL_S
IDLE 2516 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2517 [(0,1)] D [] [] [] [] [] [] none
MERGE 2518 [(0,1),(0,0)] D [] [2520,2521,2522,2523] [] [] [((0,0),(0,1))] [] none
DISCARD 2519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [2518] [] [] [] [((0,0),(0,1))] [2520,2521,2522,2523] CONDITIONAL_S
Y_MEAS 2521 [(0,1)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2522 [(0,0)] HALF_D_PLUS_2 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
DISCARD 2523 [(0,1)] 0 [2518] [] [] [] [] [2520,2521,2522,2523] CONDITIONAL_S
IDLE 2524 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2525 [(1,0)] D [] [] [] [] [] [] none
MERGE 2526 [(1,0),(0,0)] D [] [2528,2529,2530,2531] [] [] [((0,0),(1,0))] [] none
DISCARD 2527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [2526] [] [] [] [((0,0),(1,0))] [2528,2529,2530,2531] CONDITIONAL_S
Y_MEAS 2529 [(1,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2530 [(0,0)] HALF_D_PLUS_2 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
DISCARD 2531 [(1,0)] 0 [2526] [] [] [] [] [2528,2529,2530,2531] CONDITIONAL_S
IDLE 2532 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 2533 [(0,1)] D [] [] [] [] [] [] none
MERGE 2534 [(0,1),(0,0)] D [] [2536,2537,2538,2539] [] [] [((0,0),(0,1))] [] none
DISCARD 2535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [2534] [] [] [] [((0,0),(0,1))] [2536,2537,2538,2539] CONDITIONAL_S
Y_MEAS 2537 [(0,1)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2538 [(0,0)] HALF_D_PLUS_2 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
DISCARD 2539 [(0,1)] 0 [2534] [] [] [] [] [2536,2537,2538,2539] CONDITIONAL_S
IDLE 2540 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2541 [(1,0)] D [] [] [] [] [] [] none
MERGE 2542 [(1,0),(0,0)] D [] [2544,2545,2546,2547] [] [] [((0,0),(1,0))] [] none
DISCARD 2543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [2542] [] [] [] [((0,0),(1,0))] [2544,2545,2546,2547] CONDITIONAL_S
Y_MEAS 2545 [(1,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2546 [(0,0)] HALF_D_PLUS_2 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
DISCARD 2547 [(1,0)] 0 [2542] [] [] [] [] [2544,2545,2546,2547] CONDITIONAL_S
IDLE 2548 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2549 [(0,1)] D [] [] [] [] [] [] none
MERGE 2550 [(0,1),(0,0)] D [] [2552,2553,2554,2555] [] [] [((0,0),(0,1))] [] none
DISCARD 2551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [2550] [] [] [] [((0,0),(0,1))] [2552,2553,2554,2555] CONDITIONAL_S
Y_MEAS 2553 [(0,1)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2554 [(0,0)] HALF_D_PLUS_2 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
DISCARD 2555 [(0,1)] 0 [2550] [] [] [] [] [2552,2553,2554,2555] CONDITIONAL_S
IDLE 2556 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 2557 [(1,0)] D [] [] [] [] [] [] none
MERGE 2558 [(1,0),(0,0)] D [] [2560,2561,2562,2563] [] [] [((0,0),(1,0))] [] none
DISCARD 2559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [2558] [] [] [] [((0,0),(1,0))] [2560,2561,2562,2563] CONDITIONAL_S
Y_MEAS 2561 [(1,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2562 [(0,0)] HALF_D_PLUS_2 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
DISCARD 2563 [(1,0)] 0 [2558] [] [] [] [] [2560,2561,2562,2563] CONDITIONAL_S
IDLE 2564 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 2565 [(0,1)] D [] [] [] [] [] [] none
MERGE 2566 [(0,1),(0,0)] D [] [2568,2569,2570,2571] [] [] [((0,0),(0,1))] [] none
DISCARD 2567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [2566] [] [] [] [((0,0),(0,1))] [2568,2569,2570,2571] CONDITIONAL_S
Y_MEAS 2569 [(0,1)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2570 [(0,0)] HALF_D_PLUS_2 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
DISCARD 2571 [(0,1)] 0 [2566] [] [] [] [] [2568,2569,2570,2571] CONDITIONAL_S
IDLE 2572 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2573 [(1,0)] D [] [] [] [] [] [] none
MERGE 2574 [(1,0),(0,0)] D [] [2576,2577,2578,2579] [] [] [((0,0),(1,0))] [] none
DISCARD 2575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [2574] [] [] [] [((0,0),(1,0))] [2576,2577,2578,2579] CONDITIONAL_S
Y_MEAS 2577 [(1,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2578 [(0,0)] HALF_D_PLUS_2 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
DISCARD 2579 [(1,0)] 0 [2574] [] [] [] [] [2576,2577,2578,2579] CONDITIONAL_S
IDLE 2580 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2581 [(0,1)] D [] [] [] [] [] [] none
MERGE 2582 [(0,1),(0,0)] D [] [2584,2585,2586,2587] [] [] [((0,0),(0,1))] [] none
DISCARD 2583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [2582] [] [] [] [((0,0),(0,1))] [2584,2585,2586,2587] CONDITIONAL_S
Y_MEAS 2585 [(0,1)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2586 [(0,0)] HALF_D_PLUS_2 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
DISCARD 2587 [(0,1)] 0 [2582] [] [] [] [] [2584,2585,2586,2587] CONDITIONAL_S
IDLE 2588 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 2589 [(1,0)] D [] [] [] [] [] [] none
MERGE 2590 [(1,0),(0,0)] D [] [2592,2593,2594,2595] [] [] [((0,0),(1,0))] [] none
DISCARD 2591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [2590] [] [] [] [((0,0),(1,0))] [2592,2593,2594,2595] CONDITIONAL_S
Y_MEAS 2593 [(1,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2594 [(0,0)] HALF_D_PLUS_2 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
DISCARD 2595 [(1,0)] 0 [2590] [] [] [] [] [2592,2593,2594,2595] CONDITIONAL_S
IDLE 2596 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2597 [(0,1)] D [] [] [] [] [] [] none
MERGE 2598 [(0,1),(0,0)] D [] [2600,2601,2602,2603] [] [] [((0,0),(0,1))] [] none
DISCARD 2599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [2598] [] [] [] [((0,0),(0,1))] [2600,2601,2602,2603] CONDITIONAL_S
Y_MEAS 2601 [(0,1)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2602 [(0,0)] HALF_D_PLUS_2 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
DISCARD 2603 [(0,1)] 0 [2598] [] [] [] [] [2600,2601,2602,2603] CONDITIONAL_S
IDLE 2604 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2605 [(1,0)] D [] [] [] [] [] [] none
MERGE 2606 [(1,0),(0,0)] D [] [2608,2609,2610,2611] [] [] [((0,0),(1,0))] [] none
DISCARD 2607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [2606] [] [] [] [((0,0),(1,0))] [2608,2609,2610,2611] CONDITIONAL_S
Y_MEAS 2609 [(1,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2610 [(0,0)] HALF_D_PLUS_2 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
DISCARD 2611 [(1,0)] 0 [2606] [] [] [] [] [2608,2609,2610,2611] CONDITIONAL_S
IDLE 2612 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 2613 [(0,1)] D [] [] [] [] [] [] none
MERGE 2614 [(0,1),(0,0)] D [] [2616,2617,2618,2619] [] [] [((0,0),(0,1))] [] none
DISCARD 2615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [2614] [] [] [] [((0,0),(0,1))] [2616,2617,2618,2619] CONDITIONAL_S
Y_MEAS 2617 [(0,1)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2618 [(0,0)] HALF_D_PLUS_2 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
DISCARD 2619 [(0,1)] 0 [2614] [] [] [] [] [2616,2617,2618,2619] CONDITIONAL_S
IDLE 2620 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2621 [(1,0)] D [] [] [] [] [] [] none
MERGE 2622 [(1,0),(0,0)] D [] [2624,2625,2626,2627] [] [] [((0,0),(1,0))] [] none
DISCARD 2623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [2622] [] [] [] [((0,0),(1,0))] [2624,2625,2626,2627] CONDITIONAL_S
Y_MEAS 2625 [(1,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2626 [(0,0)] HALF_D_PLUS_2 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
DISCARD 2627 [(1,0)] 0 [2622] [] [] [] [] [2624,2625,2626,2627] CONDITIONAL_S
IDLE 2628 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 2629 [(0,1)] D [] [] [] [] [] [] none
MERGE 2630 [(0,1),(0,0)] D [] [2632,2633,2634,2635] [] [] [((0,0),(0,1))] [] none
DISCARD 2631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [2630] [] [] [] [((0,0),(0,1))] [2632,2633,2634,2635] CONDITIONAL_S
Y_MEAS 2633 [(0,1)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2634 [(0,0)] HALF_D_PLUS_2 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
DISCARD 2635 [(0,1)] 0 [2630] [] [] [] [] [2632,2633,2634,2635] CONDITIONAL_S
IDLE 2636 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2637 [(1,0)] D [] [] [] [] [] [] none
MERGE 2638 [(1,0),(0,0)] D [] [2640,2641,2642,2643] [] [] [((0,0),(1,0))] [] none
DISCARD 2639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [2638] [] [] [] [((0,0),(1,0))] [2640,2641,2642,2643] CONDITIONAL_S
Y_MEAS 2641 [(1,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2642 [(0,0)] HALF_D_PLUS_2 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
DISCARD 2643 [(1,0)] 0 [2638] [] [] [] [] [2640,2641,2642,2643] CONDITIONAL_S
IDLE 2644 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 2645 [(0,1)] D [] [] [] [] [] [] none
MERGE 2646 [(0,1),(0,0)] D [] [2648,2649,2650,2651] [] [] [((0,0),(0,1))] [] none
DISCARD 2647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [2646] [] [] [] [((0,0),(0,1))] [2648,2649,2650,2651] CONDITIONAL_S
Y_MEAS 2649 [(0,1)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2650 [(0,0)] HALF_D_PLUS_2 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
DISCARD 2651 [(0,1)] 0 [2646] [] [] [] [] [2648,2649,2650,2651] CONDITIONAL_S
IDLE 2652 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 2653 [(1,0)] D [] [] [] [] [] [] none
MERGE 2654 [(1,0),(0,0)] D [] [2656,2657,2658,2659] [] [] [((0,0),(1,0))] [] none
DISCARD 2655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [2654] [] [] [] [((0,0),(1,0))] [2656,2657,2658,2659] CONDITIONAL_S
Y_MEAS 2657 [(1,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2658 [(0,0)] HALF_D_PLUS_2 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
DISCARD 2659 [(1,0)] 0 [2654] [] [] [] [] [2656,2657,2658,2659] CONDITIONAL_S
IDLE 2660 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2661 [(0,1)] D [] [] [] [] [] [] none
MERGE 2662 [(0,1),(0,0)] D [] [2664,2665,2666,2667] [] [] [((0,0),(0,1))] [] none
DISCARD 2663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [2662] [] [] [] [((0,0),(0,1))] [2664,2665,2666,2667] CONDITIONAL_S
Y_MEAS 2665 [(0,1)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2666 [(0,0)] HALF_D_PLUS_2 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
DISCARD 2667 [(0,1)] 0 [2662] [] [] [] [] [2664,2665,2666,2667] CONDITIONAL_S
IDLE 2668 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2669 [(1,0)] D [] [] [] [] [] [] none
MERGE 2670 [(1,0),(0,0)] D [] [2672,2673,2674,2675] [] [] [((0,0),(1,0))] [] none
DISCARD 2671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [2670] [] [] [] [((0,0),(1,0))] [2672,2673,2674,2675] CONDITIONAL_S
Y_MEAS 2673 [(1,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2674 [(0,0)] HALF_D_PLUS_2 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
DISCARD 2675 [(1,0)] 0 [2670] [] [] [] [] [2672,2673,2674,2675] CONDITIONAL_S
IDLE 2676 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2677 [(0,1)] D [] [] [] [] [] [] none
MERGE 2678 [(0,1),(0,0)] D [] [2680,2681,2682,2683] [] [] [((0,0),(0,1))] [] none
DISCARD 2679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [2678] [] [] [] [((0,0),(0,1))] [2680,2681,2682,2683] CONDITIONAL_S
Y_MEAS 2681 [(0,1)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2682 [(0,0)] HALF_D_PLUS_2 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
DISCARD 2683 [(0,1)] 0 [2678] [] [] [] [] [2680,2681,2682,2683] CONDITIONAL_S
IDLE 2684 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 2685 [(1,0)] D [] [] [] [] [] [] none
MERGE 2686 [(1,0),(0,0)] D [] [2688,2689,2690,2691] [] [] [((0,0),(1,0))] [] none
DISCARD 2687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2688 [(1,0),(0,0)] D [2686] [] [] [] [((0,0),(1,0))] [2688,2689,2690,2691] CONDITIONAL_S
Y_MEAS 2689 [(1,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2690 [(0,0)] HALF_D_PLUS_2 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
DISCARD 2691 [(1,0)] 0 [2686] [] [] [] [] [2688,2689,2690,2691] CONDITIONAL_S
IDLE 2692 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2693 [(0,1)] D [] [] [] [] [] [] none
MERGE 2694 [(0,1),(0,0)] D [] [2696,2697,2698,2699] [] [] [((0,0),(0,1))] [] none
DISCARD 2695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2696 [(0,1),(0,0)] D [2694] [] [] [] [((0,0),(0,1))] [2696,2697,2698,2699] CONDITIONAL_S
Y_MEAS 2697 [(0,1)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2698 [(0,0)] HALF_D_PLUS_2 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
DISCARD 2699 [(0,1)] 0 [2694] [] [] [] [] [2696,2697,2698,2699] CONDITIONAL_S
IDLE 2700 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2701 [(1,0)] D [] [] [] [] [] [] none
MERGE 2702 [(1,0),(0,0)] D [] [2704,2705,2706,2707] [] [] [((0,0),(1,0))] [] none
DISCARD 2703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2704 [(1,0),(0,0)] D [2702] [] [] [] [((0,0),(1,0))] [2704,2705,2706,2707] CONDITIONAL_S
Y_MEAS 2705 [(1,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2706 [(0,0)] HALF_D_PLUS_2 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
DISCARD 2707 [(1,0)] 0 [2702] [] [] [] [] [2704,2705,2706,2707] CONDITIONAL_S
IDLE 2708 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2709 [(0,1)] D [] [] [] [] [] [] none
MERGE 2710 [(0,1),(0,0)] D [] [2712,2713,2714,2715] [] [] [((0,0),(0,1))] [] none
DISCARD 2711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2712 [(0,1),(0,0)] D [2710] [] [] [] [((0,0),(0,1))] [2712,2713,2714,2715] CONDITIONAL_S
Y_MEAS 2713 [(0,1)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2714 [(0,0)] HALF_D_PLUS_2 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
DISCARD 2715 [(0,1)] 0 [2710] [] [] [] [] [2712,2713,2714,2715] CONDITIONAL_S
IDLE 2716 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2717 [(1,0)] D [] [] [] [] [] [] none
MERGE 2718 [(1,0),(0,0)] D [] [2720,2721,2722,2723] [] [] [((0,0),(1,0))] [] none
DISCARD 2719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2720 [(1,0),(0,0)] D [2718] [] [] [] [((0,0),(1,0))] [2720,2721,2722,2723] CONDITIONAL_S
Y_MEAS 2721 [(1,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2722 [(0,0)] HALF_D_PLUS_2 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
DISCARD 2723 [(1,0)] 0 [2718] [] [] [] [] [2720,2721,2722,2723] CONDITIONAL_S
IDLE 2724 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2725 [(0,1)] D [] [] [] [] [] [] none
MERGE 2726 [(0,1),(0,0)] D [] [2728,2729,2730,2731] [] [] [((0,0),(0,1))] [] none
DISCARD 2727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2728 [(0,1),(0,0)] D [2726] [] [] [] [((0,0),(0,1))] [2728,2729,2730,2731] CONDITIONAL_S
Y_MEAS 2729 [(0,1)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2730 [(0,0)] HALF_D_PLUS_2 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
DISCARD 2731 [(0,1)] 0 [2726] [] [] [] [] [2728,2729,2730,2731] CONDITIONAL_S
IDLE 2732 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 2733 [(1,0)] D [] [] [] [] [] [] none
MERGE 2734 [(1,0),(0,0)] D [] [2736,2737,2738,2739] [] [] [((0,0),(1,0))] [] none
DISCARD 2735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2736 [(1,0),(0,0)] D [2734] [] [] [] [((0,0),(1,0))] [2736,2737,2738,2739] CONDITIONAL_S
Y_MEAS 2737 [(1,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2738 [(0,0)] HALF_D_PLUS_2 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
DISCARD 2739 [(1,0)] 0 [2734] [] [] [] [] [2736,2737,2738,2739] CONDITIONAL_S
IDLE 2740 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2741 [(0,1)] D [] [] [] [] [] [] none
MERGE 2742 [(0,1),(0,0)] D [] [2744,2745,2746,2747] [] [] [((0,0),(0,1))] [] none
DISCARD 2743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2744 [(0,1),(0,0)] D [2742] [] [] [] [((0,0),(0,1))] [2744,2745,2746,2747] CONDITIONAL_S
Y_MEAS 2745 [(0,1)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2746 [(0,0)] HALF_D_PLUS_2 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
DISCARD 2747 [(0,1)] 0 [2742] [] [] [] [] [2744,2745,2746,2747] CONDITIONAL_S
IDLE 2748 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 2749 [(1,0)] D [] [] [] [] [] [] none
MERGE 2750 [(1,0),(0,0)] D [] [2752,2753,2754,2755] [] [] [((0,0),(1,0))] [] none
DISCARD 2751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2752 [(1,0),(0,0)] D [2750] [] [] [] [((0,0),(1,0))] [2752,2753,2754,2755] CONDITIONAL_S
Y_MEAS 2753 [(1,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2754 [(0,0)] HALF_D_PLUS_2 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
DISCARD 2755 [(1,0)] 0 [2750] [] [] [] [] [2752,2753,2754,2755] CONDITIONAL_S
IDLE 2756 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2757 [(0,1)] D [] [] [] [] [] [] none
MERGE 2758 [(0,1),(0,0)] D [] [2760,2761,2762,2763] [] [] [((0,0),(0,1))] [] none
DISCARD 2759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2760 [(0,1),(0,0)] D [2758] [] [] [] [((0,0),(0,1))] [2760,2761,2762,2763] CONDITIONAL_S
Y_MEAS 2761 [(0,1)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2762 [(0,0)] HALF_D_PLUS_2 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
DISCARD 2763 [(0,1)] 0 [2758] [] [] [] [] [2760,2761,2762,2763] CONDITIONAL_S
IDLE 2764 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 2765 [(1,0)] D [] [] [] [] [] [] none
MERGE 2766 [(1,0),(0,0)] D [] [2768,2769,2770,2771] [] [] [((0,0),(1,0))] [] none
DISCARD 2767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2768 [(1,0),(0,0)] D [2766] [] [] [] [((0,0),(1,0))] [2768,2769,2770,2771] CONDITIONAL_S
Y_MEAS 2769 [(1,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2770 [(0,0)] HALF_D_PLUS_2 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
DISCARD 2771 [(1,0)] 0 [2766] [] [] [] [] [2768,2769,2770,2771] CONDITIONAL_S
IDLE 2772 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2773 [(0,1)] D [] [] [] [] [] [] none
MERGE 2774 [(0,1),(0,0)] D [] [2776,2777,2778,2779] [] [] [((0,0),(0,1))] [] none
DISCARD 2775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2776 [(0,1),(0,0)] D [2774] [] [] [] [((0,0),(0,1))] [2776,2777,2778,2779] CONDITIONAL_S
Y_MEAS 2777 [(0,1)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2778 [(0,0)] HALF_D_PLUS_2 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
DISCARD 2779 [(0,1)] 0 [2774] [] [] [] [] [2776,2777,2778,2779] CONDITIONAL_S
IDLE 2780 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2781 [(1,0)] D [] [] [] [] [] [] none
MERGE 2782 [(1,0),(0,0)] D [] [2784,2785,2786,2787] [] [] [((0,0),(1,0))] [] none
DISCARD 2783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2784 [(1,0),(0,0)] D [2782] [] [] [] [((0,0),(1,0))] [2784,2785,2786,2787] CONDITIONAL_S
Y_MEAS 2785 [(1,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2786 [(0,0)] HALF_D_PLUS_2 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
DISCARD 2787 [(1,0)] 0 [2782] [] [] [] [] [2784,2785,2786,2787] CONDITIONAL_S
IDLE 2788 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 2789 [(0,1)] D [] [] [] [] [] [] none
MERGE 2790 [(0,1),(0,0)] D [] [2792,2793,2794,2795] [] [] [((0,0),(0,1))] [] none
DISCARD 2791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2792 [(0,1),(0,0)] D [2790] [] [] [] [((0,0),(0,1))] [2792,2793,2794,2795] CONDITIONAL_S
Y_MEAS 2793 [(0,1)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2794 [(0,0)] HALF_D_PLUS_2 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
DISCARD 2795 [(0,1)] 0 [2790] [] [] [] [] [2792,2793,2794,2795] CONDITIONAL_S
IDLE 2796 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 2797 [(1,0)] D [] [] [] [] [] [] none
MERGE 2798 [(1,0),(0,0)] D [] [2800,2801,2802,2803] [] [] [((0,0),(1,0))] [] none
DISCARD 2799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2800 [(1,0),(0,0)] D [2798] [] [] [] [((0,0),(1,0))] [2800,2801,2802,2803] CONDITIONAL_S
Y_MEAS 2801 [(1,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2802 [(0,0)] HALF_D_PLUS_2 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
DISCARD 2803 [(1,0)] 0 [2798] [] [] [] [] [2800,2801,2802,2803] CONDITIONAL_S
IDLE 2804 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 2805 [(0,1)] D [] [] [] [] [] [] none
MERGE 2806 [(0,1),(0,0)] D [] [2808,2809,2810,2811] [] [] [((0,0),(0,1))] [] none
DISCARD 2807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2808 [(0,1),(0,0)] D [2806] [] [] [] [((0,0),(0,1))] [2808,2809,2810,2811] CONDITIONAL_S
Y_MEAS 2809 [(0,1)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2810 [(0,0)] HALF_D_PLUS_2 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
DISCARD 2811 [(0,1)] 0 [2806] [] [] [] [] [2808,2809,2810,2811] CONDITIONAL_S
IDLE 2812 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2813 [(1,0)] D [] [] [] [] [] [] none
MERGE 2814 [(1,0),(0,0)] D [] [2816,2817,2818,2819] [] [] [((0,0),(1,0))] [] none
DISCARD 2815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2816 [(1,0),(0,0)] D [2814] [] [] [] [((0,0),(1,0))] [2816,2817,2818,2819] CONDITIONAL_S
Y_MEAS 2817 [(1,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2818 [(0,0)] HALF_D_PLUS_2 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
DISCARD 2819 [(1,0)] 0 [2814] [] [] [] [] [2816,2817,2818,2819] CONDITIONAL_S
IDLE 2820 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2821 [(0,1)] D [] [] [] [] [] [] none
MERGE 2822 [(0,1),(0,0)] D [] [2824,2825,2826,2827] [] [] [((0,0),(0,1))] [] none
DISCARD 2823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2824 [(0,1),(0,0)] D [2822] [] [] [] [((0,0),(0,1))] [2824,2825,2826,2827] CONDITIONAL_S
Y_MEAS 2825 [(0,1)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2826 [(0,0)] HALF_D_PLUS_2 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
DISCARD 2827 [(0,1)] 0 [2822] [] [] [] [] [2824,2825,2826,2827] CONDITIONAL_S
IDLE 2828 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 2829 [(1,0)] D [] [] [] [] [] [] none
MERGE 2830 [(1,0),(0,0)] D [] [2832,2833,2834,2835] [] [] [((0,0),(1,0))] [] none
DISCARD 2831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2832 [(1,0),(0,0)] D [2830] [] [] [] [((0,0),(1,0))] [2832,2833,2834,2835] CONDITIONAL_S
Y_MEAS 2833 [(1,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2834 [(0,0)] HALF_D_PLUS_2 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
DISCARD 2835 [(1,0)] 0 [2830] [] [] [] [] [2832,2833,2834,2835] CONDITIONAL_S
IDLE 2836 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2837 [(0,1)] D [] [] [] [] [] [] none
MERGE 2838 [(0,1),(0,0)] D [] [2840,2841,2842,2843] [] [] [((0,0),(0,1))] [] none
DISCARD 2839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2840 [(0,1),(0,0)] D [2838] [] [] [] [((0,0),(0,1))] [2840,2841,2842,2843] CONDITIONAL_S
Y_MEAS 2841 [(0,1)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2842 [(0,0)] HALF_D_PLUS_2 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
DISCARD 2843 [(0,1)] 0 [2838] [] [] [] [] [2840,2841,2842,2843] CONDITIONAL_S
IDLE 2844 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2845 [(1,0)] D [] [] [] [] [] [] none
MERGE 2846 [(1,0),(0,0)] D [] [2848,2849,2850,2851] [] [] [((0,0),(1,0))] [] none
DISCARD 2847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2848 [(1,0),(0,0)] D [2846] [] [] [] [((0,0),(1,0))] [2848,2849,2850,2851] CONDITIONAL_S
Y_MEAS 2849 [(1,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2850 [(0,0)] HALF_D_PLUS_2 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
DISCARD 2851 [(1,0)] 0 [2846] [] [] [] [] [2848,2849,2850,2851] CONDITIONAL_S
IDLE 2852 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2853 [(0,1)] D [] [] [] [] [] [] none
MERGE 2854 [(0,1),(0,0)] D [] [2856,2857,2858,2859] [] [] [((0,0),(0,1))] [] none
DISCARD 2855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2856 [(0,1),(0,0)] D [2854] [] [] [] [((0,0),(0,1))] [2856,2857,2858,2859] CONDITIONAL_S
Y_MEAS 2857 [(0,1)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2858 [(0,0)] HALF_D_PLUS_2 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
DISCARD 2859 [(0,1)] 0 [2854] [] [] [] [] [2856,2857,2858,2859] CONDITIONAL_S
IDLE 2860 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2861 [(1,0)] D [] [] [] [] [] [] none
MERGE 2862 [(1,0),(0,0)] D [] [2864,2865,2866,2867] [] [] [((0,0),(1,0))] [] none
DISCARD 2863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2864 [(1,0),(0,0)] D [2862] [] [] [] [((0,0),(1,0))] [2864,2865,2866,2867] CONDITIONAL_S
Y_MEAS 2865 [(1,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2866 [(0,0)] HALF_D_PLUS_2 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
DISCARD 2867 [(1,0)] 0 [2862] [] [] [] [] [2864,2865,2866,2867] CONDITIONAL_S
IDLE 2868 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 2869 [(0,1)] D [] [] [] [] [] [] none
MERGE 2870 [(0,1),(0,0)] D [] [2872,2873,2874,2875] [] [] [((0,0),(0,1))] [] none
DISCARD 2871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2872 [(0,1),(0,0)] D [2870] [] [] [] [((0,0),(0,1))] [2872,2873,2874,2875] CONDITIONAL_S
Y_MEAS 2873 [(0,1)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2874 [(0,0)] HALF_D_PLUS_2 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
DISCARD 2875 [(0,1)] 0 [2870] [] [] [] [] [2872,2873,2874,2875] CONDITIONAL_S
IDLE 2876 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 2877 [(1,0)] D [] [] [] [] [] [] none
MERGE 2878 [(1,0),(0,0)] D [] [2880,2881,2882,2883] [] [] [((0,0),(1,0))] [] none
DISCARD 2879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2880 [(1,0),(0,0)] D [2878] [] [] [] [((0,0),(1,0))] [2880,2881,2882,2883] CONDITIONAL_S
Y_MEAS 2881 [(1,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2882 [(0,0)] HALF_D_PLUS_2 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
DISCARD 2883 [(1,0)] 0 [2878] [] [] [] [] [2880,2881,2882,2883] CONDITIONAL_S
IDLE 2884 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 2885 [(0,1)] D [] [] [] [] [] [] none
MERGE 2886 [(0,1),(0,0)] D [] [2888,2889,2890,2891] [] [] [((0,0),(0,1))] [] none
DISCARD 2887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2888 [(0,1),(0,0)] D [2886] [] [] [] [((0,0),(0,1))] [2888,2889,2890,2891] CONDITIONAL_S
Y_MEAS 2889 [(0,1)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2890 [(0,0)] HALF_D_PLUS_2 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
DISCARD 2891 [(0,1)] 0 [2886] [] [] [] [] [2888,2889,2890,2891] CONDITIONAL_S
IDLE 2892 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2893 [(1,0)] D [] [] [] [] [] [] none
MERGE 2894 [(1,0),(0,0)] D [] [2896,2897,2898,2899] [] [] [((0,0),(1,0))] [] none
DISCARD 2895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2896 [(1,0),(0,0)] D [2894] [] [] [] [((0,0),(1,0))] [2896,2897,2898,2899] CONDITIONAL_S
Y_MEAS 2897 [(1,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2898 [(0,0)] HALF_D_PLUS_2 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
DISCARD 2899 [(1,0)] 0 [2894] [] [] [] [] [2896,2897,2898,2899] CONDITIONAL_S
IDLE 2900 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2901 [(0,1)] D [] [] [] [] [] [] none
MERGE 2902 [(0,1),(0,0)] D [] [2904,2905,2906,2907] [] [] [((0,0),(0,1))] [] none
DISCARD 2903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2904 [(0,1),(0,0)] D [2902] [] [] [] [((0,0),(0,1))] [2904,2905,2906,2907] CONDITIONAL_S
Y_MEAS 2905 [(0,1)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2906 [(0,0)] HALF_D_PLUS_2 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
DISCARD 2907 [(0,1)] 0 [2902] [] [] [] [] [2904,2905,2906,2907] CONDITIONAL_S
IDLE 2908 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 2909 [(1,0)] D [] [] [] [] [] [] none
MERGE 2910 [(1,0),(0,0)] D [] [2912,2913,2914,2915] [] [] [((0,0),(1,0))] [] none
DISCARD 2911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2912 [(1,0),(0,0)] D [2910] [] [] [] [((0,0),(1,0))] [2912,2913,2914,2915] CONDITIONAL_S
Y_MEAS 2913 [(1,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2914 [(0,0)] HALF_D_PLUS_2 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
DISCARD 2915 [(1,0)] 0 [2910] [] [] [] [] [2912,2913,2914,2915] CONDITIONAL_S
IDLE 2916 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 2917 [(0,1)] D [] [] [] [] [] [] none
MERGE 2918 [(0,1),(0,0)] D [] [2920,2921,2922,2923] [] [] [((0,0),(0,1))] [] none
DISCARD 2919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2920 [(0,1),(0,0)] D [2918] [] [] [] [((0,0),(0,1))] [2920,2921,2922,2923] CONDITIONAL_S
Y_MEAS 2921 [(0,1)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2922 [(0,0)] HALF_D_PLUS_2 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
DISCARD 2923 [(0,1)] 0 [2918] [] [] [] [] [2920,2921,2922,2923] CONDITIONAL_S
IDLE 2924 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2925 [(1,0)] D [] [] [] [] [] [] none
MERGE 2926 [(1,0),(0,0)] D [] [2928,2929,2930,2931] [] [] [((0,0),(1,0))] [] none
DISCARD 2927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2928 [(1,0),(0,0)] D [2926] [] [] [] [((0,0),(1,0))] [2928,2929,2930,2931] CONDITIONAL_S
Y_MEAS 2929 [(1,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2930 [(0,0)] HALF_D_PLUS_2 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
DISCARD 2931 [(1,0)] 0 [2926] [] [] [] [] [2928,2929,2930,2931] CONDITIONAL_S
IDLE 2932 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2933 [(0,1)] D [] [] [] [] [] [] none
MERGE 2934 [(0,1),(0,0)] D [] [2936,2937,2938,2939] [] [] [((0,0),(0,1))] [] none
DISCARD 2935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2936 [(0,1),(0,0)] D [2934] [] [] [] [((0,0),(0,1))] [2936,2937,2938,2939] CONDITIONAL_S
Y_MEAS 2937 [(0,1)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2938 [(0,0)] HALF_D_PLUS_2 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
DISCARD 2939 [(0,1)] 0 [2934] [] [] [] [] [2936,2937,2938,2939] CONDITIONAL_S
IDLE 2940 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 2941 [(1,0)] D [] [] [] [] [] [] none
MERGE 2942 [(1,0),(0,0)] D [] [2944,2945,2946,2947] [] [] [((0,0),(1,0))] [] none
DISCARD 2943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2944 [(1,0),(0,0)] D [2942] [] [] [] [((0,0),(1,0))] [2944,2945,2946,2947] CONDITIONAL_S
Y_MEAS 2945 [(1,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2946 [(0,0)] HALF_D_PLUS_2 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
DISCARD 2947 [(1,0)] 0 [2942] [] [] [] [] [2944,2945,2946,2947] CONDITIONAL_S
IDLE 2948 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 2949 [(0,1)] D [] [] [] [] [] [] none
MERGE 2950 [(0,1),(0,0)] D [] [2952,2953,2954,2955] [] [] [((0,0),(0,1))] [] none
DISCARD 2951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2952 [(0,1),(0,0)] D [2950] [] [] [] [((0,0),(0,1))] [2952,2953,2954,2955] CONDITIONAL_S
Y_MEAS 2953 [(0,1)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2954 [(0,0)] HALF_D_PLUS_2 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
DISCARD 2955 [(0,1)] 0 [2950] [] [] [] [] [2952,2953,2954,2955] CONDITIONAL_S
IDLE 2956 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2957 [(1,0)] D [] [] [] [] [] [] none
MERGE 2958 [(1,0),(0,0)] D [] [2960,2961,2962,2963] [] [] [((0,0),(1,0))] [] none
DISCARD 2959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2960 [(1,0),(0,0)] D [2958] [] [] [] [((0,0),(1,0))] [2960,2961,2962,2963] CONDITIONAL_S
Y_MEAS 2961 [(1,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2962 [(0,0)] HALF_D_PLUS_2 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
DISCARD 2963 [(1,0)] 0 [2958] [] [] [] [] [2960,2961,2962,2963] CONDITIONAL_S
IDLE 2964 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 2965 [(0,1)] D [] [] [] [] [] [] none
MERGE 2966 [(0,1),(0,0)] D [] [2968,2969,2970,2971] [] [] [((0,0),(0,1))] [] none
DISCARD 2967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2968 [(0,1),(0,0)] D [2966] [] [] [] [((0,0),(0,1))] [2968,2969,2970,2971] CONDITIONAL_S
Y_MEAS 2969 [(0,1)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2970 [(0,0)] HALF_D_PLUS_2 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
DISCARD 2971 [(0,1)] 0 [2966] [] [] [] [] [2968,2969,2970,2971] CONDITIONAL_S
IDLE 2972 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2973 [(1,0)] D [] [] [] [] [] [] none
MERGE 2974 [(1,0),(0,0)] D [] [2976,2977,2978,2979] [] [] [((0,0),(1,0))] [] none
DISCARD 2975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2976 [(1,0),(0,0)] D [2974] [] [] [] [((0,0),(1,0))] [2976,2977,2978,2979] CONDITIONAL_S
Y_MEAS 2977 [(1,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2978 [(0,0)] HALF_D_PLUS_2 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
DISCARD 2979 [(1,0)] 0 [2974] [] [] [] [] [2976,2977,2978,2979] CONDITIONAL_S
IDLE 2980 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 2981 [(0,1)] D [] [] [] [] [] [] none
MERGE 2982 [(0,1),(0,0)] D [] [2984,2985,2986,2987] [] [] [((0,0),(0,1))] [] none
DISCARD 2983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2984 [(0,1),(0,0)] D [2982] [] [] [] [((0,0),(0,1))] [2984,2985,2986,2987] CONDITIONAL_S
Y_MEAS 2985 [(0,1)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2986 [(0,0)] HALF_D_PLUS_2 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
DISCARD 2987 [(0,1)] 0 [2982] [] [] [] [] [2984,2985,2986,2987] CONDITIONAL_S
IDLE 2988 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2989 [(1,0)] D [] [] [] [] [] [] none
MERGE 2990 [(1,0),(0,0)] D [] [2992,2993,2994,2995] [] [] [((0,0),(1,0))] [] none
DISCARD 2991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2992 [(1,0),(0,0)] D [2990] [] [] [] [((0,0),(1,0))] [2992,2993,2994,2995] CONDITIONAL_S
Y_MEAS 2993 [(1,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2994 [(0,0)] HALF_D_PLUS_2 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
DISCARD 2995 [(1,0)] 0 [2990] [] [] [] [] [2992,2993,2994,2995] CONDITIONAL_S
IDLE 2996 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 2997 [(0,1)] D [] [] [] [] [] [] none
MERGE 2998 [(0,1),(0,0)] D [] [3000,3001,3002,3003] [] [] [((0,0),(0,1))] [] none
DISCARD 2999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3000 [(0,1),(0,0)] D [2998] [] [] [] [((0,0),(0,1))] [3000,3001,3002,3003] CONDITIONAL_S
Y_MEAS 3001 [(0,1)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3002 [(0,0)] HALF_D_PLUS_2 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
DISCARD 3003 [(0,1)] 0 [2998] [] [] [] [] [3000,3001,3002,3003] CONDITIONAL_S
IDLE 3004 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 3005 [(1,0)] D [] [] [] [] [] [] none
MERGE 3006 [(1,0),(0,0)] D [] [3008,3009,3010,3011] [] [] [((0,0),(1,0))] [] none
DISCARD 3007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3008 [(1,0),(0,0)] D [3006] [] [] [] [((0,0),(1,0))] [3008,3009,3010,3011] CONDITIONAL_S
Y_MEAS 3009 [(1,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3010 [(0,0)] HALF_D_PLUS_2 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
DISCARD 3011 [(1,0)] 0 [3006] [] [] [] [] [3008,3009,3010,3011] CONDITIONAL_S
IDLE 3012 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3013 [(0,1)] D [] [] [] [] [] [] none
MERGE 3014 [(0,1),(0,0)] D [] [3016,3017,3018,3019] [] [] [((0,0),(0,1))] [] none
DISCARD 3015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3016 [(0,1),(0,0)] D [3014] [] [] [] [((0,0),(0,1))] [3016,3017,3018,3019] CONDITIONAL_S
Y_MEAS 3017 [(0,1)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3018 [(0,0)] HALF_D_PLUS_2 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
DISCARD 3019 [(0,1)] 0 [3014] [] [] [] [] [3016,3017,3018,3019] CONDITIONAL_S
IDLE 3020 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3021 [(1,0)] D [] [] [] [] [] [] none
MERGE 3022 [(1,0),(0,0)] D [] [3024,3025,3026,3027] [] [] [((0,0),(1,0))] [] none
DISCARD 3023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3024 [(1,0),(0,0)] D [3022] [] [] [] [((0,0),(1,0))] [3024,3025,3026,3027] CONDITIONAL_S
Y_MEAS 3025 [(1,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3026 [(0,0)] HALF_D_PLUS_2 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
DISCARD 3027 [(1,0)] 0 [3022] [] [] [] [] [3024,3025,3026,3027] CONDITIONAL_S
IDLE 3028 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3029 [(0,1)] D [] [] [] [] [] [] none
MERGE 3030 [(0,1),(0,0)] D [] [3032,3033,3034,3035] [] [] [((0,0),(0,1))] [] none
DISCARD 3031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3032 [(0,1),(0,0)] D [3030] [] [] [] [((0,0),(0,1))] [3032,3033,3034,3035] CONDITIONAL_S
Y_MEAS 3033 [(0,1)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3034 [(0,0)] HALF_D_PLUS_2 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
DISCARD 3035 [(0,1)] 0 [3030] [] [] [] [] [3032,3033,3034,3035] CONDITIONAL_S
IDLE 3036 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 3037 [(1,0)] D [] [] [] [] [] [] none
MERGE 3038 [(1,0),(0,0)] D [] [3040,3041,3042,3043] [] [] [((0,0),(1,0))] [] none
DISCARD 3039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3040 [(1,0),(0,0)] D [3038] [] [] [] [((0,0),(1,0))] [3040,3041,3042,3043] CONDITIONAL_S
Y_MEAS 3041 [(1,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3042 [(0,0)] HALF_D_PLUS_2 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
DISCARD 3043 [(1,0)] 0 [3038] [] [] [] [] [3040,3041,3042,3043] CONDITIONAL_S
IDLE 3044 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3045 [(0,1)] D [] [] [] [] [] [] none
MERGE 3046 [(0,1),(0,0)] D [] [3048,3049,3050,3051] [] [] [((0,0),(0,1))] [] none
DISCARD 3047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3048 [(0,1),(0,0)] D [3046] [] [] [] [((0,0),(0,1))] [3048,3049,3050,3051] CONDITIONAL_S
Y_MEAS 3049 [(0,1)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3050 [(0,0)] HALF_D_PLUS_2 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
DISCARD 3051 [(0,1)] 0 [3046] [] [] [] [] [3048,3049,3050,3051] CONDITIONAL_S
IDLE 3052 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 3053 [(1,0)] D [] [] [] [] [] [] none
MERGE 3054 [(1,0),(0,0)] D [] [3056,3057,3058,3059] [] [] [((0,0),(1,0))] [] none
DISCARD 3055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3056 [(1,0),(0,0)] D [3054] [] [] [] [((0,0),(1,0))] [3056,3057,3058,3059] CONDITIONAL_S
Y_MEAS 3057 [(1,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3058 [(0,0)] HALF_D_PLUS_2 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
DISCARD 3059 [(1,0)] 0 [3054] [] [] [] [] [3056,3057,3058,3059] CONDITIONAL_S
IDLE 3060 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3061 [(0,1)] D [] [] [] [] [] [] none
MERGE 3062 [(0,1),(0,0)] D [] [3064,3065,3066,3067] [] [] [((0,0),(0,1))] [] none
DISCARD 3063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3064 [(0,1),(0,0)] D [3062] [] [] [] [((0,0),(0,1))] [3064,3065,3066,3067] CONDITIONAL_S
Y_MEAS 3065 [(0,1)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3066 [(0,0)] HALF_D_PLUS_2 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
DISCARD 3067 [(0,1)] 0 [3062] [] [] [] [] [3064,3065,3066,3067] CONDITIONAL_S
IDLE 3068 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3069 [(1,0)] D [] [] [] [] [] [] none
MERGE 3070 [(1,0),(0,0)] D [] [3072,3073,3074,3075] [] [] [((0,0),(1,0))] [] none
DISCARD 3071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3072 [(1,0),(0,0)] D [3070] [] [] [] [((0,0),(1,0))] [3072,3073,3074,3075] CONDITIONAL_S
Y_MEAS 3073 [(1,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3074 [(0,0)] HALF_D_PLUS_2 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
DISCARD 3075 [(1,0)] 0 [3070] [] [] [] [] [3072,3073,3074,3075] CONDITIONAL_S
IDLE 3076 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 3077 [(0,1)] D [] [] [] [] [] [] none
MERGE 3078 [(0,1),(0,0)] D [] [3080,3081,3082,3083] [] [] [((0,0),(0,1))] [] none
DISCARD 3079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3080 [(0,1),(0,0)] D [3078] [] [] [] [((0,0),(0,1))] [3080,3081,3082,3083] CONDITIONAL_S
Y_MEAS 3081 [(0,1)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3082 [(0,0)] HALF_D_PLUS_2 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
DISCARD 3083 [(0,1)] 0 [3078] [] [] [] [] [3080,3081,3082,3083] CONDITIONAL_S
IDLE 3084 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3085 [(1,0)] D [] [] [] [] [] [] none
MERGE 3086 [(1,0),(0,0)] D [] [3088,3089,3090,3091] [] [] [((0,0),(1,0))] [] none
DISCARD 3087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3088 [(1,0),(0,0)] D [3086] [] [] [] [((0,0),(1,0))] [3088,3089,3090,3091] CONDITIONAL_S
Y_MEAS 3089 [(1,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3090 [(0,0)] HALF_D_PLUS_2 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
DISCARD 3091 [(1,0)] 0 [3086] [] [] [] [] [3088,3089,3090,3091] CONDITIONAL_S
IDLE 3092 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3093 [(0,1)] D [] [] [] [] [] [] none
MERGE 3094 [(0,1),(0,0)] D [] [3096,3097,3098,3099] [] [] [((0,0),(0,1))] [] none
DISCARD 3095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3096 [(0,1),(0,0)] D [3094] [] [] [] [((0,0),(0,1))] [3096,3097,3098,3099] CONDITIONAL_S
Y_MEAS 3097 [(0,1)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3098 [(0,0)] HALF_D_PLUS_2 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
DISCARD 3099 [(0,1)] 0 [3094] [] [] [] [] [3096,3097,3098,3099] CONDITIONAL_S
IDLE 3100 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3101 [(1,0)] D [] [] [] [] [] [] none
MERGE 3102 [(1,0),(0,0)] D [] [3104,3105,3106,3107] [] [] [((0,0),(1,0))] [] none
DISCARD 3103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3104 [(1,0),(0,0)] D [3102] [] [] [] [((0,0),(1,0))] [3104,3105,3106,3107] CONDITIONAL_S
Y_MEAS 3105 [(1,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3106 [(0,0)] HALF_D_PLUS_2 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
DISCARD 3107 [(1,0)] 0 [3102] [] [] [] [] [3104,3105,3106,3107] CONDITIONAL_S
IDLE 3108 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 3109 [(0,1)] D [] [] [] [] [] [] none
MERGE 3110 [(0,1),(0,0)] D [] [3112,3113,3114,3115] [] [] [((0,0),(0,1))] [] none
DISCARD 3111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3112 [(0,1),(0,0)] D [3110] [] [] [] [((0,0),(0,1))] [3112,3113,3114,3115] CONDITIONAL_S
Y_MEAS 3113 [(0,1)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3114 [(0,0)] HALF_D_PLUS_2 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
DISCARD 3115 [(0,1)] 0 [3110] [] [] [] [] [3112,3113,3114,3115] CONDITIONAL_S
IDLE 3116 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3117 [(1,0)] D [] [] [] [] [] [] none
MERGE 3118 [(1,0),(0,0)] D [] [3120,3121,3122,3123] [] [] [((0,0),(1,0))] [] none
DISCARD 3119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3120 [(1,0),(0,0)] D [3118] [] [] [] [((0,0),(1,0))] [3120,3121,3122,3123] CONDITIONAL_S
Y_MEAS 3121 [(1,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3122 [(0,0)] HALF_D_PLUS_2 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
DISCARD 3123 [(1,0)] 0 [3118] [] [] [] [] [3120,3121,3122,3123] CONDITIONAL_S
IDLE 3124 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3125 [(0,1)] D [] [] [] [] [] [] none
MERGE 3126 [(0,1),(0,0)] D [] [3128,3129,3130,3131] [] [] [((0,0),(0,1))] [] none
DISCARD 3127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3128 [(0,1),(0,0)] D [3126] [] [] [] [((0,0),(0,1))] [3128,3129,3130,3131] CONDITIONAL_S
Y_MEAS 3129 [(0,1)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3130 [(0,0)] HALF_D_PLUS_2 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
DISCARD 3131 [(0,1)] 0 [3126] [] [] [] [] [3128,3129,3130,3131] CONDITIONAL_S
IDLE 3132 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3133 [(1,0)] D [] [] [] [] [] [] none
MERGE 3134 [(1,0),(0,0)] D [] [3136,3137,3138,3139] [] [] [((0,0),(1,0))] [] none
DISCARD 3135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3136 [(1,0),(0,0)] D [3134] [] [] [] [((0,0),(1,0))] [3136,3137,3138,3139] CONDITIONAL_S
Y_MEAS 3137 [(1,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3138 [(0,0)] HALF_D_PLUS_2 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
DISCARD 3139 [(1,0)] 0 [3134] [] [] [] [] [3136,3137,3138,3139] CONDITIONAL_S
IDLE 3140 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3141 [(0,1)] D [] [] [] [] [] [] none
MERGE 3142 [(0,1),(0,0)] D [] [3144,3145,3146,3147] [] [] [((0,0),(0,1))] [] none
DISCARD 3143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3144 [(0,1),(0,0)] D [3142] [] [] [] [((0,0),(0,1))] [3144,3145,3146,3147] CONDITIONAL_S
Y_MEAS 3145 [(0,1)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3146 [(0,0)] HALF_D_PLUS_2 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
DISCARD 3147 [(0,1)] 0 [3142] [] [] [] [] [3144,3145,3146,3147] CONDITIONAL_S
IDLE 3148 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3149 [(1,0)] D [] [] [] [] [] [] none
MERGE 3150 [(1,0),(0,0)] D [] [3152,3153,3154,3155] [] [] [((0,0),(1,0))] [] none
DISCARD 3151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3152 [(1,0),(0,0)] D [3150] [] [] [] [((0,0),(1,0))] [3152,3153,3154,3155] CONDITIONAL_S
Y_MEAS 3153 [(1,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3154 [(0,0)] HALF_D_PLUS_2 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
DISCARD 3155 [(1,0)] 0 [3150] [] [] [] [] [3152,3153,3154,3155] CONDITIONAL_S
IDLE 3156 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3157 [(0,1)] D [] [] [] [] [] [] none
MERGE 3158 [(0,1),(0,0)] D [] [3160,3161,3162,3163] [] [] [((0,0),(0,1))] [] none
DISCARD 3159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3160 [(0,1),(0,0)] D [3158] [] [] [] [((0,0),(0,1))] [3160,3161,3162,3163] CONDITIONAL_S
Y_MEAS 3161 [(0,1)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3162 [(0,0)] HALF_D_PLUS_2 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
DISCARD 3163 [(0,1)] 0 [3158] [] [] [] [] [3160,3161,3162,3163] CONDITIONAL_S
IDLE 3164 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3165 [(1,0)] D [] [] [] [] [] [] none
MERGE 3166 [(1,0),(0,0)] D [] [3168,3169,3170,3171] [] [] [((0,0),(1,0))] [] none
DISCARD 3167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3168 [(1,0),(0,0)] D [3166] [] [] [] [((0,0),(1,0))] [3168,3169,3170,3171] CONDITIONAL_S
Y_MEAS 3169 [(1,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3170 [(0,0)] HALF_D_PLUS_2 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
DISCARD 3171 [(1,0)] 0 [3166] [] [] [] [] [3168,3169,3170,3171] CONDITIONAL_S
IDLE 3172 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3173 [(0,1)] D [] [] [] [] [] [] none
MERGE 3174 [(0,1),(0,0)] D [] [3176,3177,3178,3179] [] [] [((0,0),(0,1))] [] none
DISCARD 3175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3176 [(0,1),(0,0)] D [3174] [] [] [] [((0,0),(0,1))] [3176,3177,3178,3179] CONDITIONAL_S
Y_MEAS 3177 [(0,1)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3178 [(0,0)] HALF_D_PLUS_2 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
DISCARD 3179 [(0,1)] 0 [3174] [] [] [] [] [3176,3177,3178,3179] CONDITIONAL_S
IDLE 3180 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3181 [(1,0)] D [] [] [] [] [] [] none
MERGE 3182 [(1,0),(0,0)] D [] [3184,3185,3186,3187] [] [] [((0,0),(1,0))] [] none
DISCARD 3183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3184 [(1,0),(0,0)] D [3182] [] [] [] [((0,0),(1,0))] [3184,3185,3186,3187] CONDITIONAL_S
Y_MEAS 3185 [(1,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3186 [(0,0)] HALF_D_PLUS_2 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
DISCARD 3187 [(1,0)] 0 [3182] [] [] [] [] [3184,3185,3186,3187] CONDITIONAL_S
IDLE 3188 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3189 [(0,1)] D [] [] [] [] [] [] none
MERGE 3190 [(0,1),(0,0)] D [] [3192,3193,3194,3195] [] [] [((0,0),(0,1))] [] none
DISCARD 3191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3192 [(0,1),(0,0)] D [3190] [] [] [] [((0,0),(0,1))] [3192,3193,3194,3195] CONDITIONAL_S
Y_MEAS 3193 [(0,1)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3194 [(0,0)] HALF_D_PLUS_2 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
DISCARD 3195 [(0,1)] 0 [3190] [] [] [] [] [3192,3193,3194,3195] CONDITIONAL_S
IDLE 3196 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3197 [(1,0)] D [] [] [] [] [] [] none
MERGE 3198 [(1,0),(0,0)] D [] [3200,3201,3202,3203] [] [] [((0,0),(1,0))] [] none
DISCARD 3199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3200 [(1,0),(0,0)] D [3198] [] [] [] [((0,0),(1,0))] [3200,3201,3202,3203] CONDITIONAL_S
Y_MEAS 3201 [(1,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3202 [(0,0)] HALF_D_PLUS_2 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
DISCARD 3203 [(1,0)] 0 [3198] [] [] [] [] [3200,3201,3202,3203] CONDITIONAL_S
IDLE 3204 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3205 [(0,1)] D [] [] [] [] [] [] none
MERGE 3206 [(0,1),(0,0)] D [] [3208,3209,3210,3211] [] [] [((0,0),(0,1))] [] none
DISCARD 3207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3208 [(0,1),(0,0)] D [3206] [] [] [] [((0,0),(0,1))] [3208,3209,3210,3211] CONDITIONAL_S
Y_MEAS 3209 [(0,1)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3210 [(0,0)] HALF_D_PLUS_2 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
DISCARD 3211 [(0,1)] 0 [3206] [] [] [] [] [3208,3209,3210,3211] CONDITIONAL_S
IDLE 3212 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3213 [(1,0)] D [] [] [] [] [] [] none
MERGE 3214 [(1,0),(0,0)] D [] [3216,3217,3218,3219] [] [] [((0,0),(1,0))] [] none
DISCARD 3215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3216 [(1,0),(0,0)] D [3214] [] [] [] [((0,0),(1,0))] [3216,3217,3218,3219] CONDITIONAL_S
Y_MEAS 3217 [(1,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3218 [(0,0)] HALF_D_PLUS_2 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
DISCARD 3219 [(1,0)] 0 [3214] [] [] [] [] [3216,3217,3218,3219] CONDITIONAL_S
IDLE 3220 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3221 [(0,1)] D [] [] [] [] [] [] none
MERGE 3222 [(0,1),(0,0)] D [] [3224,3225,3226,3227] [] [] [((0,0),(0,1))] [] none
DISCARD 3223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3224 [(0,1),(0,0)] D [3222] [] [] [] [((0,0),(0,1))] [3224,3225,3226,3227] CONDITIONAL_S
Y_MEAS 3225 [(0,1)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3226 [(0,0)] HALF_D_PLUS_2 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
DISCARD 3227 [(0,1)] 0 [3222] [] [] [] [] [3224,3225,3226,3227] CONDITIONAL_S
IDLE 3228 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3229 [(1,0)] D [] [] [] [] [] [] none
MERGE 3230 [(1,0),(0,0)] D [] [3232,3233,3234,3235] [] [] [((0,0),(1,0))] [] none
DISCARD 3231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3232 [(1,0),(0,0)] D [3230] [] [] [] [((0,0),(1,0))] [3232,3233,3234,3235] CONDITIONAL_S
Y_MEAS 3233 [(1,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3234 [(0,0)] HALF_D_PLUS_2 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
DISCARD 3235 [(1,0)] 0 [3230] [] [] [] [] [3232,3233,3234,3235] CONDITIONAL_S
IDLE 3236 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 3237 [(0,1)] D [] [] [] [] [] [] none
MERGE 3238 [(0,1),(0,0)] D [] [3240,3241,3242,3243] [] [] [((0,0),(0,1))] [] none
DISCARD 3239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3240 [(0,1),(0,0)] D [3238] [] [] [] [((0,0),(0,1))] [3240,3241,3242,3243] CONDITIONAL_S
Y_MEAS 3241 [(0,1)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3242 [(0,0)] HALF_D_PLUS_2 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
DISCARD 3243 [(0,1)] 0 [3238] [] [] [] [] [3240,3241,3242,3243] CONDITIONAL_S
IDLE 3244 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3245 [(1,0)] D [] [] [] [] [] [] none
MERGE 3246 [(1,0),(0,0)] D [] [3248,3249,3250,3251] [] [] [((0,0),(1,0))] [] none
DISCARD 3247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3248 [(1,0),(0,0)] D [3246] [] [] [] [((0,0),(1,0))] [3248,3249,3250,3251] CONDITIONAL_S
Y_MEAS 3249 [(1,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3250 [(0,0)] HALF_D_PLUS_2 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
DISCARD 3251 [(1,0)] 0 [3246] [] [] [] [] [3248,3249,3250,3251] CONDITIONAL_S
IDLE 3252 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 3253 [(0,1)] D [] [] [] [] [] [] none
MERGE 3254 [(0,1),(0,0)] D [] [3256,3257,3258,3259] [] [] [((0,0),(0,1))] [] none
DISCARD 3255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3256 [(0,1),(0,0)] D [3254] [] [] [] [((0,0),(0,1))] [3256,3257,3258,3259] CONDITIONAL_S
Y_MEAS 3257 [(0,1)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3258 [(0,0)] HALF_D_PLUS_2 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
DISCARD 3259 [(0,1)] 0 [3254] [] [] [] [] [3256,3257,3258,3259] CONDITIONAL_S
IDLE 3260 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3261 [(1,0)] D [] [] [] [] [] [] none
MERGE 3262 [(1,0),(0,0)] D [] [3264,3265,3266,3267] [] [] [((0,0),(1,0))] [] none
DISCARD 3263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3264 [(1,0),(0,0)] D [3262] [] [] [] [((0,0),(1,0))] [3264,3265,3266,3267] CONDITIONAL_S
Y_MEAS 3265 [(1,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
IDLE 3266 [(0,0)] HALF_D_PLUS_2 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
DISCARD 3267 [(1,0)] 0 [3262] [] [] [] [] [3264,3265,3266,3267] CONDITIONAL_S
INJECT_T 3268 [(0,1)] D [] [] [] [] [] [] none
MERGE 3269 [(0,1),(0,0)] D [] [3272,3273,3274,3271] [] [] [((0,0),(0,1))] [] none
DISCARD 3270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3271 [(0,1),(0,0)] D [3269] [] [] [] [((0,0),(0,1))] [3272,3273,3274,3271] CONDITIONAL_S
Y_MEAS 3272 [(0,1)] HALF_D_PLUS_2 [3269] [] [] [] [] [3272,3273,3274,3271] CONDITIONAL_S
IDLE 3273 [(0,0)] HALF_D_PLUS_2 [3269] [] [] [] [] [3272,3273,3274,3271] CONDITIONAL_S
DISCARD 3274 [(0,1)] 0 [3269] [] [] [] [] [3272,3273,3274,3271] CONDITIONAL_S
IDLE 3275 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3276 [(1,0)] D [] [] [] [] [] [] none
MERGE 3277 [(1,0),(0,0)] D [] [3280,3281,3282,3279] [] [] [((0,0),(1,0))] [] none
DISCARD 3278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3279 [(1,0),(0,0)] D [3277] [] [] [] [((0,0),(1,0))] [3280,3281,3282,3279] CONDITIONAL_S
Y_MEAS 3280 [(1,0)] HALF_D_PLUS_2 [3277] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
IDLE 3281 [(0,0)] HALF_D_PLUS_2 [3277] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
DISCARD 3282 [(1,0)] 0 [3277] [] [] [] [] [3280,3281,3282,3279] CONDITIONAL_S
IDLE 3283 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3284 [(0,1)] D [] [] [] [] [] [] none
MERGE 3285 [(0,1),(0,0)] D [] [3288,3289,3290,3287] [] [] [((0,0),(0,1))] [] none
DISCARD 3286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3287 [(0,1),(0,0)] D [3285] [] [] [] [((0,0),(0,1))] [3288,3289,3290,3287] CONDITIONAL_S
Y_MEAS 3288 [(0,1)] HALF_D_PLUS_2 [3285] [] [] [] [] [3288,3289,3290,3287] CONDITIONAL_S
IDLE 3289 [(0,0)] HALF_D_PLUS_2 [3285] [] [] [] [] [3288,3289,3290,3287] CONDITIONAL_S
DISCARD 3290 [(0,1)] 0 [3285] [] [] [] [] [3288,3289,3290,3287] CONDITIONAL_S
IDLE 3291 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 3292 [(1,0)] D [] [] [] [] [] [] none
MERGE 3293 [(1,0),(0,0)] D [] [3296,3297,3298,3295] [] [] [((0,0),(1,0))] [] none
DISCARD 3294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3295 [(1,0),(0,0)] D [3293] [] [] [] [((0,0),(1,0))] [3296,3297,3298,3295] CONDITIONAL_S
Y_MEAS 3296 [(1,0)] HALF_D_PLUS_2 [3293] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
IDLE 3297 [(0,0)] HALF_D_PLUS_2 [3293] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
DISCARD 3298 [(1,0)] 0 [3293] [] [] [] [] [3296,3297,3298,3295] CONDITIONAL_S
IDLE 3299 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 3300 [(0,1)] D [] [] [] [] [] [] none
MERGE 3301 [(0,1),(0,0)] D [] [3304,3305,3306,3303] [] [] [((0,0),(0,1))] [] none
DISCARD 3302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3303 [(0,1),(0,0)] D [3301] [] [] [] [((0,0),(0,1))] [3304,3305,3306,3303] CONDITIONAL_S
Y_MEAS 3304 [(0,1)] HALF_D_PLUS_2 [3301] [] [] [] [] [3304,3305,3306,3303] CONDITIONAL_S
IDLE 3305 [(0,0)] HALF_D_PLUS_2 [3301] [] [] [] [] [3304,3305,3306,3303] CONDITIONAL_S
DISCARD 3306 [(0,1)] 0 [3301] [] [] [] [] [3304,3305,3306,3303] CONDITIONAL_S
IDLE 3307 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3308 [(1,0)] D [] [] [] [] [] [] none
MERGE 3309 [(1,0),(0,0)] D [] [3312,3313,3314,3311] [] [] [((0,0),(1,0))] [] none
DISCARD 3310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3311 [(1,0),(0,0)] D [3309] [] [] [] [((0,0),(1,0))] [3312,3313,3314,3311] CONDITIONAL_S
Y_MEAS 3312 [(1,0)] HALF_D_PLUS_2 [3309] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
IDLE 3313 [(0,0)] HALF_D_PLUS_2 [3309] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
DISCARD 3314 [(1,0)] 0 [3309] [] [] [] [] [3312,3313,3314,3311] CONDITIONAL_S
IDLE 3315 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3316 [(0,1)] D [] [] [] [] [] [] none
MERGE 3317 [(0,1),(0,0)] D [] [3320,3321,3322,3319] [] [] [((0,0),(0,1))] [] none
DISCARD 3318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3319 [(0,1),(0,0)] D [3317] [] [] [] [((0,0),(0,1))] [3320,3321,3322,3319] CONDITIONAL_S
Y_MEAS 3320 [(0,1)] HALF_D_PLUS_2 [3317] [] [] [] [] [3320,3321,3322,3319] CONDITIONAL_S
IDLE 3321 [(0,0)] HALF_D_PLUS_2 [3317] [] [] [] [] [3320,3321,3322,3319] CONDITIONAL_S
DISCARD 3322 [(0,1)] 0 [3317] [] [] [] [] [3320,3321,3322,3319] CONDITIONAL_S
IDLE 3323 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3324 [(1,0)] D [] [] [] [] [] [] none
MERGE 3325 [(1,0),(0,0)] D [] [3328,3329,3330,3327] [] [] [((0,0),(1,0))] [] none
DISCARD 3326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3327 [(1,0),(0,0)] D [3325] [] [] [] [((0,0),(1,0))] [3328,3329,3330,3327] CONDITIONAL_S
Y_MEAS 3328 [(1,0)] HALF_D_PLUS_2 [3325] [] [] [] [] [3328,3329,3330,3327] CONDITIONAL_S
IDLE 3329 [(0,0)] HALF_D_PLUS_2 [3325] [] [] [] [] [3328,3329,3330,3327] CONDITIONAL_S
DISCARD 3330 [(1,0)] 0 [3325] [] [] [] [] [3328,3329,3330,3327] CONDITIONAL_S
IDLE 3331 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 3332 [(0,1)] D [] [] [] [] [] [] none
MERGE 3333 [(0,1),(0,0)] D [] [3336,3337,3338,3335] [] [] [((0,0),(0,1))] [] none
DISCARD 3334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3335 [(0,1),(0,0)] D [3333] [] [] [] [((0,0),(0,1))] [3336,3337,3338,3335] CONDITIONAL_S
Y_MEAS 3336 [(0,1)] HALF_D_PLUS_2 [3333] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
IDLE 3337 [(0,0)] HALF_D_PLUS_2 [3333] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
DISCARD 3338 [(0,1)] 0 [3333] [] [] [] [] [3336,3337,3338,3335] CONDITIONAL_S
IDLE 3339 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3340 [(1,0)] D [] [] [] [] [] [] none
MERGE 3341 [(1,0),(0,0)] D [] [3344,3345,3346,3343] [] [] [((0,0),(1,0))] [] none
DISCARD 3342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3343 [(1,0),(0,0)] D [3341] [] [] [] [((0,0),(1,0))] [3344,3345,3346,3343] CONDITIONAL_S
Y_MEAS 3344 [(1,0)] HALF_D_PLUS_2 [3341] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
IDLE 3345 [(0,0)] HALF_D_PLUS_2 [3341] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
DISCARD 3346 [(1,0)] 0 [3341] [] [] [] [] [3344,3345,3346,3343] CONDITIONAL_S
IDLE 3347 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3348 [(0,1)] D [] [] [] [] [] [] none
MERGE 3349 [(0,1),(0,0)] D [] [3352,3353,3354,3351] [] [] [((0,0),(0,1))] [] none
DISCARD 3350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3351 [(0,1),(0,0)] D [3349] [] [] [] [((0,0),(0,1))] [3352,3353,3354,3351] CONDITIONAL_S
Y_MEAS 3352 [(0,1)] HALF_D_PLUS_2 [3349] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
IDLE 3353 [(0,0)] HALF_D_PLUS_2 [3349] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
DISCARD 3354 [(0,1)] 0 [3349] [] [] [] [] [3352,3353,3354,3351] CONDITIONAL_S
IDLE 3355 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3356 [(1,0)] D [] [] [] [] [] [] none
MERGE 3357 [(1,0),(0,0)] D [] [3360,3361,3362,3359] [] [] [((0,0),(1,0))] [] none
DISCARD 3358 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3359 [(1,0),(0,0)] D [3357] [] [] [] [((0,0),(1,0))] [3360,3361,3362,3359] CONDITIONAL_S
Y_MEAS 3360 [(1,0)] HALF_D_PLUS_2 [3357] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
IDLE 3361 [(0,0)] HALF_D_PLUS_2 [3357] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
DISCARD 3362 [(1,0)] 0 [3357] [] [] [] [] [3360,3361,3362,3359] CONDITIONAL_S
IDLE 3363 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3364 [(0,1)] D [] [] [] [] [] [] none
MERGE 3365 [(0,1),(0,0)] D [] [3368,3369,3370,3367] [] [] [((0,0),(0,1))] [] none
DISCARD 3366 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3367 [(0,1),(0,0)] D [3365] [] [] [] [((0,0),(0,1))] [3368,3369,3370,3367] CONDITIONAL_S
Y_MEAS 3368 [(0,1)] HALF_D_PLUS_2 [3365] [] [] [] [] [3368,3369,3370,3367] CONDITIONAL_S
IDLE 3369 [(0,0)] HALF_D_PLUS_2 [3365] [] [] [] [] [3368,3369,3370,3367] CONDITIONAL_S
DISCARD 3370 [(0,1)] 0 [3365] [] [] [] [] [3368,3369,3370,3367] CONDITIONAL_S
IDLE 3371 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 3372 [(1,0)] D [] [] [] [] [] [] none
MERGE 3373 [(1,0),(0,0)] D [] [3376,3377,3378,3375] [] [] [((0,0),(1,0))] [] none
DISCARD 3374 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3375 [(1,0),(0,0)] D [3373] [] [] [] [((0,0),(1,0))] [3376,3377,3378,3375] CONDITIONAL_S
Y_MEAS 3376 [(1,0)] HALF_D_PLUS_2 [3373] [] [] [] [] [3376,3377,3378,3375] CONDITIONAL_S
IDLE 3377 [(0,0)] HALF_D_PLUS_2 [3373] [] [] [] [] [3376,3377,3378,3375] CONDITIONAL_S
DISCARD 3378 [(1,0)] 0 [3373] [] [] [] [] [3376,3377,3378,3375] CONDITIONAL_S
IDLE 3379 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3380 [(0,1)] D [] [] [] [] [] [] none
MERGE 3381 [(0,1),(0,0)] D [] [3384,3385,3386,3383] [] [] [((0,0),(0,1))] [] none
DISCARD 3382 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3383 [(0,1),(0,0)] D [3381] [] [] [] [((0,0),(0,1))] [3384,3385,3386,3383] CONDITIONAL_S
Y_MEAS 3384 [(0,1)] HALF_D_PLUS_2 [3381] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
IDLE 3385 [(0,0)] HALF_D_PLUS_2 [3381] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
DISCARD 3386 [(0,1)] 0 [3381] [] [] [] [] [3384,3385,3386,3383] CONDITIONAL_S
IDLE 3387 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 3388 [(1,0)] D [] [] [] [] [] [] none
MERGE 3389 [(1,0),(0,0)] D [] [3392,3393,3394,3391] [] [] [((0,0),(1,0))] [] none
DISCARD 3390 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3391 [(1,0),(0,0)] D [3389] [] [] [] [((0,0),(1,0))] [3392,3393,3394,3391] CONDITIONAL_S
Y_MEAS 3392 [(1,0)] HALF_D_PLUS_2 [3389] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
IDLE 3393 [(0,0)] HALF_D_PLUS_2 [3389] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
DISCARD 3394 [(1,0)] 0 [3389] [] [] [] [] [3392,3393,3394,3391] CONDITIONAL_S
IDLE 3395 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 3396 [(0,1)] D [] [] [] [] [] [] none
MERGE 3397 [(0,1),(0,0)] D [] [3400,3401,3402,3399] [] [] [((0,0),(0,1))] [] none
DISCARD 3398 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3399 [(0,1),(0,0)] D [3397] [] [] [] [((0,0),(0,1))] [3400,3401,3402,3399] CONDITIONAL_S
Y_MEAS 3400 [(0,1)] HALF_D_PLUS_2 [3397] [] [] [] [] [3400,3401,3402,3399] CONDITIONAL_S
IDLE 3401 [(0,0)] HALF_D_PLUS_2 [3397] [] [] [] [] [3400,3401,3402,3399] CONDITIONAL_S
DISCARD 3402 [(0,1)] 0 [3397] [] [] [] [] [3400,3401,3402,3399] CONDITIONAL_S
IDLE 3403 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3404 [(1,0)] D [] [] [] [] [] [] none
MERGE 3405 [(1,0),(0,0)] D [] [3408,3409,3410,3407] [] [] [((0,0),(1,0))] [] none
DISCARD 3406 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3407 [(1,0),(0,0)] D [3405] [] [] [] [((0,0),(1,0))] [3408,3409,3410,3407] CONDITIONAL_S
Y_MEAS 3408 [(1,0)] HALF_D_PLUS_2 [3405] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
IDLE 3409 [(0,0)] HALF_D_PLUS_2 [3405] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
DISCARD 3410 [(1,0)] 0 [3405] [] [] [] [] [3408,3409,3410,3407] CONDITIONAL_S
IDLE 3411 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 3412 [(0,1)] D [] [] [] [] [] [] none
MERGE 3413 [(0,1),(0,0)] D [] [3416,3417,3418,3415] [] [] [((0,0),(0,1))] [] none
DISCARD 3414 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [3413] [] [] [] [((0,0),(0,1))] [3416,3417,3418,3415] CONDITIONAL_S
Y_MEAS 3416 [(0,1)] HALF_D_PLUS_2 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
IDLE 3417 [(0,0)] HALF_D_PLUS_2 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
DISCARD 3418 [(0,1)] 0 [3413] [] [] [] [] [3416,3417,3418,3415] CONDITIONAL_S
IDLE 3419 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3420 [(1,0)] D [] [] [] [] [] [] none
MERGE 3421 [(1,0),(0,0)] D [] [3424,3425,3426,3423] [] [] [((0,0),(1,0))] [] none
DISCARD 3422 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [3421] [] [] [] [((0,0),(1,0))] [3424,3425,3426,3423] CONDITIONAL_S
Y_MEAS 3424 [(1,0)] HALF_D_PLUS_2 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
IDLE 3425 [(0,0)] HALF_D_PLUS_2 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
DISCARD 3426 [(1,0)] 0 [3421] [] [] [] [] [3424,3425,3426,3423] CONDITIONAL_S
IDLE 3427 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3428 [(0,1)] D [] [] [] [] [] [] none
MERGE 3429 [(0,1),(0,0)] D [] [3432,3433,3434,3431] [] [] [((0,0),(0,1))] [] none
DISCARD 3430 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [3429] [] [] [] [((0,0),(0,1))] [3432,3433,3434,3431] CONDITIONAL_S
Y_MEAS 3432 [(0,1)] HALF_D_PLUS_2 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
IDLE 3433 [(0,0)] HALF_D_PLUS_2 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
DISCARD 3434 [(0,1)] 0 [3429] [] [] [] [] [3432,3433,3434,3431] CONDITIONAL_S
IDLE 3435 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3436 [(1,0)] D [] [] [] [] [] [] none
MERGE 3437 [(1,0),(0,0)] D [] [3440,3441,3442,3439] [] [] [((0,0),(1,0))] [] none
DISCARD 3438 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [3437] [] [] [] [((0,0),(1,0))] [3440,3441,3442,3439] CONDITIONAL_S
Y_MEAS 3440 [(1,0)] HALF_D_PLUS_2 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3441 [(0,0)] HALF_D_PLUS_2 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
DISCARD 3442 [(1,0)] 0 [3437] [] [] [] [] [3440,3441,3442,3439] CONDITIONAL_S
IDLE 3443 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3444 [(0,1)] D [] [] [] [] [] [] none
MERGE 3445 [(0,1),(0,0)] D [] [3448,3449,3450,3447] [] [] [((0,0),(0,1))] [] none
DISCARD 3446 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [3445] [] [] [] [((0,0),(0,1))] [3448,3449,3450,3447] CONDITIONAL_S
Y_MEAS 3448 [(0,1)] HALF_D_PLUS_2 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
IDLE 3449 [(0,0)] HALF_D_PLUS_2 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
DISCARD 3450 [(0,1)] 0 [3445] [] [] [] [] [3448,3449,3450,3447] CONDITIONAL_S
IDLE 3451 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3452 [(1,0)] D [] [] [] [] [] [] none
MERGE 3453 [(1,0),(0,0)] D [] [3456,3457,3458,3455] [] [] [((0,0),(1,0))] [] none
DISCARD 3454 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [3453] [] [] [] [((0,0),(1,0))] [3456,3457,3458,3455] CONDITIONAL_S
Y_MEAS 3456 [(1,0)] HALF_D_PLUS_2 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
IDLE 3457 [(0,0)] HALF_D_PLUS_2 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
DISCARD 3458 [(1,0)] 0 [3453] [] [] [] [] [3456,3457,3458,3455] CONDITIONAL_S
IDLE 3459 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 3460 [(0,1)] D [] [] [] [] [] [] none
MERGE 3461 [(0,1),(0,0)] D [] [3464,3465,3466,3463] [] [] [((0,0),(0,1))] [] none
DISCARD 3462 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [3461] [] [] [] [((0,0),(0,1))] [3464,3465,3466,3463] CONDITIONAL_S
Y_MEAS 3464 [(0,1)] HALF_D_PLUS_2 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
IDLE 3465 [(0,0)] HALF_D_PLUS_2 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
DISCARD 3466 [(0,1)] 0 [3461] [] [] [] [] [3464,3465,3466,3463] CONDITIONAL_S
IDLE 3467 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3468 [(1,0)] D [] [] [] [] [] [] none
MERGE 3469 [(1,0),(0,0)] D [] [3472,3473,3474,3471] [] [] [((0,0),(1,0))] [] none
DISCARD 3470 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [3469] [] [] [] [((0,0),(1,0))] [3472,3473,3474,3471] CONDITIONAL_S
Y_MEAS 3472 [(1,0)] HALF_D_PLUS_2 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
IDLE 3473 [(0,0)] HALF_D_PLUS_2 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
DISCARD 3474 [(1,0)] 0 [3469] [] [] [] [] [3472,3473,3474,3471] CONDITIONAL_S
IDLE 3475 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3476 [(0,1)] D [] [] [] [] [] [] none
MERGE 3477 [(0,1),(0,0)] D [] [3480,3481,3482,3479] [] [] [((0,0),(0,1))] [] none
DISCARD 3478 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [3477] [] [] [] [((0,0),(0,1))] [3480,3481,3482,3479] CONDITIONAL_S
Y_MEAS 3480 [(0,1)] HALF_D_PLUS_2 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
IDLE 3481 [(0,0)] HALF_D_PLUS_2 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
DISCARD 3482 [(0,1)] 0 [3477] [] [] [] [] [3480,3481,3482,3479] CONDITIONAL_S
IDLE 3483 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3484 [(1,0)] D [] [] [] [] [] [] none
MERGE 3485 [(1,0),(0,0)] D [] [3488,3489,3490,3487] [] [] [((0,0),(1,0))] [] none
DISCARD 3486 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [3485] [] [] [] [((0,0),(1,0))] [3488,3489,3490,3487] CONDITIONAL_S
Y_MEAS 3488 [(1,0)] HALF_D_PLUS_2 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
IDLE 3489 [(0,0)] HALF_D_PLUS_2 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
DISCARD 3490 [(1,0)] 0 [3485] [] [] [] [] [3488,3489,3490,3487] CONDITIONAL_S
IDLE 3491 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3492 [(0,1)] D [] [] [] [] [] [] none
MERGE 3493 [(0,1),(0,0)] D [] [3496,3497,3498,3495] [] [] [((0,0),(0,1))] [] none
DISCARD 3494 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [3493] [] [] [] [((0,0),(0,1))] [3496,3497,3498,3495] CONDITIONAL_S
Y_MEAS 3496 [(0,1)] HALF_D_PLUS_2 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3497 [(0,0)] HALF_D_PLUS_2 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
DISCARD 3498 [(0,1)] 0 [3493] [] [] [] [] [3496,3497,3498,3495] CONDITIONAL_S
IDLE 3499 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3500 [(1,0)] D [] [] [] [] [] [] none
MERGE 3501 [(1,0),(0,0)] D [] [3504,3505,3506,3503] [] [] [((0,0),(1,0))] [] none
DISCARD 3502 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [3501] [] [] [] [((0,0),(1,0))] [3504,3505,3506,3503] CONDITIONAL_S
Y_MEAS 3504 [(1,0)] HALF_D_PLUS_2 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
IDLE 3505 [(0,0)] HALF_D_PLUS_2 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
DISCARD 3506 [(1,0)] 0 [3501] [] [] [] [] [3504,3505,3506,3503] CONDITIONAL_S
IDLE 3507 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3508 [(0,1)] D [] [] [] [] [] [] none
MERGE 3509 [(0,1),(0,0)] D [] [3512,3513,3514,3511] [] [] [((0,0),(0,1))] [] none
DISCARD 3510 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [3509] [] [] [] [((0,0),(0,1))] [3512,3513,3514,3511] CONDITIONAL_S
Y_MEAS 3512 [(0,1)] HALF_D_PLUS_2 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
IDLE 3513 [(0,0)] HALF_D_PLUS_2 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
DISCARD 3514 [(0,1)] 0 [3509] [] [] [] [] [3512,3513,3514,3511] CONDITIONAL_S
IDLE 3515 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3516 [(1,0)] D [] [] [] [] [] [] none
MERGE 3517 [(1,0),(0,0)] D [] [3520,3521,3522,3519] [] [] [((0,0),(1,0))] [] none
DISCARD 3518 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [3517] [] [] [] [((0,0),(1,0))] [3520,3521,3522,3519] CONDITIONAL_S
Y_MEAS 3520 [(1,0)] HALF_D_PLUS_2 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
IDLE 3521 [(0,0)] HALF_D_PLUS_2 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
DISCARD 3522 [(1,0)] 0 [3517] [] [] [] [] [3520,3521,3522,3519] CONDITIONAL_S
IDLE 3523 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 3524 [(0,1)] D [] [] [] [] [] [] none
MERGE 3525 [(0,1),(0,0)] D [] [3528,3529,3530,3527] [] [] [((0,0),(0,1))] [] none
DISCARD 3526 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [3525] [] [] [] [((0,0),(0,1))] [3528,3529,3530,3527] CONDITIONAL_S
Y_MEAS 3528 [(0,1)] HALF_D_PLUS_2 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
IDLE 3529 [(0,0)] HALF_D_PLUS_2 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
DISCARD 3530 [(0,1)] 0 [3525] [] [] [] [] [3528,3529,3530,3527] CONDITIONAL_S
IDLE 3531 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3532 [(1,0)] D [] [] [] [] [] [] none
MERGE 3533 [(1,0),(0,0)] D [] [3536,3537,3538,3535] [] [] [((0,0),(1,0))] [] none
DISCARD 3534 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [3533] [] [] [] [((0,0),(1,0))] [3536,3537,3538,3535] CONDITIONAL_S
Y_MEAS 3536 [(1,0)] HALF_D_PLUS_2 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
IDLE 3537 [(0,0)] HALF_D_PLUS_2 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
DISCARD 3538 [(1,0)] 0 [3533] [] [] [] [] [3536,3537,3538,3535] CONDITIONAL_S
IDLE 3539 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3540 [(0,1)] D [] [] [] [] [] [] none
MERGE 3541 [(0,1),(0,0)] D [] [3544,3545,3546,3543] [] [] [((0,0),(0,1))] [] none
DISCARD 3542 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [3541] [] [] [] [((0,0),(0,1))] [3544,3545,3546,3543] CONDITIONAL_S
Y_MEAS 3544 [(0,1)] HALF_D_PLUS_2 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3545 [(0,0)] HALF_D_PLUS_2 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
DISCARD 3546 [(0,1)] 0 [3541] [] [] [] [] [3544,3545,3546,3543] CONDITIONAL_S
IDLE 3547 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3548 [(1,0)] D [] [] [] [] [] [] none
MERGE 3549 [(1,0),(0,0)] D [] [3552,3553,3554,3551] [] [] [((0,0),(1,0))] [] none
DISCARD 3550 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [3549] [] [] [] [((0,0),(1,0))] [3552,3553,3554,3551] CONDITIONAL_S
Y_MEAS 3552 [(1,0)] HALF_D_PLUS_2 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
IDLE 3553 [(0,0)] HALF_D_PLUS_2 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
DISCARD 3554 [(1,0)] 0 [3549] [] [] [] [] [3552,3553,3554,3551] CONDITIONAL_S
IDLE 3555 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3556 [(0,1)] D [] [] [] [] [] [] none
MERGE 3557 [(0,1),(0,0)] D [] [3560,3561,3562,3559] [] [] [((0,0),(0,1))] [] none
DISCARD 3558 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [3557] [] [] [] [((0,0),(0,1))] [3560,3561,3562,3559] CONDITIONAL_S
Y_MEAS 3560 [(0,1)] HALF_D_PLUS_2 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
IDLE 3561 [(0,0)] HALF_D_PLUS_2 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
DISCARD 3562 [(0,1)] 0 [3557] [] [] [] [] [3560,3561,3562,3559] CONDITIONAL_S
IDLE 3563 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 3564 [(1,0)] D [] [] [] [] [] [] none
MERGE 3565 [(1,0),(0,0)] D [] [3568,3569,3570,3567] [] [] [((0,0),(1,0))] [] none
DISCARD 3566 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [3565] [] [] [] [((0,0),(1,0))] [3568,3569,3570,3567] CONDITIONAL_S
Y_MEAS 3568 [(1,0)] HALF_D_PLUS_2 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
IDLE 3569 [(0,0)] HALF_D_PLUS_2 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
DISCARD 3570 [(1,0)] 0 [3565] [] [] [] [] [3568,3569,3570,3567] CONDITIONAL_S
IDLE 3571 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 3572 [(0,1)] D [] [] [] [] [] [] none
MERGE 3573 [(0,1),(0,0)] D [] [3576,3577,3578,3575] [] [] [((0,0),(0,1))] [] none
DISCARD 3574 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [3573] [] [] [] [((0,0),(0,1))] [3576,3577,3578,3575] CONDITIONAL_S
Y_MEAS 3576 [(0,1)] HALF_D_PLUS_2 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
IDLE 3577 [(0,0)] HALF_D_PLUS_2 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
DISCARD 3578 [(0,1)] 0 [3573] [] [] [] [] [3576,3577,3578,3575] CONDITIONAL_S
IDLE 3579 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 3580 [(1,0)] D [] [] [] [] [] [] none
MERGE 3581 [(1,0),(0,0)] D [] [3584,3585,3586,3583] [] [] [((0,0),(1,0))] [] none
DISCARD 3582 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [3581] [] [] [] [((0,0),(1,0))] [3584,3585,3586,3583] CONDITIONAL_S
Y_MEAS 3584 [(1,0)] HALF_D_PLUS_2 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
IDLE 3585 [(0,0)] HALF_D_PLUS_2 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
DISCARD 3586 [(1,0)] 0 [3581] [] [] [] [] [3584,3585,3586,3583] CONDITIONAL_S
IDLE 3587 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3588 [(0,1)] D [] [] [] [] [] [] none
MERGE 3589 [(0,1),(0,0)] D [] [3592,3593,3594,3591] [] [] [((0,0),(0,1))] [] none
DISCARD 3590 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [3589] [] [] [] [((0,0),(0,1))] [3592,3593,3594,3591] CONDITIONAL_S
Y_MEAS 3592 [(0,1)] HALF_D_PLUS_2 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
IDLE 3593 [(0,0)] HALF_D_PLUS_2 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
DISCARD 3594 [(0,1)] 0 [3589] [] [] [] [] [3592,3593,3594,3591] CONDITIONAL_S
IDLE 3595 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 3596 [(1,0)] D [] [] [] [] [] [] none
MERGE 3597 [(1,0),(0,0)] D [] [3600,3601,3602,3599] [] [] [((0,0),(1,0))] [] none
DISCARD 3598 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [3597] [] [] [] [((0,0),(1,0))] [3600,3601,3602,3599] CONDITIONAL_S
Y_MEAS 3600 [(1,0)] HALF_D_PLUS_2 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3601 [(0,0)] HALF_D_PLUS_2 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
DISCARD 3602 [(1,0)] 0 [3597] [] [] [] [] [3600,3601,3602,3599] CONDITIONAL_S
IDLE 3603 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3604 [(0,1)] D [] [] [] [] [] [] none
MERGE 3605 [(0,1),(0,0)] D [] [3608,3609,3610,3607] [] [] [((0,0),(0,1))] [] none
DISCARD 3606 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [3605] [] [] [] [((0,0),(0,1))] [3608,3609,3610,3607] CONDITIONAL_S
Y_MEAS 3608 [(0,1)] HALF_D_PLUS_2 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
IDLE 3609 [(0,0)] HALF_D_PLUS_2 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
DISCARD 3610 [(0,1)] 0 [3605] [] [] [] [] [3608,3609,3610,3607] CONDITIONAL_S
IDLE 3611 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3612 [(1,0)] D [] [] [] [] [] [] none
MERGE 3613 [(1,0),(0,0)] D [] [3616,3617,3618,3615] [] [] [((0,0),(1,0))] [] none
DISCARD 3614 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [3613] [] [] [] [((0,0),(1,0))] [3616,3617,3618,3615] CONDITIONAL_S
Y_MEAS 3616 [(1,0)] HALF_D_PLUS_2 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
IDLE 3617 [(0,0)] HALF_D_PLUS_2 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
DISCARD 3618 [(1,0)] 0 [3613] [] [] [] [] [3616,3617,3618,3615] CONDITIONAL_S
IDLE 3619 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 3620 [(0,1)] D [] [] [] [] [] [] none
MERGE 3621 [(0,1),(0,0)] D [] [3624,3625,3626,3623] [] [] [((0,0),(0,1))] [] none
DISCARD 3622 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [3621] [] [] [] [((0,0),(0,1))] [3624,3625,3626,3623] CONDITIONAL_S
Y_MEAS 3624 [(0,1)] HALF_D_PLUS_2 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
IDLE 3625 [(0,0)] HALF_D_PLUS_2 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
DISCARD 3626 [(0,1)] 0 [3621] [] [] [] [] [3624,3625,3626,3623] CONDITIONAL_S
IDLE 3627 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3628 [(1,0)] D [] [] [] [] [] [] none
MERGE 3629 [(1,0),(0,0)] D [] [3632,3633,3634,3631] [] [] [((0,0),(1,0))] [] none
DISCARD 3630 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [3629] [] [] [] [((0,0),(1,0))] [3632,3633,3634,3631] CONDITIONAL_S
Y_MEAS 3632 [(1,0)] HALF_D_PLUS_2 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
IDLE 3633 [(0,0)] HALF_D_PLUS_2 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
DISCARD 3634 [(1,0)] 0 [3629] [] [] [] [] [3632,3633,3634,3631] CONDITIONAL_S
IDLE 3635 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3636 [(0,1)] D [] [] [] [] [] [] none
MERGE 3637 [(0,1),(0,0)] D [] [3640,3641,3642,3639] [] [] [((0,0),(0,1))] [] none
DISCARD 3638 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [3637] [] [] [] [((0,0),(0,1))] [3640,3641,3642,3639] CONDITIONAL_S
Y_MEAS 3640 [(0,1)] HALF_D_PLUS_2 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
IDLE 3641 [(0,0)] HALF_D_PLUS_2 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
DISCARD 3642 [(0,1)] 0 [3637] [] [] [] [] [3640,3641,3642,3639] CONDITIONAL_S
IDLE 3643 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3644 [(1,0)] D [] [] [] [] [] [] none
MERGE 3645 [(1,0),(0,0)] D [] [3648,3649,3650,3647] [] [] [((0,0),(1,0))] [] none
DISCARD 3646 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [3645] [] [] [] [((0,0),(1,0))] [3648,3649,3650,3647] CONDITIONAL_S
Y_MEAS 3648 [(1,0)] HALF_D_PLUS_2 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3649 [(0,0)] HALF_D_PLUS_2 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
DISCARD 3650 [(1,0)] 0 [3645] [] [] [] [] [3648,3649,3650,3647] CONDITIONAL_S
IDLE 3651 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3652 [(0,1)] D [] [] [] [] [] [] none
MERGE 3653 [(0,1),(0,0)] D [] [3656,3657,3658,3655] [] [] [((0,0),(0,1))] [] none
DISCARD 3654 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [3653] [] [] [] [((0,0),(0,1))] [3656,3657,3658,3655] CONDITIONAL_S
Y_MEAS 3656 [(0,1)] HALF_D_PLUS_2 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
IDLE 3657 [(0,0)] HALF_D_PLUS_2 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
DISCARD 3658 [(0,1)] 0 [3653] [] [] [] [] [3656,3657,3658,3655] CONDITIONAL_S
IDLE 3659 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 3660 [(1,0)] D [] [] [] [] [] [] none
MERGE 3661 [(1,0),(0,0)] D [] [3664,3665,3666,3663] [] [] [((0,0),(1,0))] [] none
DISCARD 3662 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [3661] [] [] [] [((0,0),(1,0))] [3664,3665,3666,3663] CONDITIONAL_S
Y_MEAS 3664 [(1,0)] HALF_D_PLUS_2 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
IDLE 3665 [(0,0)] HALF_D_PLUS_2 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
DISCARD 3666 [(1,0)] 0 [3661] [] [] [] [] [3664,3665,3666,3663] CONDITIONAL_S
IDLE 3667 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3668 [(0,1)] D [] [] [] [] [] [] none
MERGE 3669 [(0,1),(0,0)] D [] [3672,3673,3674,3671] [] [] [((0,0),(0,1))] [] none
DISCARD 3670 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [3669] [] [] [] [((0,0),(0,1))] [3672,3673,3674,3671] CONDITIONAL_S
Y_MEAS 3672 [(0,1)] HALF_D_PLUS_2 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
IDLE 3673 [(0,0)] HALF_D_PLUS_2 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
DISCARD 3674 [(0,1)] 0 [3669] [] [] [] [] [3672,3673,3674,3671] CONDITIONAL_S
IDLE 3675 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3676 [(1,0)] D [] [] [] [] [] [] none
MERGE 3677 [(1,0),(0,0)] D [] [3680,3681,3682,3679] [] [] [((0,0),(1,0))] [] none
DISCARD 3678 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [3677] [] [] [] [((0,0),(1,0))] [3680,3681,3682,3679] CONDITIONAL_S
Y_MEAS 3680 [(1,0)] HALF_D_PLUS_2 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
IDLE 3681 [(0,0)] HALF_D_PLUS_2 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
DISCARD 3682 [(1,0)] 0 [3677] [] [] [] [] [3680,3681,3682,3679] CONDITIONAL_S
IDLE 3683 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3684 [(0,1)] D [] [] [] [] [] [] none
MERGE 3685 [(0,1),(0,0)] D [] [3688,3689,3690,3687] [] [] [((0,0),(0,1))] [] none
DISCARD 3686 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [3685] [] [] [] [((0,0),(0,1))] [3688,3689,3690,3687] CONDITIONAL_S
Y_MEAS 3688 [(0,1)] HALF_D_PLUS_2 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
IDLE 3689 [(0,0)] HALF_D_PLUS_2 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
DISCARD 3690 [(0,1)] 0 [3685] [] [] [] [] [3688,3689,3690,3687] CONDITIONAL_S
IDLE 3691 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3692 [(1,0)] D [] [] [] [] [] [] none
MERGE 3693 [(1,0),(0,0)] D [] [3696,3697,3698,3695] [] [] [((0,0),(1,0))] [] none
DISCARD 3694 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [3693] [] [] [] [((0,0),(1,0))] [3696,3697,3698,3695] CONDITIONAL_S
Y_MEAS 3696 [(1,0)] HALF_D_PLUS_2 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
IDLE 3697 [(0,0)] HALF_D_PLUS_2 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
DISCARD 3698 [(1,0)] 0 [3693] [] [] [] [] [3696,3697,3698,3695] CONDITIONAL_S
IDLE 3699 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3700 [(0,1)] D [] [] [] [] [] [] none
MERGE 3701 [(0,1),(0,0)] D [] [3704,3705,3706,3703] [] [] [((0,0),(0,1))] [] none
DISCARD 3702 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [3701] [] [] [] [((0,0),(0,1))] [3704,3705,3706,3703] CONDITIONAL_S
Y_MEAS 3704 [(0,1)] HALF_D_PLUS_2 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
IDLE 3705 [(0,0)] HALF_D_PLUS_2 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
DISCARD 3706 [(0,1)] 0 [3701] [] [] [] [] [3704,3705,3706,3703] CONDITIONAL_S
IDLE 3707 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3708 [(1,0)] D [] [] [] [] [] [] none
MERGE 3709 [(1,0),(0,0)] D [] [3712,3713,3714,3711] [] [] [((0,0),(1,0))] [] none
DISCARD 3710 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [3709] [] [] [] [((0,0),(1,0))] [3712,3713,3714,3711] CONDITIONAL_S
Y_MEAS 3712 [(1,0)] HALF_D_PLUS_2 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3713 [(0,0)] HALF_D_PLUS_2 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
DISCARD 3714 [(1,0)] 0 [3709] [] [] [] [] [3712,3713,3714,3711] CONDITIONAL_S
IDLE 3715 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3716 [(0,1)] D [] [] [] [] [] [] none
MERGE 3717 [(0,1),(0,0)] D [] [3720,3721,3722,3719] [] [] [((0,0),(0,1))] [] none
DISCARD 3718 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [3717] [] [] [] [((0,0),(0,1))] [3720,3721,3722,3719] CONDITIONAL_S
Y_MEAS 3720 [(0,1)] HALF_D_PLUS_2 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
IDLE 3721 [(0,0)] HALF_D_PLUS_2 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
DISCARD 3722 [(0,1)] 0 [3717] [] [] [] [] [3720,3721,3722,3719] CONDITIONAL_S
IDLE 3723 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 3724 [(1,0)] D [] [] [] [] [] [] none
MERGE 3725 [(1,0),(0,0)] D [] [3728,3729,3730,3727] [] [] [((0,0),(1,0))] [] none
DISCARD 3726 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [3725] [] [] [] [((0,0),(1,0))] [3728,3729,3730,3727] CONDITIONAL_S
Y_MEAS 3728 [(1,0)] HALF_D_PLUS_2 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
IDLE 3729 [(0,0)] HALF_D_PLUS_2 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
DISCARD 3730 [(1,0)] 0 [3725] [] [] [] [] [3728,3729,3730,3727] CONDITIONAL_S
IDLE 3731 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 3732 [(0,1)] D [] [] [] [] [] [] none
MERGE 3733 [(0,1),(0,0)] D [] [3736,3737,3738,3735] [] [] [((0,0),(0,1))] [] none
DISCARD 3734 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [3733] [] [] [] [((0,0),(0,1))] [3736,3737,3738,3735] CONDITIONAL_S
Y_MEAS 3736 [(0,1)] HALF_D_PLUS_2 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
IDLE 3737 [(0,0)] HALF_D_PLUS_2 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
DISCARD 3738 [(0,1)] 0 [3733] [] [] [] [] [3736,3737,3738,3735] CONDITIONAL_S
IDLE 3739 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 3740 [(1,0)] D [] [] [] [] [] [] none
MERGE 3741 [(1,0),(0,0)] D [] [3744,3745,3746,3743] [] [] [((0,0),(1,0))] [] none
DISCARD 3742 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [3741] [] [] [] [((0,0),(1,0))] [3744,3745,3746,3743] CONDITIONAL_S
Y_MEAS 3744 [(1,0)] HALF_D_PLUS_2 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
IDLE 3745 [(0,0)] HALF_D_PLUS_2 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
DISCARD 3746 [(1,0)] 0 [3741] [] [] [] [] [3744,3745,3746,3743] CONDITIONAL_S
IDLE 3747 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 3748 [(0,1)] D [] [] [] [] [] [] none
MERGE 3749 [(0,1),(0,0)] D [] [3752,3753,3754,3751] [] [] [((0,0),(0,1))] [] none
DISCARD 3750 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [3749] [] [] [] [((0,0),(0,1))] [3752,3753,3754,3751] CONDITIONAL_S
Y_MEAS 3752 [(0,1)] HALF_D_PLUS_2 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
IDLE 3753 [(0,0)] HALF_D_PLUS_2 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
DISCARD 3754 [(0,1)] 0 [3749] [] [] [] [] [3752,3753,3754,3751] CONDITIONAL_S
IDLE 3755 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 3756 [(1,0)] D [] [] [] [] [] [] none
MERGE 3757 [(1,0),(0,0)] D [] [3760,3761,3762,3759] [] [] [((0,0),(1,0))] [] none
DISCARD 3758 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [3757] [] [] [] [((0,0),(1,0))] [3760,3761,3762,3759] CONDITIONAL_S
Y_MEAS 3760 [(1,0)] HALF_D_PLUS_2 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3761 [(0,0)] HALF_D_PLUS_2 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
DISCARD 3762 [(1,0)] 0 [3757] [] [] [] [] [3760,3761,3762,3759] CONDITIONAL_S
IDLE 3763 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3764 [(0,1)] D [] [] [] [] [] [] none
MERGE 3765 [(0,1),(0,0)] D [] [3768,3769,3770,3767] [] [] [((0,0),(0,1))] [] none
DISCARD 3766 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [3765] [] [] [] [((0,0),(0,1))] [3768,3769,3770,3767] CONDITIONAL_S
Y_MEAS 3768 [(0,1)] HALF_D_PLUS_2 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
IDLE 3769 [(0,0)] HALF_D_PLUS_2 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
DISCARD 3770 [(0,1)] 0 [3765] [] [] [] [] [3768,3769,3770,3767] CONDITIONAL_S
IDLE 3771 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3772 [(1,0)] D [] [] [] [] [] [] none
MERGE 3773 [(1,0),(0,0)] D [] [3776,3777,3778,3775] [] [] [((0,0),(1,0))] [] none
DISCARD 3774 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [3773] [] [] [] [((0,0),(1,0))] [3776,3777,3778,3775] CONDITIONAL_S
Y_MEAS 3776 [(1,0)] HALF_D_PLUS_2 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
IDLE 3777 [(0,0)] HALF_D_PLUS_2 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
DISCARD 3778 [(1,0)] 0 [3773] [] [] [] [] [3776,3777,3778,3775] CONDITIONAL_S
IDLE 3779 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3780 [(0,1)] D [] [] [] [] [] [] none
MERGE 3781 [(0,1),(0,0)] D [] [3784,3785,3786,3783] [] [] [((0,0),(0,1))] [] none
DISCARD 3782 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [3781] [] [] [] [((0,0),(0,1))] [3784,3785,3786,3783] CONDITIONAL_S
Y_MEAS 3784 [(0,1)] HALF_D_PLUS_2 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
IDLE 3785 [(0,0)] HALF_D_PLUS_2 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
DISCARD 3786 [(0,1)] 0 [3781] [] [] [] [] [3784,3785,3786,3783] CONDITIONAL_S
IDLE 3787 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 3788 [(1,0)] D [] [] [] [] [] [] none
MERGE 3789 [(1,0),(0,0)] D [] [3792,3793,3794,3791] [] [] [((0,0),(1,0))] [] none
DISCARD 3790 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [3789] [] [] [] [((0,0),(1,0))] [3792,3793,3794,3791] CONDITIONAL_S
Y_MEAS 3792 [(1,0)] HALF_D_PLUS_2 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
IDLE 3793 [(0,0)] HALF_D_PLUS_2 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
DISCARD 3794 [(1,0)] 0 [3789] [] [] [] [] [3792,3793,3794,3791] CONDITIONAL_S
IDLE 3795 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3796 [(0,1)] D [] [] [] [] [] [] none
MERGE 3797 [(0,1),(0,0)] D [] [3800,3801,3802,3799] [] [] [((0,0),(0,1))] [] none
DISCARD 3798 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [3797] [] [] [] [((0,0),(0,1))] [3800,3801,3802,3799] CONDITIONAL_S
Y_MEAS 3800 [(0,1)] HALF_D_PLUS_2 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
IDLE 3801 [(0,0)] HALF_D_PLUS_2 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
DISCARD 3802 [(0,1)] 0 [3797] [] [] [] [] [3800,3801,3802,3799] CONDITIONAL_S
IDLE 3803 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3804 [(1,0)] D [] [] [] [] [] [] none
MERGE 3805 [(1,0),(0,0)] D [] [3808,3809,3810,3807] [] [] [((0,0),(1,0))] [] none
DISCARD 3806 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [3805] [] [] [] [((0,0),(1,0))] [3808,3809,3810,3807] CONDITIONAL_S
Y_MEAS 3808 [(1,0)] HALF_D_PLUS_2 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3809 [(0,0)] HALF_D_PLUS_2 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
DISCARD 3810 [(1,0)] 0 [3805] [] [] [] [] [3808,3809,3810,3807] CONDITIONAL_S
IDLE 3811 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3812 [(0,1)] D [] [] [] [] [] [] none
MERGE 3813 [(0,1),(0,0)] D [] [3816,3817,3818,3815] [] [] [((0,0),(0,1))] [] none
DISCARD 3814 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [3813] [] [] [] [((0,0),(0,1))] [3816,3817,3818,3815] CONDITIONAL_S
Y_MEAS 3816 [(0,1)] HALF_D_PLUS_2 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
IDLE 3817 [(0,0)] HALF_D_PLUS_2 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
DISCARD 3818 [(0,1)] 0 [3813] [] [] [] [] [3816,3817,3818,3815] CONDITIONAL_S
IDLE 3819 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3820 [(1,0)] D [] [] [] [] [] [] none
MERGE 3821 [(1,0),(0,0)] D [] [3824,3825,3826,3823] [] [] [((0,0),(1,0))] [] none
DISCARD 3822 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [3821] [] [] [] [((0,0),(1,0))] [3824,3825,3826,3823] CONDITIONAL_S
Y_MEAS 3824 [(1,0)] HALF_D_PLUS_2 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
IDLE 3825 [(0,0)] HALF_D_PLUS_2 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
DISCARD 3826 [(1,0)] 0 [3821] [] [] [] [] [3824,3825,3826,3823] CONDITIONAL_S
IDLE 3827 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3828 [(0,1)] D [] [] [] [] [] [] none
MERGE 3829 [(0,1),(0,0)] D [] [3832,3833,3834,3831] [] [] [((0,0),(0,1))] [] none
DISCARD 3830 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [3829] [] [] [] [((0,0),(0,1))] [3832,3833,3834,3831] CONDITIONAL_S
Y_MEAS 3832 [(0,1)] HALF_D_PLUS_2 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
IDLE 3833 [(0,0)] HALF_D_PLUS_2 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
DISCARD 3834 [(0,1)] 0 [3829] [] [] [] [] [3832,3833,3834,3831] CONDITIONAL_S
IDLE 3835 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 3836 [(1,0)] D [] [] [] [] [] [] none
MERGE 3837 [(1,0),(0,0)] D [] [3840,3841,3842,3839] [] [] [((0,0),(1,0))] [] none
DISCARD 3838 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [3837] [] [] [] [((0,0),(1,0))] [3840,3841,3842,3839] CONDITIONAL_S
Y_MEAS 3840 [(1,0)] HALF_D_PLUS_2 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3841 [(0,0)] HALF_D_PLUS_2 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
DISCARD 3842 [(1,0)] 0 [3837] [] [] [] [] [3840,3841,3842,3839] CONDITIONAL_S
IDLE 3843 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 3844 [(0,1)] D [] [] [] [] [] [] none
MERGE 3845 [(0,1),(0,0)] D [] [3848,3849,3850,3847] [] [] [((0,0),(0,1))] [] none
DISCARD 3846 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [3845] [] [] [] [((0,0),(0,1))] [3848,3849,3850,3847] CONDITIONAL_S
Y_MEAS 3848 [(0,1)] HALF_D_PLUS_2 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
IDLE 3849 [(0,0)] HALF_D_PLUS_2 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
DISCARD 3850 [(0,1)] 0 [3845] [] [] [] [] [3848,3849,3850,3847] CONDITIONAL_S
IDLE 3851 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3852 [(1,0)] D [] [] [] [] [] [] none
MERGE 3853 [(1,0),(0,0)] D [] [3856,3857,3858,3855] [] [] [((0,0),(1,0))] [] none
DISCARD 3854 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [3853] [] [] [] [((0,0),(1,0))] [3856,3857,3858,3855] CONDITIONAL_S
Y_MEAS 3856 [(1,0)] HALF_D_PLUS_2 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
IDLE 3857 [(0,0)] HALF_D_PLUS_2 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
DISCARD 3858 [(1,0)] 0 [3853] [] [] [] [] [3856,3857,3858,3855] CONDITIONAL_S
IDLE 3859 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 3860 [(0,1)] D [] [] [] [] [] [] none
MERGE 3861 [(0,1),(0,0)] D [] [3864,3865,3866,3863] [] [] [((0,0),(0,1))] [] none
DISCARD 3862 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [3861] [] [] [] [((0,0),(0,1))] [3864,3865,3866,3863] CONDITIONAL_S
Y_MEAS 3864 [(0,1)] HALF_D_PLUS_2 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
IDLE 3865 [(0,0)] HALF_D_PLUS_2 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
DISCARD 3866 [(0,1)] 0 [3861] [] [] [] [] [3864,3865,3866,3863] CONDITIONAL_S
IDLE 3867 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 3868 [(1,0)] D [] [] [] [] [] [] none
MERGE 3869 [(1,0),(0,0)] D [] [3872,3873,3874,3871] [] [] [((0,0),(1,0))] [] none
DISCARD 3870 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [3869] [] [] [] [((0,0),(1,0))] [3872,3873,3874,3871] CONDITIONAL_S
Y_MEAS 3872 [(1,0)] HALF_D_PLUS_2 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
IDLE 3873 [(0,0)] HALF_D_PLUS_2 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
DISCARD 3874 [(1,0)] 0 [3869] [] [] [] [] [3872,3873,3874,3871] CONDITIONAL_S
IDLE 3875 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 3876 [(0,1)] D [] [] [] [] [] [] none
MERGE 3877 [(0,1),(0,0)] D [] [3880,3881,3882,3879] [] [] [((0,0),(0,1))] [] none
DISCARD 3878 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [3877] [] [] [] [((0,0),(0,1))] [3880,3881,3882,3879] CONDITIONAL_S
Y_MEAS 3880 [(0,1)] HALF_D_PLUS_2 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
IDLE 3881 [(0,0)] HALF_D_PLUS_2 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
DISCARD 3882 [(0,1)] 0 [3877] [] [] [] [] [3880,3881,3882,3879] CONDITIONAL_S
IDLE 3883 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3884 [(1,0)] D [] [] [] [] [] [] none
MERGE 3885 [(1,0),(0,0)] D [] [3888,3889,3890,3887] [] [] [((0,0),(1,0))] [] none
DISCARD 3886 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [3885] [] [] [] [((0,0),(1,0))] [3888,3889,3890,3887] CONDITIONAL_S
Y_MEAS 3888 [(1,0)] HALF_D_PLUS_2 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
IDLE 3889 [(0,0)] HALF_D_PLUS_2 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
DISCARD 3890 [(1,0)] 0 [3885] [] [] [] [] [3888,3889,3890,3887] CONDITIONAL_S
IDLE 3891 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 3892 [(0,1)] D [] [] [] [] [] [] none
MERGE 3893 [(0,1),(0,0)] D [] [3896,3897,3898,3895] [] [] [((0,0),(0,1))] [] none
DISCARD 3894 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [3893] [] [] [] [((0,0),(0,1))] [3896,3897,3898,3895] CONDITIONAL_S
Y_MEAS 3896 [(0,1)] HALF_D_PLUS_2 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
IDLE 3897 [(0,0)] HALF_D_PLUS_2 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
DISCARD 3898 [(0,1)] 0 [3893] [] [] [] [] [3896,3897,3898,3895] CONDITIONAL_S
IDLE 3899 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 3900 [(1,0)] D [] [] [] [] [] [] none
MERGE 3901 [(1,0),(0,0)] D [] [3904,3905,3906,3903] [] [] [((0,0),(1,0))] [] none
DISCARD 3902 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [3901] [] [] [] [((0,0),(1,0))] [3904,3905,3906,3903] CONDITIONAL_S
Y_MEAS 3904 [(1,0)] HALF_D_PLUS_2 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
IDLE 3905 [(0,0)] HALF_D_PLUS_2 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
DISCARD 3906 [(1,0)] 0 [3901] [] [] [] [] [3904,3905,3906,3903] CONDITIONAL_S
IDLE 3907 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3908 [(0,1)] D [] [] [] [] [] [] none
MERGE 3909 [(0,1),(0,0)] D [] [3912,3913,3914,3911] [] [] [((0,0),(0,1))] [] none
DISCARD 3910 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [3909] [] [] [] [((0,0),(0,1))] [3912,3913,3914,3911] CONDITIONAL_S
Y_MEAS 3912 [(0,1)] HALF_D_PLUS_2 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
IDLE 3913 [(0,0)] HALF_D_PLUS_2 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
DISCARD 3914 [(0,1)] 0 [3909] [] [] [] [] [3912,3913,3914,3911] CONDITIONAL_S
IDLE 3915 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 3916 [(1,0)] D [] [] [] [] [] [] none
MERGE 3917 [(1,0),(0,0)] D [] [3920,3921,3922,3919] [] [] [((0,0),(1,0))] [] none
DISCARD 3918 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [3917] [] [] [] [((0,0),(1,0))] [3920,3921,3922,3919] CONDITIONAL_S
Y_MEAS 3920 [(1,0)] HALF_D_PLUS_2 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
IDLE 3921 [(0,0)] HALF_D_PLUS_2 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
DISCARD 3922 [(1,0)] 0 [3917] [] [] [] [] [3920,3921,3922,3919] CONDITIONAL_S
IDLE 3923 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3924 [(0,1)] D [] [] [] [] [] [] none
MERGE 3925 [(0,1),(0,0)] D [] [3928,3929,3930,3927] [] [] [((0,0),(0,1))] [] none
DISCARD 3926 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [3925] [] [] [] [((0,0),(0,1))] [3928,3929,3930,3927] CONDITIONAL_S
Y_MEAS 3928 [(0,1)] HALF_D_PLUS_2 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
IDLE 3929 [(0,0)] HALF_D_PLUS_2 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
DISCARD 3930 [(0,1)] 0 [3925] [] [] [] [] [3928,3929,3930,3927] CONDITIONAL_S
IDLE 3931 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3932 [(1,0)] D [] [] [] [] [] [] none
MERGE 3933 [(1,0),(0,0)] D [] [3936,3937,3938,3935] [] [] [((0,0),(1,0))] [] none
DISCARD 3934 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [3933] [] [] [] [((0,0),(1,0))] [3936,3937,3938,3935] CONDITIONAL_S
Y_MEAS 3936 [(1,0)] HALF_D_PLUS_2 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
IDLE 3937 [(0,0)] HALF_D_PLUS_2 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
DISCARD 3938 [(1,0)] 0 [3933] [] [] [] [] [3936,3937,3938,3935] CONDITIONAL_S
IDLE 3939 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3940 [(0,1)] D [] [] [] [] [] [] none
MERGE 3941 [(0,1),(0,0)] D [] [3944,3945,3946,3943] [] [] [((0,0),(0,1))] [] none
DISCARD 3942 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [3941] [] [] [] [((0,0),(0,1))] [3944,3945,3946,3943] CONDITIONAL_S
Y_MEAS 3944 [(0,1)] HALF_D_PLUS_2 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
IDLE 3945 [(0,0)] HALF_D_PLUS_2 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
DISCARD 3946 [(0,1)] 0 [3941] [] [] [] [] [3944,3945,3946,3943] CONDITIONAL_S
IDLE 3947 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3948 [(1,0)] D [] [] [] [] [] [] none
MERGE 3949 [(1,0),(0,0)] D [] [3952,3953,3954,3951] [] [] [((0,0),(1,0))] [] none
DISCARD 3950 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [3949] [] [] [] [((0,0),(1,0))] [3952,3953,3954,3951] CONDITIONAL_S
Y_MEAS 3952 [(1,0)] HALF_D_PLUS_2 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
IDLE 3953 [(0,0)] HALF_D_PLUS_2 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
DISCARD 3954 [(1,0)] 0 [3949] [] [] [] [] [3952,3953,3954,3951] CONDITIONAL_S
IDLE 3955 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3956 [(0,1)] D [] [] [] [] [] [] none
MERGE 3957 [(0,1),(0,0)] D [] [3960,3961,3962,3959] [] [] [((0,0),(0,1))] [] none
DISCARD 3958 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [3957] [] [] [] [((0,0),(0,1))] [3960,3961,3962,3959] CONDITIONAL_S
Y_MEAS 3960 [(0,1)] HALF_D_PLUS_2 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
IDLE 3961 [(0,0)] HALF_D_PLUS_2 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
DISCARD 3962 [(0,1)] 0 [3957] [] [] [] [] [3960,3961,3962,3959] CONDITIONAL_S
IDLE 3963 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3964 [(1,0)] D [] [] [] [] [] [] none
MERGE 3965 [(1,0),(0,0)] D [] [3968,3969,3970,3967] [] [] [((0,0),(1,0))] [] none
DISCARD 3966 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [3965] [] [] [] [((0,0),(1,0))] [3968,3969,3970,3967] CONDITIONAL_S
Y_MEAS 3968 [(1,0)] HALF_D_PLUS_2 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
IDLE 3969 [(0,0)] HALF_D_PLUS_2 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
DISCARD 3970 [(1,0)] 0 [3965] [] [] [] [] [3968,3969,3970,3967] CONDITIONAL_S
IDLE 3971 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3972 [(0,1)] D [] [] [] [] [] [] none
MERGE 3973 [(0,1),(0,0)] D [] [3976,3977,3978,3975] [] [] [((0,0),(0,1))] [] none
DISCARD 3974 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [3973] [] [] [] [((0,0),(0,1))] [3976,3977,3978,3975] CONDITIONAL_S
Y_MEAS 3976 [(0,1)] HALF_D_PLUS_2 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
IDLE 3977 [(0,0)] HALF_D_PLUS_2 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
DISCARD 3978 [(0,1)] 0 [3973] [] [] [] [] [3976,3977,3978,3975] CONDITIONAL_S
IDLE 3979 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 3980 [(1,0)] D [] [] [] [] [] [] none
MERGE 3981 [(1,0),(0,0)] D [] [3984,3985,3986,3983] [] [] [((0,0),(1,0))] [] none
DISCARD 3982 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [3981] [] [] [] [((0,0),(1,0))] [3984,3985,3986,3983] CONDITIONAL_S
Y_MEAS 3984 [(1,0)] HALF_D_PLUS_2 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
IDLE 3985 [(0,0)] HALF_D_PLUS_2 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
DISCARD 3986 [(1,0)] 0 [3981] [] [] [] [] [3984,3985,3986,3983] CONDITIONAL_S
IDLE 3987 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 3988 [(0,1)] D [] [] [] [] [] [] none
MERGE 3989 [(0,1),(0,0)] D [] [3992,3993,3994,3991] [] [] [((0,0),(0,1))] [] none
DISCARD 3990 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [3989] [] [] [] [((0,0),(0,1))] [3992,3993,3994,3991] CONDITIONAL_S
Y_MEAS 3992 [(0,1)] HALF_D_PLUS_2 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
IDLE 3993 [(0,0)] HALF_D_PLUS_2 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
DISCARD 3994 [(0,1)] 0 [3989] [] [] [] [] [3992,3993,3994,3991] CONDITIONAL_S
IDLE 3995 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3996 [(1,0)] D [] [] [] [] [] [] none
MERGE 3997 [(1,0),(0,0)] D [] [4000,4001,4002,3999] [] [] [((0,0),(1,0))] [] none
DISCARD 3998 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [3997] [] [] [] [((0,0),(1,0))] [4000,4001,4002,3999] CONDITIONAL_S
Y_MEAS 4000 [(1,0)] HALF_D_PLUS_2 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
IDLE 4001 [(0,0)] HALF_D_PLUS_2 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
DISCARD 4002 [(1,0)] 0 [3997] [] [] [] [] [4000,4001,4002,3999] CONDITIONAL_S
IDLE 4003 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4004 [(0,1)] D [] [] [] [] [] [] none
MERGE 4005 [(0,1),(0,0)] D [] [4008,4009,4010,4007] [] [] [((0,0),(0,1))] [] none
DISCARD 4006 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [4005] [] [] [] [((0,0),(0,1))] [4008,4009,4010,4007] CONDITIONAL_S
Y_MEAS 4008 [(0,1)] HALF_D_PLUS_2 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
IDLE 4009 [(0,0)] HALF_D_PLUS_2 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
DISCARD 4010 [(0,1)] 0 [4005] [] [] [] [] [4008,4009,4010,4007] CONDITIONAL_S
IDLE 4011 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4012 [(1,0)] D [] [] [] [] [] [] none
MERGE 4013 [(1,0),(0,0)] D [] [4016,4017,4018,4015] [] [] [((0,0),(1,0))] [] none
DISCARD 4014 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [4013] [] [] [] [((0,0),(1,0))] [4016,4017,4018,4015] CONDITIONAL_S
Y_MEAS 4016 [(1,0)] HALF_D_PLUS_2 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
IDLE 4017 [(0,0)] HALF_D_PLUS_2 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
DISCARD 4018 [(1,0)] 0 [4013] [] [] [] [] [4016,4017,4018,4015] CONDITIONAL_S
IDLE 4019 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4020 [(0,1)] D [] [] [] [] [] [] none
MERGE 4021 [(0,1),(0,0)] D [] [4024,4025,4026,4023] [] [] [((0,0),(0,1))] [] none
DISCARD 4022 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [4021] [] [] [] [((0,0),(0,1))] [4024,4025,4026,4023] CONDITIONAL_S
Y_MEAS 4024 [(0,1)] HALF_D_PLUS_2 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
IDLE 4025 [(0,0)] HALF_D_PLUS_2 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
DISCARD 4026 [(0,1)] 0 [4021] [] [] [] [] [4024,4025,4026,4023] CONDITIONAL_S
IDLE 4027 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4028 [(1,0)] D [] [] [] [] [] [] none
MERGE 4029 [(1,0),(0,0)] D [] [4032,4033,4034,4031] [] [] [((0,0),(1,0))] [] none
DISCARD 4030 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [4029] [] [] [] [((0,0),(1,0))] [4032,4033,4034,4031] CONDITIONAL_S
Y_MEAS 4032 [(1,0)] HALF_D_PLUS_2 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
IDLE 4033 [(0,0)] HALF_D_PLUS_2 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
DISCARD 4034 [(1,0)] 0 [4029] [] [] [] [] [4032,4033,4034,4031] CONDITIONAL_S
IDLE 4035 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4036 [(0,1)] D [] [] [] [] [] [] none
MERGE 4037 [(0,1),(0,0)] D [] [4040,4041,4042,4039] [] [] [((0,0),(0,1))] [] none
DISCARD 4038 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [4037] [] [] [] [((0,0),(0,1))] [4040,4041,4042,4039] CONDITIONAL_S
Y_MEAS 4040 [(0,1)] HALF_D_PLUS_2 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
IDLE 4041 [(0,0)] HALF_D_PLUS_2 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
DISCARD 4042 [(0,1)] 0 [4037] [] [] [] [] [4040,4041,4042,4039] CONDITIONAL_S
IDLE 4043 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 4044 [(1,0)] D [] [] [] [] [] [] none
MERGE 4045 [(1,0),(0,0)] D [] [4048,4049,4050,4047] [] [] [((0,0),(1,0))] [] none
DISCARD 4046 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [4045] [] [] [] [((0,0),(1,0))] [4048,4049,4050,4047] CONDITIONAL_S
Y_MEAS 4048 [(1,0)] HALF_D_PLUS_2 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
IDLE 4049 [(0,0)] HALF_D_PLUS_2 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
DISCARD 4050 [(1,0)] 0 [4045] [] [] [] [] [4048,4049,4050,4047] CONDITIONAL_S
IDLE 4051 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4052 [(0,1)] D [] [] [] [] [] [] none
MERGE 4053 [(0,1),(0,0)] D [] [4056,4057,4058,4055] [] [] [((0,0),(0,1))] [] none
DISCARD 4054 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [4053] [] [] [] [((0,0),(0,1))] [4056,4057,4058,4055] CONDITIONAL_S
Y_MEAS 4056 [(0,1)] HALF_D_PLUS_2 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
IDLE 4057 [(0,0)] HALF_D_PLUS_2 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
DISCARD 4058 [(0,1)] 0 [4053] [] [] [] [] [4056,4057,4058,4055] CONDITIONAL_S
IDLE 4059 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4060 [(1,0)] D [] [] [] [] [] [] none
MERGE 4061 [(1,0),(0,0)] D [] [4064,4065,4066,4063] [] [] [((0,0),(1,0))] [] none
DISCARD 4062 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [4061] [] [] [] [((0,0),(1,0))] [4064,4065,4066,4063] CONDITIONAL_S
Y_MEAS 4064 [(1,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4065 [(0,0)] HALF_D_PLUS_2 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
DISCARD 4066 [(1,0)] 0 [4061] [] [] [] [] [4064,4065,4066,4063] CONDITIONAL_S
IDLE 4067 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4068 [(0,1)] D [] [] [] [] [] [] none
MERGE 4069 [(0,1),(0,0)] D [] [4072,4073,4074,4071] [] [] [((0,0),(0,1))] [] none
DISCARD 4070 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [4069] [] [] [] [((0,0),(0,1))] [4072,4073,4074,4071] CONDITIONAL_S
Y_MEAS 4072 [(0,1)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4073 [(0,0)] HALF_D_PLUS_2 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
DISCARD 4074 [(0,1)] 0 [4069] [] [] [] [] [4072,4073,4074,4071] CONDITIONAL_S
IDLE 4075 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 4076 [(1,0)] D [] [] [] [] [] [] none
MERGE 4077 [(1,0),(0,0)] D [] [4080,4081,4082,4079] [] [] [((0,0),(1,0))] [] none
DISCARD 4078 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [4077] [] [] [] [((0,0),(1,0))] [4080,4081,4082,4079] CONDITIONAL_S
Y_MEAS 4080 [(1,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4081 [(0,0)] HALF_D_PLUS_2 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
DISCARD 4082 [(1,0)] 0 [4077] [] [] [] [] [4080,4081,4082,4079] CONDITIONAL_S
IDLE 4083 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4084 [(0,1)] D [] [] [] [] [] [] none
MERGE 4085 [(0,1),(0,0)] D [] [4088,4089,4090,4087] [] [] [((0,0),(0,1))] [] none
DISCARD 4086 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [4085] [] [] [] [((0,0),(0,1))] [4088,4089,4090,4087] CONDITIONAL_S
Y_MEAS 4088 [(0,1)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4089 [(0,0)] HALF_D_PLUS_2 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
DISCARD 4090 [(0,1)] 0 [4085] [] [] [] [] [4088,4089,4090,4087] CONDITIONAL_S
IDLE 4091 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4092 [(1,0)] D [] [] [] [] [] [] none
MERGE 4093 [(1,0),(0,0)] D [] [4096,4097,4098,4095] [] [] [((0,0),(1,0))] [] none
DISCARD 4094 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [4093] [] [] [] [((0,0),(1,0))] [4096,4097,4098,4095] CONDITIONAL_S
Y_MEAS 4096 [(1,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4097 [(0,0)] HALF_D_PLUS_2 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
DISCARD 4098 [(1,0)] 0 [4093] [] [] [] [] [4096,4097,4098,4095] CONDITIONAL_S
IDLE 4099 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4100 [(0,1)] D [] [] [] [] [] [] none
MERGE 4101 [(0,1),(0,0)] D [] [4104,4105,4106,4103] [] [] [((0,0),(0,1))] [] none
DISCARD 4102 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [4101] [] [] [] [((0,0),(0,1))] [4104,4105,4106,4103] CONDITIONAL_S
Y_MEAS 4104 [(0,1)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4105 [(0,0)] HALF_D_PLUS_2 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
DISCARD 4106 [(0,1)] 0 [4101] [] [] [] [] [4104,4105,4106,4103] CONDITIONAL_S
IDLE 4107 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4108 [(1,0)] D [] [] [] [] [] [] none
MERGE 4109 [(1,0),(0,0)] D [] [4112,4113,4114,4111] [] [] [((0,0),(1,0))] [] none
DISCARD 4110 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [4109] [] [] [] [((0,0),(1,0))] [4112,4113,4114,4111] CONDITIONAL_S
Y_MEAS 4112 [(1,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4113 [(0,0)] HALF_D_PLUS_2 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
DISCARD 4114 [(1,0)] 0 [4109] [] [] [] [] [4112,4113,4114,4111] CONDITIONAL_S
IDLE 4115 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4116 [(0,1)] D [] [] [] [] [] [] none
MERGE 4117 [(0,1),(0,0)] D [] [4120,4121,4122,4119] [] [] [((0,0),(0,1))] [] none
DISCARD 4118 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [4117] [] [] [] [((0,0),(0,1))] [4120,4121,4122,4119] CONDITIONAL_S
Y_MEAS 4120 [(0,1)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4121 [(0,0)] HALF_D_PLUS_2 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
DISCARD 4122 [(0,1)] 0 [4117] [] [] [] [] [4120,4121,4122,4119] CONDITIONAL_S
IDLE 4123 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4124 [(1,0)] D [] [] [] [] [] [] none
MERGE 4125 [(1,0),(0,0)] D [] [4128,4129,4130,4127] [] [] [((0,0),(1,0))] [] none
DISCARD 4126 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [4125] [] [] [] [((0,0),(1,0))] [4128,4129,4130,4127] CONDITIONAL_S
Y_MEAS 4128 [(1,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4129 [(0,0)] HALF_D_PLUS_2 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
DISCARD 4130 [(1,0)] 0 [4125] [] [] [] [] [4128,4129,4130,4127] CONDITIONAL_S
IDLE 4131 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4132 [(0,1)] D [] [] [] [] [] [] none
MERGE 4133 [(0,1),(0,0)] D [] [4136,4137,4138,4135] [] [] [((0,0),(0,1))] [] none
DISCARD 4134 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [4133] [] [] [] [((0,0),(0,1))] [4136,4137,4138,4135] CONDITIONAL_S
Y_MEAS 4136 [(0,1)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4137 [(0,0)] HALF_D_PLUS_2 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
DISCARD 4138 [(0,1)] 0 [4133] [] [] [] [] [4136,4137,4138,4135] CONDITIONAL_S
IDLE 4139 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4140 [(1,0)] D [] [] [] [] [] [] none
MERGE 4141 [(1,0),(0,0)] D [] [4144,4145,4146,4143] [] [] [((0,0),(1,0))] [] none
DISCARD 4142 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [4141] [] [] [] [((0,0),(1,0))] [4144,4145,4146,4143] CONDITIONAL_S
Y_MEAS 4144 [(1,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4145 [(0,0)] HALF_D_PLUS_2 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
DISCARD 4146 [(1,0)] 0 [4141] [] [] [] [] [4144,4145,4146,4143] CONDITIONAL_S
IDLE 4147 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 4148 [(0,1)] D [] [] [] [] [] [] none
MERGE 4149 [(0,1),(0,0)] D [] [4152,4153,4154,4151] [] [] [((0,0),(0,1))] [] none
DISCARD 4150 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [4149] [] [] [] [((0,0),(0,1))] [4152,4153,4154,4151] CONDITIONAL_S
Y_MEAS 4152 [(0,1)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4153 [(0,0)] HALF_D_PLUS_2 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
DISCARD 4154 [(0,1)] 0 [4149] [] [] [] [] [4152,4153,4154,4151] CONDITIONAL_S
IDLE 4155 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4156 [(1,0)] D [] [] [] [] [] [] none
MERGE 4157 [(1,0),(0,0)] D [] [4160,4161,4162,4159] [] [] [((0,0),(1,0))] [] none
DISCARD 4158 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [4157] [] [] [] [((0,0),(1,0))] [4160,4161,4162,4159] CONDITIONAL_S
Y_MEAS 4160 [(1,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4161 [(0,0)] HALF_D_PLUS_2 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
DISCARD 4162 [(1,0)] 0 [4157] [] [] [] [] [4160,4161,4162,4159] CONDITIONAL_S
IDLE 4163 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4164 [(0,1)] D [] [] [] [] [] [] none
MERGE 4165 [(0,1),(0,0)] D [] [4168,4169,4170,4167] [] [] [((0,0),(0,1))] [] none
DISCARD 4166 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [4165] [] [] [] [((0,0),(0,1))] [4168,4169,4170,4167] CONDITIONAL_S
Y_MEAS 4168 [(0,1)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4169 [(0,0)] HALF_D_PLUS_2 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
DISCARD 4170 [(0,1)] 0 [4165] [] [] [] [] [4168,4169,4170,4167] CONDITIONAL_S
IDLE 4171 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 4172 [(1,0)] D [] [] [] [] [] [] none
MERGE 4173 [(1,0),(0,0)] D [] [4176,4177,4178,4175] [] [] [((0,0),(1,0))] [] none
DISCARD 4174 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [4173] [] [] [] [((0,0),(1,0))] [4176,4177,4178,4175] CONDITIONAL_S
Y_MEAS 4176 [(1,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4177 [(0,0)] HALF_D_PLUS_2 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
DISCARD 4178 [(1,0)] 0 [4173] [] [] [] [] [4176,4177,4178,4175] CONDITIONAL_S
IDLE 4179 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 4180 [(0,1)] D [] [] [] [] [] [] none
MERGE 4181 [(0,1),(0,0)] D [] [4184,4185,4186,4183] [] [] [((0,0),(0,1))] [] none
DISCARD 4182 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [4181] [] [] [] [((0,0),(0,1))] [4184,4185,4186,4183] CONDITIONAL_S
Y_MEAS 4184 [(0,1)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4185 [(0,0)] HALF_D_PLUS_2 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
DISCARD 4186 [(0,1)] 0 [4181] [] [] [] [] [4184,4185,4186,4183] CONDITIONAL_S
IDLE 4187 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4188 [(1,0)] D [] [] [] [] [] [] none
MERGE 4189 [(1,0),(0,0)] D [] [4192,4193,4194,4191] [] [] [((0,0),(1,0))] [] none
DISCARD 4190 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [4189] [] [] [] [((0,0),(1,0))] [4192,4193,4194,4191] CONDITIONAL_S
Y_MEAS 4192 [(1,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4193 [(0,0)] HALF_D_PLUS_2 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
DISCARD 4194 [(1,0)] 0 [4189] [] [] [] [] [4192,4193,4194,4191] CONDITIONAL_S
IDLE 4195 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4196 [(0,1)] D [] [] [] [] [] [] none
MERGE 4197 [(0,1),(0,0)] D [] [4200,4201,4202,4199] [] [] [((0,0),(0,1))] [] none
DISCARD 4198 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [4197] [] [] [] [((0,0),(0,1))] [4200,4201,4202,4199] CONDITIONAL_S
Y_MEAS 4200 [(0,1)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4201 [(0,0)] HALF_D_PLUS_2 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
DISCARD 4202 [(0,1)] 0 [4197] [] [] [] [] [4200,4201,4202,4199] CONDITIONAL_S
IDLE 4203 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4204 [(1,0)] D [] [] [] [] [] [] none
MERGE 4205 [(1,0),(0,0)] D [] [4208,4209,4210,4207] [] [] [((0,0),(1,0))] [] none
DISCARD 4206 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [4205] [] [] [] [((0,0),(1,0))] [4208,4209,4210,4207] CONDITIONAL_S
Y_MEAS 4208 [(1,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4209 [(0,0)] HALF_D_PLUS_2 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
DISCARD 4210 [(1,0)] 0 [4205] [] [] [] [] [4208,4209,4210,4207] CONDITIONAL_S
IDLE 4211 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4212 [(0,1)] D [] [] [] [] [] [] none
MERGE 4213 [(0,1),(0,0)] D [] [4216,4217,4218,4215] [] [] [((0,0),(0,1))] [] none
DISCARD 4214 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [4213] [] [] [] [((0,0),(0,1))] [4216,4217,4218,4215] CONDITIONAL_S
Y_MEAS 4216 [(0,1)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4217 [(0,0)] HALF_D_PLUS_2 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
DISCARD 4218 [(0,1)] 0 [4213] [] [] [] [] [4216,4217,4218,4215] CONDITIONAL_S
IDLE 4219 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 4220 [(1,0)] D [] [] [] [] [] [] none
MERGE 4221 [(1,0),(0,0)] D [] [4224,4225,4226,4223] [] [] [((0,0),(1,0))] [] none
DISCARD 4222 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [4221] [] [] [] [((0,0),(1,0))] [4224,4225,4226,4223] CONDITIONAL_S
Y_MEAS 4224 [(1,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4225 [(0,0)] HALF_D_PLUS_2 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
DISCARD 4226 [(1,0)] 0 [4221] [] [] [] [] [4224,4225,4226,4223] CONDITIONAL_S
IDLE 4227 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4228 [(0,1)] D [] [] [] [] [] [] none
MERGE 4229 [(0,1),(0,0)] D [] [4232,4233,4234,4231] [] [] [((0,0),(0,1))] [] none
DISCARD 4230 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [4229] [] [] [] [((0,0),(0,1))] [4232,4233,4234,4231] CONDITIONAL_S
Y_MEAS 4232 [(0,1)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4233 [(0,0)] HALF_D_PLUS_2 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
DISCARD 4234 [(0,1)] 0 [4229] [] [] [] [] [4232,4233,4234,4231] CONDITIONAL_S
IDLE 4235 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4236 [(1,0)] D [] [] [] [] [] [] none
MERGE 4237 [(1,0),(0,0)] D [] [4240,4241,4242,4239] [] [] [((0,0),(1,0))] [] none
DISCARD 4238 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [4237] [] [] [] [((0,0),(1,0))] [4240,4241,4242,4239] CONDITIONAL_S
Y_MEAS 4240 [(1,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4241 [(0,0)] HALF_D_PLUS_2 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
DISCARD 4242 [(1,0)] 0 [4237] [] [] [] [] [4240,4241,4242,4239] CONDITIONAL_S
IDLE 4243 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4244 [(0,1)] D [] [] [] [] [] [] none
MERGE 4245 [(0,1),(0,0)] D [] [4248,4249,4250,4247] [] [] [((0,0),(0,1))] [] none
DISCARD 4246 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [4245] [] [] [] [((0,0),(0,1))] [4248,4249,4250,4247] CONDITIONAL_S
Y_MEAS 4248 [(0,1)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4249 [(0,0)] HALF_D_PLUS_2 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
DISCARD 4250 [(0,1)] 0 [4245] [] [] [] [] [4248,4249,4250,4247] CONDITIONAL_S
IDLE 4251 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4252 [(1,0)] D [] [] [] [] [] [] none
MERGE 4253 [(1,0),(0,0)] D [] [4256,4257,4258,4255] [] [] [((0,0),(1,0))] [] none
DISCARD 4254 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [4253] [] [] [] [((0,0),(1,0))] [4256,4257,4258,4255] CONDITIONAL_S
Y_MEAS 4256 [(1,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4257 [(0,0)] HALF_D_PLUS_2 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
DISCARD 4258 [(1,0)] 0 [4253] [] [] [] [] [4256,4257,4258,4255] CONDITIONAL_S
IDLE 4259 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4260 [(0,1)] D [] [] [] [] [] [] none
MERGE 4261 [(0,1),(0,0)] D [] [4264,4265,4266,4263] [] [] [((0,0),(0,1))] [] none
DISCARD 4262 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [4261] [] [] [] [((0,0),(0,1))] [4264,4265,4266,4263] CONDITIONAL_S
Y_MEAS 4264 [(0,1)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4265 [(0,0)] HALF_D_PLUS_2 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
DISCARD 4266 [(0,1)] 0 [4261] [] [] [] [] [4264,4265,4266,4263] CONDITIONAL_S
IDLE 4267 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4268 [(1,0)] D [] [] [] [] [] [] none
MERGE 4269 [(1,0),(0,0)] D [] [4272,4273,4274,4271] [] [] [((0,0),(1,0))] [] none
DISCARD 4270 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [4269] [] [] [] [((0,0),(1,0))] [4272,4273,4274,4271] CONDITIONAL_S
Y_MEAS 4272 [(1,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4273 [(0,0)] HALF_D_PLUS_2 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
DISCARD 4274 [(1,0)] 0 [4269] [] [] [] [] [4272,4273,4274,4271] CONDITIONAL_S
IDLE 4275 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4276 [(0,1)] D [] [] [] [] [] [] none
MERGE 4277 [(0,1),(0,0)] D [] [4280,4281,4282,4279] [] [] [((0,0),(0,1))] [] none
DISCARD 4278 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [4277] [] [] [] [((0,0),(0,1))] [4280,4281,4282,4279] CONDITIONAL_S
Y_MEAS 4280 [(0,1)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4281 [(0,0)] HALF_D_PLUS_2 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
DISCARD 4282 [(0,1)] 0 [4277] [] [] [] [] [4280,4281,4282,4279] CONDITIONAL_S
IDLE 4283 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4284 [(1,0)] D [] [] [] [] [] [] none
MERGE 4285 [(1,0),(0,0)] D [] [4288,4289,4290,4287] [] [] [((0,0),(1,0))] [] none
DISCARD 4286 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [4285] [] [] [] [((0,0),(1,0))] [4288,4289,4290,4287] CONDITIONAL_S
Y_MEAS 4288 [(1,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4289 [(0,0)] HALF_D_PLUS_2 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
DISCARD 4290 [(1,0)] 0 [4285] [] [] [] [] [4288,4289,4290,4287] CONDITIONAL_S
IDLE 4291 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4292 [(0,1)] D [] [] [] [] [] [] none
MERGE 4293 [(0,1),(0,0)] D [] [4296,4297,4298,4295] [] [] [((0,0),(0,1))] [] none
DISCARD 4294 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [4293] [] [] [] [((0,0),(0,1))] [4296,4297,4298,4295] CONDITIONAL_S
Y_MEAS 4296 [(0,1)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4297 [(0,0)] HALF_D_PLUS_2 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
DISCARD 4298 [(0,1)] 0 [4293] [] [] [] [] [4296,4297,4298,4295] CONDITIONAL_S
IDLE 4299 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 4300 [(1,0)] D [] [] [] [] [] [] none
MERGE 4301 [(1,0),(0,0)] D [] [4304,4305,4306,4303] [] [] [((0,0),(1,0))] [] none
DISCARD 4302 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [4301] [] [] [] [((0,0),(1,0))] [4304,4305,4306,4303] CONDITIONAL_S
Y_MEAS 4304 [(1,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4305 [(0,0)] HALF_D_PLUS_2 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
DISCARD 4306 [(1,0)] 0 [4301] [] [] [] [] [4304,4305,4306,4303] CONDITIONAL_S
IDLE 4307 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4308 [(0,1)] D [] [] [] [] [] [] none
MERGE 4309 [(0,1),(0,0)] D [] [4312,4313,4314,4311] [] [] [((0,0),(0,1))] [] none
DISCARD 4310 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [4309] [] [] [] [((0,0),(0,1))] [4312,4313,4314,4311] CONDITIONAL_S
Y_MEAS 4312 [(0,1)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4313 [(0,0)] HALF_D_PLUS_2 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
DISCARD 4314 [(0,1)] 0 [4309] [] [] [] [] [4312,4313,4314,4311] CONDITIONAL_S
IDLE 4315 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4316 [(1,0)] D [] [] [] [] [] [] none
MERGE 4317 [(1,0),(0,0)] D [] [4320,4321,4322,4319] [] [] [((0,0),(1,0))] [] none
DISCARD 4318 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [4317] [] [] [] [((0,0),(1,0))] [4320,4321,4322,4319] CONDITIONAL_S
Y_MEAS 4320 [(1,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4321 [(0,0)] HALF_D_PLUS_2 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
DISCARD 4322 [(1,0)] 0 [4317] [] [] [] [] [4320,4321,4322,4319] CONDITIONAL_S
IDLE 4323 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4324 [(0,1)] D [] [] [] [] [] [] none
MERGE 4325 [(0,1),(0,0)] D [] [4328,4329,4330,4327] [] [] [((0,0),(0,1))] [] none
DISCARD 4326 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [4325] [] [] [] [((0,0),(0,1))] [4328,4329,4330,4327] CONDITIONAL_S
Y_MEAS 4328 [(0,1)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4329 [(0,0)] HALF_D_PLUS_2 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
DISCARD 4330 [(0,1)] 0 [4325] [] [] [] [] [4328,4329,4330,4327] CONDITIONAL_S
IDLE 4331 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 4332 [(1,0)] D [] [] [] [] [] [] none
MERGE 4333 [(1,0),(0,0)] D [] [4336,4337,4338,4335] [] [] [((0,0),(1,0))] [] none
DISCARD 4334 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [4333] [] [] [] [((0,0),(1,0))] [4336,4337,4338,4335] CONDITIONAL_S
Y_MEAS 4336 [(1,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4337 [(0,0)] HALF_D_PLUS_2 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
DISCARD 4338 [(1,0)] 0 [4333] [] [] [] [] [4336,4337,4338,4335] CONDITIONAL_S
IDLE 4339 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4340 [(0,1)] D [] [] [] [] [] [] none
MERGE 4341 [(0,1),(0,0)] D [] [4344,4345,4346,4343] [] [] [((0,0),(0,1))] [] none
DISCARD 4342 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [4341] [] [] [] [((0,0),(0,1))] [4344,4345,4346,4343] CONDITIONAL_S
Y_MEAS 4344 [(0,1)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4345 [(0,0)] HALF_D_PLUS_2 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
DISCARD 4346 [(0,1)] 0 [4341] [] [] [] [] [4344,4345,4346,4343] CONDITIONAL_S
IDLE 4347 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 4348 [(1,0)] D [] [] [] [] [] [] none
MERGE 4349 [(1,0),(0,0)] D [] [4352,4353,4354,4351] [] [] [((0,0),(1,0))] [] none
DISCARD 4350 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [4349] [] [] [] [((0,0),(1,0))] [4352,4353,4354,4351] CONDITIONAL_S
Y_MEAS 4352 [(1,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4353 [(0,0)] HALF_D_PLUS_2 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
DISCARD 4354 [(1,0)] 0 [4349] [] [] [] [] [4352,4353,4354,4351] CONDITIONAL_S
IDLE 4355 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4356 [(0,1)] D [] [] [] [] [] [] none
MERGE 4357 [(0,1),(0,0)] D [] [4360,4361,4362,4359] [] [] [((0,0),(0,1))] [] none
DISCARD 4358 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [4357] [] [] [] [((0,0),(0,1))] [4360,4361,4362,4359] CONDITIONAL_S
Y_MEAS 4360 [(0,1)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4361 [(0,0)] HALF_D_PLUS_2 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
DISCARD 4362 [(0,1)] 0 [4357] [] [] [] [] [4360,4361,4362,4359] CONDITIONAL_S
IDLE 4363 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 4364 [(1,0)] D [] [] [] [] [] [] none
MERGE 4365 [(1,0),(0,0)] D [] [4368,4369,4370,4367] [] [] [((0,0),(1,0))] [] none
DISCARD 4366 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [4365] [] [] [] [((0,0),(1,0))] [4368,4369,4370,4367] CONDITIONAL_S
Y_MEAS 4368 [(1,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4369 [(0,0)] HALF_D_PLUS_2 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
DISCARD 4370 [(1,0)] 0 [4365] [] [] [] [] [4368,4369,4370,4367] CONDITIONAL_S
IDLE 4371 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4372 [(0,1)] D [] [] [] [] [] [] none
MERGE 4373 [(0,1),(0,0)] D [] [4376,4377,4378,4375] [] [] [((0,0),(0,1))] [] none
DISCARD 4374 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [4373] [] [] [] [((0,0),(0,1))] [4376,4377,4378,4375] CONDITIONAL_S
Y_MEAS 4376 [(0,1)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4377 [(0,0)] HALF_D_PLUS_2 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
DISCARD 4378 [(0,1)] 0 [4373] [] [] [] [] [4376,4377,4378,4375] CONDITIONAL_S
IDLE 4379 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4380 [(1,0)] D [] [] [] [] [] [] none
MERGE 4381 [(1,0),(0,0)] D [] [4384,4385,4386,4383] [] [] [((0,0),(1,0))] [] none
DISCARD 4382 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [4381] [] [] [] [((0,0),(1,0))] [4384,4385,4386,4383] CONDITIONAL_S
Y_MEAS 4384 [(1,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4385 [(0,0)] HALF_D_PLUS_2 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
DISCARD 4386 [(1,0)] 0 [4381] [] [] [] [] [4384,4385,4386,4383] CONDITIONAL_S
IDLE 4387 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4388 [(0,1)] D [] [] [] [] [] [] none
MERGE 4389 [(0,1),(0,0)] D [] [4392,4393,4394,4391] [] [] [((0,0),(0,1))] [] none
DISCARD 4390 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [4389] [] [] [] [((0,0),(0,1))] [4392,4393,4394,4391] CONDITIONAL_S
Y_MEAS 4392 [(0,1)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4393 [(0,0)] HALF_D_PLUS_2 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
DISCARD 4394 [(0,1)] 0 [4389] [] [] [] [] [4392,4393,4394,4391] CONDITIONAL_S
IDLE 4395 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 4396 [(1,0)] D [] [] [] [] [] [] none
MERGE 4397 [(1,0),(0,0)] D [] [4400,4401,4402,4399] [] [] [((0,0),(1,0))] [] none
DISCARD 4398 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [4397] [] [] [] [((0,0),(1,0))] [4400,4401,4402,4399] CONDITIONAL_S
Y_MEAS 4400 [(1,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4401 [(0,0)] HALF_D_PLUS_2 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
DISCARD 4402 [(1,0)] 0 [4397] [] [] [] [] [4400,4401,4402,4399] CONDITIONAL_S
IDLE 4403 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4404 [(0,1)] D [] [] [] [] [] [] none
MERGE 4405 [(0,1),(0,0)] D [] [4408,4409,4410,4407] [] [] [((0,0),(0,1))] [] none
DISCARD 4406 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [4405] [] [] [] [((0,0),(0,1))] [4408,4409,4410,4407] CONDITIONAL_S
Y_MEAS 4408 [(0,1)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4409 [(0,0)] HALF_D_PLUS_2 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
DISCARD 4410 [(0,1)] 0 [4405] [] [] [] [] [4408,4409,4410,4407] CONDITIONAL_S
IDLE 4411 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 4412 [(1,0)] D [] [] [] [] [] [] none
MERGE 4413 [(1,0),(0,0)] D [] [4416,4417,4418,4415] [] [] [((0,0),(1,0))] [] none
DISCARD 4414 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [4413] [] [] [] [((0,0),(1,0))] [4416,4417,4418,4415] CONDITIONAL_S
Y_MEAS 4416 [(1,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4417 [(0,0)] HALF_D_PLUS_2 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
DISCARD 4418 [(1,0)] 0 [4413] [] [] [] [] [4416,4417,4418,4415] CONDITIONAL_S
IDLE 4419 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 4420 [(0,1)] D [] [] [] [] [] [] none
MERGE 4421 [(0,1),(0,0)] D [] [4424,4425,4426,4423] [] [] [((0,0),(0,1))] [] none
DISCARD 4422 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [4421] [] [] [] [((0,0),(0,1))] [4424,4425,4426,4423] CONDITIONAL_S
Y_MEAS 4424 [(0,1)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4425 [(0,0)] HALF_D_PLUS_2 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
DISCARD 4426 [(0,1)] 0 [4421] [] [] [] [] [4424,4425,4426,4423] CONDITIONAL_S
IDLE 4427 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 4428 [(1,0)] D [] [] [] [] [] [] none
MERGE 4429 [(1,0),(0,0)] D [] [4432,4433,4434,4431] [] [] [((0,0),(1,0))] [] none
DISCARD 4430 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [4429] [] [] [] [((0,0),(1,0))] [4432,4433,4434,4431] CONDITIONAL_S
Y_MEAS 4432 [(1,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4433 [(0,0)] HALF_D_PLUS_2 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
DISCARD 4434 [(1,0)] 0 [4429] [] [] [] [] [4432,4433,4434,4431] CONDITIONAL_S
IDLE 4435 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4436 [(0,1)] D [] [] [] [] [] [] none
MERGE 4437 [(0,1),(0,0)] D [] [4440,4441,4442,4439] [] [] [((0,0),(0,1))] [] none
DISCARD 4438 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [4437] [] [] [] [((0,0),(0,1))] [4440,4441,4442,4439] CONDITIONAL_S
Y_MEAS 4440 [(0,1)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4441 [(0,0)] HALF_D_PLUS_2 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
DISCARD 4442 [(0,1)] 0 [4437] [] [] [] [] [4440,4441,4442,4439] CONDITIONAL_S
IDLE 4443 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4444 [(1,0)] D [] [] [] [] [] [] none
MERGE 4445 [(1,0),(0,0)] D [] [4448,4449,4450,4447] [] [] [((0,0),(1,0))] [] none
DISCARD 4446 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [4445] [] [] [] [((0,0),(1,0))] [4448,4449,4450,4447] CONDITIONAL_S
Y_MEAS 4448 [(1,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4449 [(0,0)] HALF_D_PLUS_2 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
DISCARD 4450 [(1,0)] 0 [4445] [] [] [] [] [4448,4449,4450,4447] CONDITIONAL_S
IDLE 4451 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4452 [(0,1)] D [] [] [] [] [] [] none
MERGE 4453 [(0,1),(0,0)] D [] [4456,4457,4458,4455] [] [] [((0,0),(0,1))] [] none
DISCARD 4454 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [4453] [] [] [] [((0,0),(0,1))] [4456,4457,4458,4455] CONDITIONAL_S
Y_MEAS 4456 [(0,1)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4457 [(0,0)] HALF_D_PLUS_2 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
DISCARD 4458 [(0,1)] 0 [4453] [] [] [] [] [4456,4457,4458,4455] CONDITIONAL_S
IDLE 4459 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 4460 [(1,0)] D [] [] [] [] [] [] none
MERGE 4461 [(1,0),(0,0)] D [] [4464,4465,4466,4463] [] [] [((0,0),(1,0))] [] none
DISCARD 4462 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [4461] [] [] [] [((0,0),(1,0))] [4464,4465,4466,4463] CONDITIONAL_S
Y_MEAS 4464 [(1,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4465 [(0,0)] HALF_D_PLUS_2 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
DISCARD 4466 [(1,0)] 0 [4461] [] [] [] [] [4464,4465,4466,4463] CONDITIONAL_S
IDLE 4467 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4468 [(0,1)] D [] [] [] [] [] [] none
MERGE 4469 [(0,1),(0,0)] D [] [4472,4473,4474,4471] [] [] [((0,0),(0,1))] [] none
DISCARD 4470 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [4469] [] [] [] [((0,0),(0,1))] [4472,4473,4474,4471] CONDITIONAL_S
Y_MEAS 4472 [(0,1)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4473 [(0,0)] HALF_D_PLUS_2 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
DISCARD 4474 [(0,1)] 0 [4469] [] [] [] [] [4472,4473,4474,4471] CONDITIONAL_S
IDLE 4475 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4476 [(1,0)] D [] [] [] [] [] [] none
MERGE 4477 [(1,0),(0,0)] D [] [4480,4481,4482,4479] [] [] [((0,0),(1,0))] [] none
DISCARD 4478 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [4477] [] [] [] [((0,0),(1,0))] [4480,4481,4482,4479] CONDITIONAL_S
Y_MEAS 4480 [(1,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4481 [(0,0)] HALF_D_PLUS_2 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
DISCARD 4482 [(1,0)] 0 [4477] [] [] [] [] [4480,4481,4482,4479] CONDITIONAL_S
IDLE 4483 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4484 [(0,1)] D [] [] [] [] [] [] none
MERGE 4485 [(0,1),(0,0)] D [] [4488,4489,4490,4487] [] [] [((0,0),(0,1))] [] none
DISCARD 4486 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [4485] [] [] [] [((0,0),(0,1))] [4488,4489,4490,4487] CONDITIONAL_S
Y_MEAS 4488 [(0,1)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4489 [(0,0)] HALF_D_PLUS_2 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
DISCARD 4490 [(0,1)] 0 [4485] [] [] [] [] [4488,4489,4490,4487] CONDITIONAL_S
IDLE 4491 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4492 [(1,0)] D [] [] [] [] [] [] none
MERGE 4493 [(1,0),(0,0)] D [] [4496,4497,4498,4495] [] [] [((0,0),(1,0))] [] none
DISCARD 4494 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [4493] [] [] [] [((0,0),(1,0))] [4496,4497,4498,4495] CONDITIONAL_S
Y_MEAS 4496 [(1,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4497 [(0,0)] HALF_D_PLUS_2 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
DISCARD 4498 [(1,0)] 0 [4493] [] [] [] [] [4496,4497,4498,4495] CONDITIONAL_S
IDLE 4499 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4500 [(0,1)] D [] [] [] [] [] [] none
MERGE 4501 [(0,1),(0,0)] D [] [4504,4505,4506,4503] [] [] [((0,0),(0,1))] [] none
DISCARD 4502 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [4501] [] [] [] [((0,0),(0,1))] [4504,4505,4506,4503] CONDITIONAL_S
Y_MEAS 4504 [(0,1)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4505 [(0,0)] HALF_D_PLUS_2 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
DISCARD 4506 [(0,1)] 0 [4501] [] [] [] [] [4504,4505,4506,4503] CONDITIONAL_S
IDLE 4507 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4508 [(1,0)] D [] [] [] [] [] [] none
MERGE 4509 [(1,0),(0,0)] D [] [4512,4513,4514,4511] [] [] [((0,0),(1,0))] [] none
DISCARD 4510 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [4509] [] [] [] [((0,0),(1,0))] [4512,4513,4514,4511] CONDITIONAL_S
Y_MEAS 4512 [(1,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4513 [(0,0)] HALF_D_PLUS_2 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
DISCARD 4514 [(1,0)] 0 [4509] [] [] [] [] [4512,4513,4514,4511] CONDITIONAL_S
IDLE 4515 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4516 [(0,1)] D [] [] [] [] [] [] none
MERGE 4517 [(0,1),(0,0)] D [] [4520,4521,4522,4519] [] [] [((0,0),(0,1))] [] none
DISCARD 4518 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [4517] [] [] [] [((0,0),(0,1))] [4520,4521,4522,4519] CONDITIONAL_S
Y_MEAS 4520 [(0,1)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4521 [(0,0)] HALF_D_PLUS_2 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
DISCARD 4522 [(0,1)] 0 [4517] [] [] [] [] [4520,4521,4522,4519] CONDITIONAL_S
IDLE 4523 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4524 [(1,0)] D [] [] [] [] [] [] none
MERGE 4525 [(1,0),(0,0)] D [] [4528,4529,4530,4527] [] [] [((0,0),(1,0))] [] none
DISCARD 4526 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [4525] [] [] [] [((0,0),(1,0))] [4528,4529,4530,4527] CONDITIONAL_S
Y_MEAS 4528 [(1,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4529 [(0,0)] HALF_D_PLUS_2 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
DISCARD 4530 [(1,0)] 0 [4525] [] [] [] [] [4528,4529,4530,4527] CONDITIONAL_S
IDLE 4531 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 4532 [(0,1)] D [] [] [] [] [] [] none
MERGE 4533 [(0,1),(0,0)] D [] [4536,4537,4538,4535] [] [] [((0,0),(0,1))] [] none
DISCARD 4534 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [4533] [] [] [] [((0,0),(0,1))] [4536,4537,4538,4535] CONDITIONAL_S
Y_MEAS 4536 [(0,1)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4537 [(0,0)] HALF_D_PLUS_2 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
DISCARD 4538 [(0,1)] 0 [4533] [] [] [] [] [4536,4537,4538,4535] CONDITIONAL_S
IDLE 4539 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 4540 [(1,0)] D [] [] [] [] [] [] none
MERGE 4541 [(1,0),(0,0)] D [] [4544,4545,4546,4543] [] [] [((0,0),(1,0))] [] none
DISCARD 4542 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [4541] [] [] [] [((0,0),(1,0))] [4544,4545,4546,4543] CONDITIONAL_S
Y_MEAS 4544 [(1,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4545 [(0,0)] HALF_D_PLUS_2 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
DISCARD 4546 [(1,0)] 0 [4541] [] [] [] [] [4544,4545,4546,4543] CONDITIONAL_S
IDLE 4547 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4548 [(0,1)] D [] [] [] [] [] [] none
MERGE 4549 [(0,1),(0,0)] D [] [4552,4553,4554,4551] [] [] [((0,0),(0,1))] [] none
DISCARD 4550 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [4549] [] [] [] [((0,0),(0,1))] [4552,4553,4554,4551] CONDITIONAL_S
Y_MEAS 4552 [(0,1)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4553 [(0,0)] HALF_D_PLUS_2 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
DISCARD 4554 [(0,1)] 0 [4549] [] [] [] [] [4552,4553,4554,4551] CONDITIONAL_S
IDLE 4555 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 4556 [(1,0)] D [] [] [] [] [] [] none
MERGE 4557 [(1,0),(0,0)] D [] [4560,4561,4562,4559] [] [] [((0,0),(1,0))] [] none
DISCARD 4558 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [4557] [] [] [] [((0,0),(1,0))] [4560,4561,4562,4559] CONDITIONAL_S
Y_MEAS 4560 [(1,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4561 [(0,0)] HALF_D_PLUS_2 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
DISCARD 4562 [(1,0)] 0 [4557] [] [] [] [] [4560,4561,4562,4559] CONDITIONAL_S
IDLE 4563 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 4564 [(0,1)] D [] [] [] [] [] [] none
MERGE 4565 [(0,1),(0,0)] D [] [4568,4569,4570,4567] [] [] [((0,0),(0,1))] [] none
DISCARD 4566 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [4565] [] [] [] [((0,0),(0,1))] [4568,4569,4570,4567] CONDITIONAL_S
Y_MEAS 4568 [(0,1)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4569 [(0,0)] HALF_D_PLUS_2 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
DISCARD 4570 [(0,1)] 0 [4565] [] [] [] [] [4568,4569,4570,4567] CONDITIONAL_S
IDLE 4571 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 4572 [(1,0)] D [] [] [] [] [] [] none
MERGE 4573 [(1,0),(0,0)] D [] [4576,4577,4578,4575] [] [] [((0,0),(1,0))] [] none
DISCARD 4574 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [4573] [] [] [] [((0,0),(1,0))] [4576,4577,4578,4575] CONDITIONAL_S
Y_MEAS 4576 [(1,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4577 [(0,0)] HALF_D_PLUS_2 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
DISCARD 4578 [(1,0)] 0 [4573] [] [] [] [] [4576,4577,4578,4575] CONDITIONAL_S
IDLE 4579 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 4580 [(0,1)] D [] [] [] [] [] [] none
MERGE 4581 [(0,1),(0,0)] D [] [4584,4585,4586,4583] [] [] [((0,0),(0,1))] [] none
DISCARD 4582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [4581] [] [] [] [((0,0),(0,1))] [4584,4585,4586,4583] CONDITIONAL_S
Y_MEAS 4584 [(0,1)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4585 [(0,0)] HALF_D_PLUS_2 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
DISCARD 4586 [(0,1)] 0 [4581] [] [] [] [] [4584,4585,4586,4583] CONDITIONAL_S
IDLE 4587 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4588 [(1,0)] D [] [] [] [] [] [] none
MERGE 4589 [(1,0),(0,0)] D [] [4592,4593,4594,4591] [] [] [((0,0),(1,0))] [] none
DISCARD 4590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [4589] [] [] [] [((0,0),(1,0))] [4592,4593,4594,4591] CONDITIONAL_S
Y_MEAS 4592 [(1,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4593 [(0,0)] HALF_D_PLUS_2 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
DISCARD 4594 [(1,0)] 0 [4589] [] [] [] [] [4592,4593,4594,4591] CONDITIONAL_S
IDLE 4595 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 4596 [(0,1)] D [] [] [] [] [] [] none
MERGE 4597 [(0,1),(0,0)] D [] [4600,4601,4602,4599] [] [] [((0,0),(0,1))] [] none
DISCARD 4598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [4597] [] [] [] [((0,0),(0,1))] [4600,4601,4602,4599] CONDITIONAL_S
Y_MEAS 4600 [(0,1)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4601 [(0,0)] HALF_D_PLUS_2 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
DISCARD 4602 [(0,1)] 0 [4597] [] [] [] [] [4600,4601,4602,4599] CONDITIONAL_S
IDLE 4603 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 4604 [(1,0)] D [] [] [] [] [] [] none
MERGE 4605 [(1,0),(0,0)] D [] [4608,4609,4610,4607] [] [] [((0,0),(1,0))] [] none
DISCARD 4606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [4605] [] [] [] [((0,0),(1,0))] [4608,4609,4610,4607] CONDITIONAL_S
Y_MEAS 4608 [(1,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4609 [(0,0)] HALF_D_PLUS_2 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
DISCARD 4610 [(1,0)] 0 [4605] [] [] [] [] [4608,4609,4610,4607] CONDITIONAL_S
IDLE 4611 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 4612 [(0,1)] D [] [] [] [] [] [] none
MERGE 4613 [(0,1),(0,0)] D [] [4616,4617,4618,4615] [] [] [((0,0),(0,1))] [] none
DISCARD 4614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [4613] [] [] [] [((0,0),(0,1))] [4616,4617,4618,4615] CONDITIONAL_S
Y_MEAS 4616 [(0,1)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4617 [(0,0)] HALF_D_PLUS_2 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
DISCARD 4618 [(0,1)] 0 [4613] [] [] [] [] [4616,4617,4618,4615] CONDITIONAL_S
IDLE 4619 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4620 [(1,0)] D [] [] [] [] [] [] none
MERGE 4621 [(1,0),(0,0)] D [] [4624,4625,4626,4623] [] [] [((0,0),(1,0))] [] none
DISCARD 4622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [4621] [] [] [] [((0,0),(1,0))] [4624,4625,4626,4623] CONDITIONAL_S
Y_MEAS 4624 [(1,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4625 [(0,0)] HALF_D_PLUS_2 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
DISCARD 4626 [(1,0)] 0 [4621] [] [] [] [] [4624,4625,4626,4623] CONDITIONAL_S
IDLE 4627 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4628 [(0,1)] D [] [] [] [] [] [] none
MERGE 4629 [(0,1),(0,0)] D [] [4632,4633,4634,4631] [] [] [((0,0),(0,1))] [] none
DISCARD 4630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [4629] [] [] [] [((0,0),(0,1))] [4632,4633,4634,4631] CONDITIONAL_S
Y_MEAS 4632 [(0,1)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4633 [(0,0)] HALF_D_PLUS_2 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
DISCARD 4634 [(0,1)] 0 [4629] [] [] [] [] [4632,4633,4634,4631] CONDITIONAL_S
IDLE 4635 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4636 [(1,0)] D [] [] [] [] [] [] none
MERGE 4637 [(1,0),(0,0)] D [] [4640,4641,4642,4639] [] [] [((0,0),(1,0))] [] none
DISCARD 4638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [4637] [] [] [] [((0,0),(1,0))] [4640,4641,4642,4639] CONDITIONAL_S
Y_MEAS 4640 [(1,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4641 [(0,0)] HALF_D_PLUS_2 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
DISCARD 4642 [(1,0)] 0 [4637] [] [] [] [] [4640,4641,4642,4639] CONDITIONAL_S
IDLE 4643 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4644 [(0,1)] D [] [] [] [] [] [] none
MERGE 4645 [(0,1),(0,0)] D [] [4648,4649,4650,4647] [] [] [((0,0),(0,1))] [] none
DISCARD 4646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [4645] [] [] [] [((0,0),(0,1))] [4648,4649,4650,4647] CONDITIONAL_S
Y_MEAS 4648 [(0,1)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4649 [(0,0)] HALF_D_PLUS_2 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
DISCARD 4650 [(0,1)] 0 [4645] [] [] [] [] [4648,4649,4650,4647] CONDITIONAL_S
IDLE 4651 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 4652 [(1,0)] D [] [] [] [] [] [] none
MERGE 4653 [(1,0),(0,0)] D [] [4656,4657,4658,4655] [] [] [((0,0),(1,0))] [] none
DISCARD 4654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [4653] [] [] [] [((0,0),(1,0))] [4656,4657,4658,4655] CONDITIONAL_S
Y_MEAS 4656 [(1,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4657 [(0,0)] HALF_D_PLUS_2 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
DISCARD 4658 [(1,0)] 0 [4653] [] [] [] [] [4656,4657,4658,4655] CONDITIONAL_S
IDLE 4659 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 4660 [(0,1)] D [] [] [] [] [] [] none
MERGE 4661 [(0,1),(0,0)] D [] [4664,4665,4666,4663] [] [] [((0,0),(0,1))] [] none
DISCARD 4662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [4661] [] [] [] [((0,0),(0,1))] [4664,4665,4666,4663] CONDITIONAL_S
Y_MEAS 4664 [(0,1)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4665 [(0,0)] HALF_D_PLUS_2 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
DISCARD 4666 [(0,1)] 0 [4661] [] [] [] [] [4664,4665,4666,4663] CONDITIONAL_S
IDLE 4667 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4668 [(1,0)] D [] [] [] [] [] [] none
MERGE 4669 [(1,0),(0,0)] D [] [4672,4673,4674,4671] [] [] [((0,0),(1,0))] [] none
DISCARD 4670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [4669] [] [] [] [((0,0),(1,0))] [4672,4673,4674,4671] CONDITIONAL_S
Y_MEAS 4672 [(1,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4673 [(0,0)] HALF_D_PLUS_2 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
DISCARD 4674 [(1,0)] 0 [4669] [] [] [] [] [4672,4673,4674,4671] CONDITIONAL_S
IDLE 4675 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4676 [(0,1)] D [] [] [] [] [] [] none
MERGE 4677 [(0,1),(0,0)] D [] [4680,4681,4682,4679] [] [] [((0,0),(0,1))] [] none
DISCARD 4678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [4677] [] [] [] [((0,0),(0,1))] [4680,4681,4682,4679] CONDITIONAL_S
Y_MEAS 4680 [(0,1)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4681 [(0,0)] HALF_D_PLUS_2 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
DISCARD 4682 [(0,1)] 0 [4677] [] [] [] [] [4680,4681,4682,4679] CONDITIONAL_S
IDLE 4683 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 4684 [(1,0)] D [] [] [] [] [] [] none
MERGE 4685 [(1,0),(0,0)] D [] [4688,4689,4690,4687] [] [] [((0,0),(1,0))] [] none
DISCARD 4686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [4685] [] [] [] [((0,0),(1,0))] [4688,4689,4690,4687] CONDITIONAL_S
Y_MEAS 4688 [(1,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4689 [(0,0)] HALF_D_PLUS_2 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
DISCARD 4690 [(1,0)] 0 [4685] [] [] [] [] [4688,4689,4690,4687] CONDITIONAL_S
IDLE 4691 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4692 [(0,1)] D [] [] [] [] [] [] none
MERGE 4693 [(0,1),(0,0)] D [] [4696,4697,4698,4695] [] [] [((0,0),(0,1))] [] none
DISCARD 4694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [4693] [] [] [] [((0,0),(0,1))] [4696,4697,4698,4695] CONDITIONAL_S
Y_MEAS 4696 [(0,1)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4697 [(0,0)] HALF_D_PLUS_2 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
DISCARD 4698 [(0,1)] 0 [4693] [] [] [] [] [4696,4697,4698,4695] CONDITIONAL_S
IDLE 4699 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 4700 [(1,0)] D [] [] [] [] [] [] none
MERGE 4701 [(1,0),(0,0)] D [] [4704,4705,4706,4703] [] [] [((0,0),(1,0))] [] none
DISCARD 4702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [4701] [] [] [] [((0,0),(1,0))] [4704,4705,4706,4703] CONDITIONAL_S
Y_MEAS 4704 [(1,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4705 [(0,0)] HALF_D_PLUS_2 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
DISCARD 4706 [(1,0)] 0 [4701] [] [] [] [] [4704,4705,4706,4703] CONDITIONAL_S
IDLE 4707 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4708 [(0,1)] D [] [] [] [] [] [] none
MERGE 4709 [(0,1),(0,0)] D [] [4712,4713,4714,4711] [] [] [((0,0),(0,1))] [] none
DISCARD 4710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [4709] [] [] [] [((0,0),(0,1))] [4712,4713,4714,4711] CONDITIONAL_S
Y_MEAS 4712 [(0,1)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4713 [(0,0)] HALF_D_PLUS_2 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
DISCARD 4714 [(0,1)] 0 [4709] [] [] [] [] [4712,4713,4714,4711] CONDITIONAL_S
IDLE 4715 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4716 [(1,0)] D [] [] [] [] [] [] none
MERGE 4717 [(1,0),(0,0)] D [] [4720,4721,4722,4719] [] [] [((0,0),(1,0))] [] none
DISCARD 4718 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [4717] [] [] [] [((0,0),(1,0))] [4720,4721,4722,4719] CONDITIONAL_S
Y_MEAS 4720 [(1,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4721 [(0,0)] HALF_D_PLUS_2 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
DISCARD 4722 [(1,0)] 0 [4717] [] [] [] [] [4720,4721,4722,4719] CONDITIONAL_S
IDLE 4723 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4724 [(0,1)] D [] [] [] [] [] [] none
MERGE 4725 [(0,1),(0,0)] D [] [4728,4729,4730,4727] [] [] [((0,0),(0,1))] [] none
DISCARD 4726 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [4725] [] [] [] [((0,0),(0,1))] [4728,4729,4730,4727] CONDITIONAL_S
Y_MEAS 4728 [(0,1)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4729 [(0,0)] HALF_D_PLUS_2 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
DISCARD 4730 [(0,1)] 0 [4725] [] [] [] [] [4728,4729,4730,4727] CONDITIONAL_S
IDLE 4731 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4732 [(1,0)] D [] [] [] [] [] [] none
MERGE 4733 [(1,0),(0,0)] D [] [4736,4737,4738,4735] [] [] [((0,0),(1,0))] [] none
DISCARD 4734 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [4733] [] [] [] [((0,0),(1,0))] [4736,4737,4738,4735] CONDITIONAL_S
Y_MEAS 4736 [(1,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4737 [(0,0)] HALF_D_PLUS_2 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
DISCARD 4738 [(1,0)] 0 [4733] [] [] [] [] [4736,4737,4738,4735] CONDITIONAL_S
IDLE 4739 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4740 [(0,1)] D [] [] [] [] [] [] none
MERGE 4741 [(0,1),(0,0)] D [] [4744,4745,4746,4743] [] [] [((0,0),(0,1))] [] none
DISCARD 4742 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [4741] [] [] [] [((0,0),(0,1))] [4744,4745,4746,4743] CONDITIONAL_S
Y_MEAS 4744 [(0,1)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4745 [(0,0)] HALF_D_PLUS_2 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
DISCARD 4746 [(0,1)] 0 [4741] [] [] [] [] [4744,4745,4746,4743] CONDITIONAL_S
IDLE 4747 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 4748 [(1,0)] D [] [] [] [] [] [] none
MERGE 4749 [(1,0),(0,0)] D [] [4752,4753,4754,4751] [] [] [((0,0),(1,0))] [] none
DISCARD 4750 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [4749] [] [] [] [((0,0),(1,0))] [4752,4753,4754,4751] CONDITIONAL_S
Y_MEAS 4752 [(1,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4753 [(0,0)] HALF_D_PLUS_2 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
DISCARD 4754 [(1,0)] 0 [4749] [] [] [] [] [4752,4753,4754,4751] CONDITIONAL_S
IDLE 4755 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4756 [(0,1)] D [] [] [] [] [] [] none
MERGE 4757 [(0,1),(0,0)] D [] [4760,4761,4762,4759] [] [] [((0,0),(0,1))] [] none
DISCARD 4758 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [4757] [] [] [] [((0,0),(0,1))] [4760,4761,4762,4759] CONDITIONAL_S
Y_MEAS 4760 [(0,1)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4761 [(0,0)] HALF_D_PLUS_2 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
DISCARD 4762 [(0,1)] 0 [4757] [] [] [] [] [4760,4761,4762,4759] CONDITIONAL_S
IDLE 4763 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 4764 [(1,0)] D [] [] [] [] [] [] none
MERGE 4765 [(1,0),(0,0)] D [] [4768,4769,4770,4767] [] [] [((0,0),(1,0))] [] none
DISCARD 4766 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [4765] [] [] [] [((0,0),(1,0))] [4768,4769,4770,4767] CONDITIONAL_S
Y_MEAS 4768 [(1,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4769 [(0,0)] HALF_D_PLUS_2 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
DISCARD 4770 [(1,0)] 0 [4765] [] [] [] [] [4768,4769,4770,4767] CONDITIONAL_S
IDLE 4771 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 4772 [(0,1)] D [] [] [] [] [] [] none
MERGE 4773 [(0,1),(0,0)] D [] [4776,4777,4778,4775] [] [] [((0,0),(0,1))] [] none
DISCARD 4774 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [4773] [] [] [] [((0,0),(0,1))] [4776,4777,4778,4775] CONDITIONAL_S
Y_MEAS 4776 [(0,1)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
IDLE 4777 [(0,0)] HALF_D_PLUS_2 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
DISCARD 4778 [(0,1)] 0 [4773] [] [] [] [] [4776,4777,4778,4775] CONDITIONAL_S
IDLE 4779 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 4780 [(1,0)] D [] [] [] [] [] [] none
MERGE 4781 [(1,0),(0,0)] D [] [4784,4785,4786,4783] [] [] [((0,0),(1,0))] [] none
DISCARD 4782 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4783 [(1,0),(0,0)] D [4781] [] [] [] [((0,0),(1,0))] [4784,4785,4786,4783] CONDITIONAL_S
Y_MEAS 4784 [(1,0)] HALF_D_PLUS_2 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
IDLE 4785 [(0,0)] HALF_D_PLUS_2 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
DISCARD 4786 [(1,0)] 0 [4781] [] [] [] [] [4784,4785,4786,4783] CONDITIONAL_S
IDLE 4787 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4788 [(0,1)] D [] [] [] [] [] [] none
MERGE 4789 [(0,1),(0,0)] D [] [4792,4793,4794,4791] [] [] [((0,0),(0,1))] [] none
DISCARD 4790 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4791 [(0,1),(0,0)] D [4789] [] [] [] [((0,0),(0,1))] [4792,4793,4794,4791] CONDITIONAL_S
Y_MEAS 4792 [(0,1)] HALF_D_PLUS_2 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
IDLE 4793 [(0,0)] HALF_D_PLUS_2 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
DISCARD 4794 [(0,1)] 0 [4789] [] [] [] [] [4792,4793,4794,4791] CONDITIONAL_S
IDLE 4795 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4796 [(1,0)] D [] [] [] [] [] [] none
MERGE 4797 [(1,0),(0,0)] D [] [4800,4801,4802,4799] [] [] [((0,0),(1,0))] [] none
DISCARD 4798 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4799 [(1,0),(0,0)] D [4797] [] [] [] [((0,0),(1,0))] [4800,4801,4802,4799] CONDITIONAL_S
Y_MEAS 4800 [(1,0)] HALF_D_PLUS_2 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
IDLE 4801 [(0,0)] HALF_D_PLUS_2 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
DISCARD 4802 [(1,0)] 0 [4797] [] [] [] [] [4800,4801,4802,4799] CONDITIONAL_S
IDLE 4803 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4804 [(0,1)] D [] [] [] [] [] [] none
MERGE 4805 [(0,1),(0,0)] D [] [4808,4809,4810,4807] [] [] [((0,0),(0,1))] [] none
DISCARD 4806 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4807 [(0,1),(0,0)] D [4805] [] [] [] [((0,0),(0,1))] [4808,4809,4810,4807] CONDITIONAL_S
Y_MEAS 4808 [(0,1)] HALF_D_PLUS_2 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
IDLE 4809 [(0,0)] HALF_D_PLUS_2 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
DISCARD 4810 [(0,1)] 0 [4805] [] [] [] [] [4808,4809,4810,4807] CONDITIONAL_S
IDLE 4811 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4812 [(1,0)] D [] [] [] [] [] [] none
MERGE 4813 [(1,0),(0,0)] D [] [4816,4817,4818,4815] [] [] [((0,0),(1,0))] [] none
DISCARD 4814 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4815 [(1,0),(0,0)] D [4813] [] [] [] [((0,0),(1,0))] [4816,4817,4818,4815] CONDITIONAL_S
Y_MEAS 4816 [(1,0)] HALF_D_PLUS_2 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
IDLE 4817 [(0,0)] HALF_D_PLUS_2 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
DISCARD 4818 [(1,0)] 0 [4813] [] [] [] [] [4816,4817,4818,4815] CONDITIONAL_S
IDLE 4819 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4820 [(0,1)] D [] [] [] [] [] [] none
MERGE 4821 [(0,1),(0,0)] D [] [4824,4825,4826,4823] [] [] [((0,0),(0,1))] [] none
DISCARD 4822 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4823 [(0,1),(0,0)] D [4821] [] [] [] [((0,0),(0,1))] [4824,4825,4826,4823] CONDITIONAL_S
Y_MEAS 4824 [(0,1)] HALF_D_PLUS_2 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
IDLE 4825 [(0,0)] HALF_D_PLUS_2 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
DISCARD 4826 [(0,1)] 0 [4821] [] [] [] [] [4824,4825,4826,4823] CONDITIONAL_S
IDLE 4827 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4828 [(1,0)] D [] [] [] [] [] [] none
MERGE 4829 [(1,0),(0,0)] D [] [4832,4833,4834,4831] [] [] [((0,0),(1,0))] [] none
DISCARD 4830 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4831 [(1,0),(0,0)] D [4829] [] [] [] [((0,0),(1,0))] [4832,4833,4834,4831] CONDITIONAL_S
Y_MEAS 4832 [(1,0)] HALF_D_PLUS_2 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
IDLE 4833 [(0,0)] HALF_D_PLUS_2 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
DISCARD 4834 [(1,0)] 0 [4829] [] [] [] [] [4832,4833,4834,4831] CONDITIONAL_S
IDLE 4835 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 4836 [(0,1)] D [] [] [] [] [] [] none
MERGE 4837 [(0,1),(0,0)] D [] [4840,4841,4842,4839] [] [] [((0,0),(0,1))] [] none
DISCARD 4838 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4839 [(0,1),(0,0)] D [4837] [] [] [] [((0,0),(0,1))] [4840,4841,4842,4839] CONDITIONAL_S
Y_MEAS 4840 [(0,1)] HALF_D_PLUS_2 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
IDLE 4841 [(0,0)] HALF_D_PLUS_2 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
DISCARD 4842 [(0,1)] 0 [4837] [] [] [] [] [4840,4841,4842,4839] CONDITIONAL_S
IDLE 4843 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4844 [(1,0)] D [] [] [] [] [] [] none
MERGE 4845 [(1,0),(0,0)] D [] [4848,4849,4850,4847] [] [] [((0,0),(1,0))] [] none
DISCARD 4846 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4847 [(1,0),(0,0)] D [4845] [] [] [] [((0,0),(1,0))] [4848,4849,4850,4847] CONDITIONAL_S
Y_MEAS 4848 [(1,0)] HALF_D_PLUS_2 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4849 [(0,0)] HALF_D_PLUS_2 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
DISCARD 4850 [(1,0)] 0 [4845] [] [] [] [] [4848,4849,4850,4847] CONDITIONAL_S
IDLE 4851 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 4852 [(0,1)] D [] [] [] [] [] [] none
MERGE 4853 [(0,1),(0,0)] D [] [4856,4857,4858,4855] [] [] [((0,0),(0,1))] [] none
DISCARD 4854 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4855 [(0,1),(0,0)] D [4853] [] [] [] [((0,0),(0,1))] [4856,4857,4858,4855] CONDITIONAL_S
Y_MEAS 4856 [(0,1)] HALF_D_PLUS_2 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
IDLE 4857 [(0,0)] HALF_D_PLUS_2 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
DISCARD 4858 [(0,1)] 0 [4853] [] [] [] [] [4856,4857,4858,4855] CONDITIONAL_S
IDLE 4859 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4860 [(1,0)] D [] [] [] [] [] [] none
MERGE 4861 [(1,0),(0,0)] D [] [4864,4865,4866,4863] [] [] [((0,0),(1,0))] [] none
DISCARD 4862 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4863 [(1,0),(0,0)] D [4861] [] [] [] [((0,0),(1,0))] [4864,4865,4866,4863] CONDITIONAL_S
Y_MEAS 4864 [(1,0)] HALF_D_PLUS_2 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
IDLE 4865 [(0,0)] HALF_D_PLUS_2 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
DISCARD 4866 [(1,0)] 0 [4861] [] [] [] [] [4864,4865,4866,4863] CONDITIONAL_S
IDLE 4867 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4868 [(0,1)] D [] [] [] [] [] [] none
MERGE 4869 [(0,1),(0,0)] D [] [4872,4873,4874,4871] [] [] [((0,0),(0,1))] [] none
DISCARD 4870 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4871 [(0,1),(0,0)] D [4869] [] [] [] [((0,0),(0,1))] [4872,4873,4874,4871] CONDITIONAL_S
Y_MEAS 4872 [(0,1)] HALF_D_PLUS_2 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
IDLE 4873 [(0,0)] HALF_D_PLUS_2 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
DISCARD 4874 [(0,1)] 0 [4869] [] [] [] [] [4872,4873,4874,4871] CONDITIONAL_S
IDLE 4875 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 4876 [(1,0)] D [] [] [] [] [] [] none
MERGE 4877 [(1,0),(0,0)] D [] [4880,4881,4882,4879] [] [] [((0,0),(1,0))] [] none
DISCARD 4878 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4879 [(1,0),(0,0)] D [4877] [] [] [] [((0,0),(1,0))] [4880,4881,4882,4879] CONDITIONAL_S
Y_MEAS 4880 [(1,0)] HALF_D_PLUS_2 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4881 [(0,0)] HALF_D_PLUS_2 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
DISCARD 4882 [(1,0)] 0 [4877] [] [] [] [] [4880,4881,4882,4879] CONDITIONAL_S
IDLE 4883 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 4884 [(0,1)] D [] [] [] [] [] [] none
MERGE 4885 [(0,1),(0,0)] D [] [4888,4889,4890,4887] [] [] [((0,0),(0,1))] [] none
DISCARD 4886 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4887 [(0,1),(0,0)] D [4885] [] [] [] [((0,0),(0,1))] [4888,4889,4890,4887] CONDITIONAL_S
Y_MEAS 4888 [(0,1)] HALF_D_PLUS_2 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
IDLE 4889 [(0,0)] HALF_D_PLUS_2 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
DISCARD 4890 [(0,1)] 0 [4885] [] [] [] [] [4888,4889,4890,4887] CONDITIONAL_S
IDLE 4891 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4892 [(1,0)] D [] [] [] [] [] [] none
MERGE 4893 [(1,0),(0,0)] D [] [4896,4897,4898,4895] [] [] [((0,0),(1,0))] [] none
DISCARD 4894 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4895 [(1,0),(0,0)] D [4893] [] [] [] [((0,0),(1,0))] [4896,4897,4898,4895] CONDITIONAL_S
Y_MEAS 4896 [(1,0)] HALF_D_PLUS_2 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
IDLE 4897 [(0,0)] HALF_D_PLUS_2 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
DISCARD 4898 [(1,0)] 0 [4893] [] [] [] [] [4896,4897,4898,4895] CONDITIONAL_S
IDLE 4899 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4900 [(0,1)] D [] [] [] [] [] [] none
MERGE 4901 [(0,1),(0,0)] D [] [4904,4905,4906,4903] [] [] [((0,0),(0,1))] [] none
DISCARD 4902 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4903 [(0,1),(0,0)] D [4901] [] [] [] [((0,0),(0,1))] [4904,4905,4906,4903] CONDITIONAL_S
Y_MEAS 4904 [(0,1)] HALF_D_PLUS_2 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
IDLE 4905 [(0,0)] HALF_D_PLUS_2 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
DISCARD 4906 [(0,1)] 0 [4901] [] [] [] [] [4904,4905,4906,4903] CONDITIONAL_S
IDLE 4907 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4908 [(1,0)] D [] [] [] [] [] [] none
MERGE 4909 [(1,0),(0,0)] D [] [4912,4913,4914,4911] [] [] [((0,0),(1,0))] [] none
DISCARD 4910 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4911 [(1,0),(0,0)] D [4909] [] [] [] [((0,0),(1,0))] [4912,4913,4914,4911] CONDITIONAL_S
Y_MEAS 4912 [(1,0)] HALF_D_PLUS_2 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
IDLE 4913 [(0,0)] HALF_D_PLUS_2 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
DISCARD 4914 [(1,0)] 0 [4909] [] [] [] [] [4912,4913,4914,4911] CONDITIONAL_S
IDLE 4915 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4916 [(0,1)] D [] [] [] [] [] [] none
MERGE 4917 [(0,1),(0,0)] D [] [4920,4921,4922,4919] [] [] [((0,0),(0,1))] [] none
DISCARD 4918 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4919 [(0,1),(0,0)] D [4917] [] [] [] [((0,0),(0,1))] [4920,4921,4922,4919] CONDITIONAL_S
Y_MEAS 4920 [(0,1)] HALF_D_PLUS_2 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
IDLE 4921 [(0,0)] HALF_D_PLUS_2 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
DISCARD 4922 [(0,1)] 0 [4917] [] [] [] [] [4920,4921,4922,4919] CONDITIONAL_S
IDLE 4923 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 4924 [(1,0)] D [] [] [] [] [] [] none
MERGE 4925 [(1,0),(0,0)] D [] [4928,4929,4930,4927] [] [] [((0,0),(1,0))] [] none
DISCARD 4926 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4927 [(1,0),(0,0)] D [4925] [] [] [] [((0,0),(1,0))] [4928,4929,4930,4927] CONDITIONAL_S
Y_MEAS 4928 [(1,0)] HALF_D_PLUS_2 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
IDLE 4929 [(0,0)] HALF_D_PLUS_2 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
DISCARD 4930 [(1,0)] 0 [4925] [] [] [] [] [4928,4929,4930,4927] CONDITIONAL_S
IDLE 4931 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 4932 [(0,1)] D [] [] [] [] [] [] none
MERGE 4933 [(0,1),(0,0)] D [] [4936,4937,4938,4935] [] [] [((0,0),(0,1))] [] none
DISCARD 4934 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4935 [(0,1),(0,0)] D [4933] [] [] [] [((0,0),(0,1))] [4936,4937,4938,4935] CONDITIONAL_S
Y_MEAS 4936 [(0,1)] HALF_D_PLUS_2 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
IDLE 4937 [(0,0)] HALF_D_PLUS_2 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
DISCARD 4938 [(0,1)] 0 [4933] [] [] [] [] [4936,4937,4938,4935] CONDITIONAL_S
IDLE 4939 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 4940 [(1,0)] D [] [] [] [] [] [] none
MERGE 4941 [(1,0),(0,0)] D [] [4944,4945,4946,4943] [] [] [((0,0),(1,0))] [] none
DISCARD 4942 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4943 [(1,0),(0,0)] D [4941] [] [] [] [((0,0),(1,0))] [4944,4945,4946,4943] CONDITIONAL_S
Y_MEAS 4944 [(1,0)] HALF_D_PLUS_2 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
IDLE 4945 [(0,0)] HALF_D_PLUS_2 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
DISCARD 4946 [(1,0)] 0 [4941] [] [] [] [] [4944,4945,4946,4943] CONDITIONAL_S
IDLE 4947 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 4948 [(0,1)] D [] [] [] [] [] [] none
MERGE 4949 [(0,1),(0,0)] D [] [4952,4953,4954,4951] [] [] [((0,0),(0,1))] [] none
DISCARD 4950 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4951 [(0,1),(0,0)] D [4949] [] [] [] [((0,0),(0,1))] [4952,4953,4954,4951] CONDITIONAL_S
Y_MEAS 4952 [(0,1)] HALF_D_PLUS_2 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
IDLE 4953 [(0,0)] HALF_D_PLUS_2 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
DISCARD 4954 [(0,1)] 0 [4949] [] [] [] [] [4952,4953,4954,4951] CONDITIONAL_S
IDLE 4955 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4956 [(1,0)] D [] [] [] [] [] [] none
MERGE 4957 [(1,0),(0,0)] D [] [4960,4961,4962,4959] [] [] [((0,0),(1,0))] [] none
DISCARD 4958 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4959 [(1,0),(0,0)] D [4957] [] [] [] [((0,0),(1,0))] [4960,4961,4962,4959] CONDITIONAL_S
Y_MEAS 4960 [(1,0)] HALF_D_PLUS_2 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
IDLE 4961 [(0,0)] HALF_D_PLUS_2 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
DISCARD 4962 [(1,0)] 0 [4957] [] [] [] [] [4960,4961,4962,4959] CONDITIONAL_S
IDLE 4963 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4964 [(0,1)] D [] [] [] [] [] [] none
MERGE 4965 [(0,1),(0,0)] D [] [4968,4969,4970,4967] [] [] [((0,0),(0,1))] [] none
DISCARD 4966 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4967 [(0,1),(0,0)] D [4965] [] [] [] [((0,0),(0,1))] [4968,4969,4970,4967] CONDITIONAL_S
Y_MEAS 4968 [(0,1)] HALF_D_PLUS_2 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
IDLE 4969 [(0,0)] HALF_D_PLUS_2 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
DISCARD 4970 [(0,1)] 0 [4965] [] [] [] [] [4968,4969,4970,4967] CONDITIONAL_S
IDLE 4971 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4972 [(1,0)] D [] [] [] [] [] [] none
MERGE 4973 [(1,0),(0,0)] D [] [4976,4977,4978,4975] [] [] [((0,0),(1,0))] [] none
DISCARD 4974 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4975 [(1,0),(0,0)] D [4973] [] [] [] [((0,0),(1,0))] [4976,4977,4978,4975] CONDITIONAL_S
Y_MEAS 4976 [(1,0)] HALF_D_PLUS_2 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
IDLE 4977 [(0,0)] HALF_D_PLUS_2 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
DISCARD 4978 [(1,0)] 0 [4973] [] [] [] [] [4976,4977,4978,4975] CONDITIONAL_S
IDLE 4979 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4980 [(0,1)] D [] [] [] [] [] [] none
MERGE 4981 [(0,1),(0,0)] D [] [4984,4985,4986,4983] [] [] [((0,0),(0,1))] [] none
DISCARD 4982 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4983 [(0,1),(0,0)] D [4981] [] [] [] [((0,0),(0,1))] [4984,4985,4986,4983] CONDITIONAL_S
Y_MEAS 4984 [(0,1)] HALF_D_PLUS_2 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
IDLE 4985 [(0,0)] HALF_D_PLUS_2 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
DISCARD 4986 [(0,1)] 0 [4981] [] [] [] [] [4984,4985,4986,4983] CONDITIONAL_S
IDLE 4987 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4988 [(1,0)] D [] [] [] [] [] [] none
MERGE 4989 [(1,0),(0,0)] D [] [4992,4993,4994,4991] [] [] [((0,0),(1,0))] [] none
DISCARD 4990 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4991 [(1,0),(0,0)] D [4989] [] [] [] [((0,0),(1,0))] [4992,4993,4994,4991] CONDITIONAL_S
Y_MEAS 4992 [(1,0)] HALF_D_PLUS_2 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
IDLE 4993 [(0,0)] HALF_D_PLUS_2 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
DISCARD 4994 [(1,0)] 0 [4989] [] [] [] [] [4992,4993,4994,4991] CONDITIONAL_S
IDLE 4995 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4996 [(0,1)] D [] [] [] [] [] [] none
MERGE 4997 [(0,1),(0,0)] D [] [5000,5001,5002,4999] [] [] [((0,0),(0,1))] [] none
DISCARD 4998 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4999 [(0,1),(0,0)] D [4997] [] [] [] [((0,0),(0,1))] [5000,5001,5002,4999] CONDITIONAL_S
Y_MEAS 5000 [(0,1)] HALF_D_PLUS_2 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
IDLE 5001 [(0,0)] HALF_D_PLUS_2 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
DISCARD 5002 [(0,1)] 0 [4997] [] [] [] [] [5000,5001,5002,4999] CONDITIONAL_S
IDLE 5003 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5004 [(1,0)] D [] [] [] [] [] [] none
MERGE 5005 [(1,0),(0,0)] D [] [5008,5009,5010,5007] [] [] [((0,0),(1,0))] [] none
DISCARD 5006 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5007 [(1,0),(0,0)] D [5005] [] [] [] [((0,0),(1,0))] [5008,5009,5010,5007] CONDITIONAL_S
Y_MEAS 5008 [(1,0)] HALF_D_PLUS_2 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
IDLE 5009 [(0,0)] HALF_D_PLUS_2 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
DISCARD 5010 [(1,0)] 0 [5005] [] [] [] [] [5008,5009,5010,5007] CONDITIONAL_S
IDLE 5011 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 5012 [(0,1)] D [] [] [] [] [] [] none
MERGE 5013 [(0,1),(0,0)] D [] [5016,5017,5018,5015] [] [] [((0,0),(0,1))] [] none
DISCARD 5014 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [5013] [] [] [] [((0,0),(0,1))] [5016,5017,5018,5015] CONDITIONAL_S
Y_MEAS 5016 [(0,1)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5017 [(0,0)] HALF_D_PLUS_2 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
DISCARD 5018 [(0,1)] 0 [5013] [] [] [] [] [5016,5017,5018,5015] CONDITIONAL_S
IDLE 5019 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 5020 [(1,0)] D [] [] [] [] [] [] none
MERGE 5021 [(1,0),(0,0)] D [] [5024,5025,5026,5023] [] [] [((0,0),(1,0))] [] none
DISCARD 5022 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [5021] [] [] [] [((0,0),(1,0))] [5024,5025,5026,5023] CONDITIONAL_S
Y_MEAS 5024 [(1,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5025 [(0,0)] HALF_D_PLUS_2 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
DISCARD 5026 [(1,0)] 0 [5021] [] [] [] [] [5024,5025,5026,5023] CONDITIONAL_S
IDLE 5027 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 5028 [(0,1)] D [] [] [] [] [] [] none
MERGE 5029 [(0,1),(0,0)] D [] [5032,5033,5034,5031] [] [] [((0,0),(0,1))] [] none
DISCARD 5030 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [5029] [] [] [] [((0,0),(0,1))] [5032,5033,5034,5031] CONDITIONAL_S
Y_MEAS 5032 [(0,1)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5033 [(0,0)] HALF_D_PLUS_2 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
DISCARD 5034 [(0,1)] 0 [5029] [] [] [] [] [5032,5033,5034,5031] CONDITIONAL_S
IDLE 5035 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5036 [(1,0)] D [] [] [] [] [] [] none
MERGE 5037 [(1,0),(0,0)] D [] [5040,5041,5042,5039] [] [] [((0,0),(1,0))] [] none
DISCARD 5038 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [5037] [] [] [] [((0,0),(1,0))] [5040,5041,5042,5039] CONDITIONAL_S
Y_MEAS 5040 [(1,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5041 [(0,0)] HALF_D_PLUS_2 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
DISCARD 5042 [(1,0)] 0 [5037] [] [] [] [] [5040,5041,5042,5039] CONDITIONAL_S
IDLE 5043 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5044 [(0,1)] D [] [] [] [] [] [] none
MERGE 5045 [(0,1),(0,0)] D [] [5048,5049,5050,5047] [] [] [((0,0),(0,1))] [] none
DISCARD 5046 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [5045] [] [] [] [((0,0),(0,1))] [5048,5049,5050,5047] CONDITIONAL_S
Y_MEAS 5048 [(0,1)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5049 [(0,0)] HALF_D_PLUS_2 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
DISCARD 5050 [(0,1)] 0 [5045] [] [] [] [] [5048,5049,5050,5047] CONDITIONAL_S
IDLE 5051 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5052 [(1,0)] D [] [] [] [] [] [] none
MERGE 5053 [(1,0),(0,0)] D [] [5056,5057,5058,5055] [] [] [((0,0),(1,0))] [] none
DISCARD 5054 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [5053] [] [] [] [((0,0),(1,0))] [5056,5057,5058,5055] CONDITIONAL_S
Y_MEAS 5056 [(1,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5057 [(0,0)] HALF_D_PLUS_2 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
DISCARD 5058 [(1,0)] 0 [5053] [] [] [] [] [5056,5057,5058,5055] CONDITIONAL_S
IDLE 5059 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 5060 [(0,1)] D [] [] [] [] [] [] none
MERGE 5061 [(0,1),(0,0)] D [] [5064,5065,5066,5063] [] [] [((0,0),(0,1))] [] none
DISCARD 5062 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [5061] [] [] [] [((0,0),(0,1))] [5064,5065,5066,5063] CONDITIONAL_S
Y_MEAS 5064 [(0,1)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5065 [(0,0)] HALF_D_PLUS_2 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
DISCARD 5066 [(0,1)] 0 [5061] [] [] [] [] [5064,5065,5066,5063] CONDITIONAL_S
IDLE 5067 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 5068 [(1,0)] D [] [] [] [] [] [] none
MERGE 5069 [(1,0),(0,0)] D [] [5072,5073,5074,5071] [] [] [((0,0),(1,0))] [] none
DISCARD 5070 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [5069] [] [] [] [((0,0),(1,0))] [5072,5073,5074,5071] CONDITIONAL_S
Y_MEAS 5072 [(1,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5073 [(0,0)] HALF_D_PLUS_2 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
DISCARD 5074 [(1,0)] 0 [5069] [] [] [] [] [5072,5073,5074,5071] CONDITIONAL_S
IDLE 5075 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5076 [(0,1)] D [] [] [] [] [] [] none
MERGE 5077 [(0,1),(0,0)] D [] [5080,5081,5082,5079] [] [] [((0,0),(0,1))] [] none
DISCARD 5078 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [5077] [] [] [] [((0,0),(0,1))] [5080,5081,5082,5079] CONDITIONAL_S
Y_MEAS 5080 [(0,1)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5081 [(0,0)] HALF_D_PLUS_2 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
DISCARD 5082 [(0,1)] 0 [5077] [] [] [] [] [5080,5081,5082,5079] CONDITIONAL_S
IDLE 5083 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5084 [(1,0)] D [] [] [] [] [] [] none
MERGE 5085 [(1,0),(0,0)] D [] [5088,5089,5090,5087] [] [] [((0,0),(1,0))] [] none
DISCARD 5086 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [5085] [] [] [] [((0,0),(1,0))] [5088,5089,5090,5087] CONDITIONAL_S
Y_MEAS 5088 [(1,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5089 [(0,0)] HALF_D_PLUS_2 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
DISCARD 5090 [(1,0)] 0 [5085] [] [] [] [] [5088,5089,5090,5087] CONDITIONAL_S
IDLE 5091 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5092 [(0,1)] D [] [] [] [] [] [] none
MERGE 5093 [(0,1),(0,0)] D [] [5096,5097,5098,5095] [] [] [((0,0),(0,1))] [] none
DISCARD 5094 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [5093] [] [] [] [((0,0),(0,1))] [5096,5097,5098,5095] CONDITIONAL_S
Y_MEAS 5096 [(0,1)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5097 [(0,0)] HALF_D_PLUS_2 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
DISCARD 5098 [(0,1)] 0 [5093] [] [] [] [] [5096,5097,5098,5095] CONDITIONAL_S
IDLE 5099 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5100 [(1,0)] D [] [] [] [] [] [] none
MERGE 5101 [(1,0),(0,0)] D [] [5104,5105,5106,5103] [] [] [((0,0),(1,0))] [] none
DISCARD 5102 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5103 [(1,0),(0,0)] D [5101] [] [] [] [((0,0),(1,0))] [5104,5105,5106,5103] CONDITIONAL_S
Y_MEAS 5104 [(1,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5105 [(0,0)] HALF_D_PLUS_2 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
DISCARD 5106 [(1,0)] 0 [5101] [] [] [] [] [5104,5105,5106,5103] CONDITIONAL_S
IDLE 5107 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5108 [(0,1)] D [] [] [] [] [] [] none
MERGE 5109 [(0,1),(0,0)] D [] [5112,5113,5114,5111] [] [] [((0,0),(0,1))] [] none
DISCARD 5110 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5111 [(0,1),(0,0)] D [5109] [] [] [] [((0,0),(0,1))] [5112,5113,5114,5111] CONDITIONAL_S
Y_MEAS 5112 [(0,1)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5113 [(0,0)] HALF_D_PLUS_2 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
DISCARD 5114 [(0,1)] 0 [5109] [] [] [] [] [5112,5113,5114,5111] CONDITIONAL_S
IDLE 5115 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5116 [(1,0)] D [] [] [] [] [] [] none
MERGE 5117 [(1,0),(0,0)] D [] [5120,5121,5122,5119] [] [] [((0,0),(1,0))] [] none
DISCARD 5118 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5119 [(1,0),(0,0)] D [5117] [] [] [] [((0,0),(1,0))] [5120,5121,5122,5119] CONDITIONAL_S
Y_MEAS 5120 [(1,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5121 [(0,0)] HALF_D_PLUS_2 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
DISCARD 5122 [(1,0)] 0 [5117] [] [] [] [] [5120,5121,5122,5119] CONDITIONAL_S
IDLE 5123 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 5124 [(0,1)] D [] [] [] [] [] [] none
MERGE 5125 [(0,1),(0,0)] D [] [5128,5129,5130,5127] [] [] [((0,0),(0,1))] [] none
DISCARD 5126 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5127 [(0,1),(0,0)] D [5125] [] [] [] [((0,0),(0,1))] [5128,5129,5130,5127] CONDITIONAL_S
Y_MEAS 5128 [(0,1)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5129 [(0,0)] HALF_D_PLUS_2 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
DISCARD 5130 [(0,1)] 0 [5125] [] [] [] [] [5128,5129,5130,5127] CONDITIONAL_S
IDLE 5131 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5132 [(1,0)] D [] [] [] [] [] [] none
MERGE 5133 [(1,0),(0,0)] D [] [5136,5137,5138,5135] [] [] [((0,0),(1,0))] [] none
DISCARD 5134 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5135 [(1,0),(0,0)] D [5133] [] [] [] [((0,0),(1,0))] [5136,5137,5138,5135] CONDITIONAL_S
Y_MEAS 5136 [(1,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5137 [(0,0)] HALF_D_PLUS_2 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
DISCARD 5138 [(1,0)] 0 [5133] [] [] [] [] [5136,5137,5138,5135] CONDITIONAL_S
IDLE 5139 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5140 [(0,1)] D [] [] [] [] [] [] none
MERGE 5141 [(0,1),(0,0)] D [] [5144,5145,5146,5143] [] [] [((0,0),(0,1))] [] none
DISCARD 5142 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5143 [(0,1),(0,0)] D [5141] [] [] [] [((0,0),(0,1))] [5144,5145,5146,5143] CONDITIONAL_S
Y_MEAS 5144 [(0,1)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5145 [(0,0)] HALF_D_PLUS_2 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
DISCARD 5146 [(0,1)] 0 [5141] [] [] [] [] [5144,5145,5146,5143] CONDITIONAL_S
IDLE 5147 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 5148 [(1,0)] D [] [] [] [] [] [] none
MERGE 5149 [(1,0),(0,0)] D [] [5152,5153,5154,5151] [] [] [((0,0),(1,0))] [] none
DISCARD 5150 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5151 [(1,0),(0,0)] D [5149] [] [] [] [((0,0),(1,0))] [5152,5153,5154,5151] CONDITIONAL_S
Y_MEAS 5152 [(1,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5153 [(0,0)] HALF_D_PLUS_2 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
DISCARD 5154 [(1,0)] 0 [5149] [] [] [] [] [5152,5153,5154,5151] CONDITIONAL_S
IDLE 5155 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5156 [(0,1)] D [] [] [] [] [] [] none
MERGE 5157 [(0,1),(0,0)] D [] [5160,5161,5162,5159] [] [] [((0,0),(0,1))] [] none
DISCARD 5158 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5159 [(0,1),(0,0)] D [5157] [] [] [] [((0,0),(0,1))] [5160,5161,5162,5159] CONDITIONAL_S
Y_MEAS 5160 [(0,1)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5161 [(0,0)] HALF_D_PLUS_2 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
DISCARD 5162 [(0,1)] 0 [5157] [] [] [] [] [5160,5161,5162,5159] CONDITIONAL_S
IDLE 5163 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5164 [(1,0)] D [] [] [] [] [] [] none
MERGE 5165 [(1,0),(0,0)] D [] [5168,5169,5170,5167] [] [] [((0,0),(1,0))] [] none
DISCARD 5166 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5167 [(1,0),(0,0)] D [5165] [] [] [] [((0,0),(1,0))] [5168,5169,5170,5167] CONDITIONAL_S
Y_MEAS 5168 [(1,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5169 [(0,0)] HALF_D_PLUS_2 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
DISCARD 5170 [(1,0)] 0 [5165] [] [] [] [] [5168,5169,5170,5167] CONDITIONAL_S
IDLE 5171 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 5172 [(0,1)] D [] [] [] [] [] [] none
MERGE 5173 [(0,1),(0,0)] D [] [5176,5177,5178,5175] [] [] [((0,0),(0,1))] [] none
DISCARD 5174 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5175 [(0,1),(0,0)] D [5173] [] [] [] [((0,0),(0,1))] [5176,5177,5178,5175] CONDITIONAL_S
Y_MEAS 5176 [(0,1)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5177 [(0,0)] HALF_D_PLUS_2 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
DISCARD 5178 [(0,1)] 0 [5173] [] [] [] [] [5176,5177,5178,5175] CONDITIONAL_S
IDLE 5179 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 5180 [(1,0)] D [] [] [] [] [] [] none
MERGE 5181 [(1,0),(0,0)] D [] [5184,5185,5186,5183] [] [] [((0,0),(1,0))] [] none
DISCARD 5182 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5183 [(1,0),(0,0)] D [5181] [] [] [] [((0,0),(1,0))] [5184,5185,5186,5183] CONDITIONAL_S
Y_MEAS 5184 [(1,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5185 [(0,0)] HALF_D_PLUS_2 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
DISCARD 5186 [(1,0)] 0 [5181] [] [] [] [] [5184,5185,5186,5183] CONDITIONAL_S
IDLE 5187 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 5188 [(0,1)] D [] [] [] [] [] [] none
MERGE 5189 [(0,1),(0,0)] D [] [5192,5193,5194,5191] [] [] [((0,0),(0,1))] [] none
DISCARD 5190 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5191 [(0,1),(0,0)] D [5189] [] [] [] [((0,0),(0,1))] [5192,5193,5194,5191] CONDITIONAL_S
Y_MEAS 5192 [(0,1)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5193 [(0,0)] HALF_D_PLUS_2 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
DISCARD 5194 [(0,1)] 0 [5189] [] [] [] [] [5192,5193,5194,5191] CONDITIONAL_S
IDLE 5195 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 5196 [(1,0)] D [] [] [] [] [] [] none
MERGE 5197 [(1,0),(0,0)] D [] [5200,5201,5202,5199] [] [] [((0,0),(1,0))] [] none
DISCARD 5198 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5199 [(1,0),(0,0)] D [5197] [] [] [] [((0,0),(1,0))] [5200,5201,5202,5199] CONDITIONAL_S
Y_MEAS 5200 [(1,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5201 [(0,0)] HALF_D_PLUS_2 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
DISCARD 5202 [(1,0)] 0 [5197] [] [] [] [] [5200,5201,5202,5199] CONDITIONAL_S
IDLE 5203 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 5204 [(0,1)] D [] [] [] [] [] [] none
MERGE 5205 [(0,1),(0,0)] D [] [5208,5209,5210,5207] [] [] [((0,0),(0,1))] [] none
DISCARD 5206 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5207 [(0,1),(0,0)] D [5205] [] [] [] [((0,0),(0,1))] [5208,5209,5210,5207] CONDITIONAL_S
Y_MEAS 5208 [(0,1)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5209 [(0,0)] HALF_D_PLUS_2 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
DISCARD 5210 [(0,1)] 0 [5205] [] [] [] [] [5208,5209,5210,5207] CONDITIONAL_S
IDLE 5211 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5212 [(1,0)] D [] [] [] [] [] [] none
MERGE 5213 [(1,0),(0,0)] D [] [5216,5217,5218,5215] [] [] [((0,0),(1,0))] [] none
DISCARD 5214 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5215 [(1,0),(0,0)] D [5213] [] [] [] [((0,0),(1,0))] [5216,5217,5218,5215] CONDITIONAL_S
Y_MEAS 5216 [(1,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5217 [(0,0)] HALF_D_PLUS_2 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
DISCARD 5218 [(1,0)] 0 [5213] [] [] [] [] [5216,5217,5218,5215] CONDITIONAL_S
IDLE 5219 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5220 [(0,1)] D [] [] [] [] [] [] none
MERGE 5221 [(0,1),(0,0)] D [] [5224,5225,5226,5223] [] [] [((0,0),(0,1))] [] none
DISCARD 5222 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5223 [(0,1),(0,0)] D [5221] [] [] [] [((0,0),(0,1))] [5224,5225,5226,5223] CONDITIONAL_S
Y_MEAS 5224 [(0,1)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5225 [(0,0)] HALF_D_PLUS_2 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
DISCARD 5226 [(0,1)] 0 [5221] [] [] [] [] [5224,5225,5226,5223] CONDITIONAL_S
IDLE 5227 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5228 [(1,0)] D [] [] [] [] [] [] none
MERGE 5229 [(1,0),(0,0)] D [] [5232,5233,5234,5231] [] [] [((0,0),(1,0))] [] none
DISCARD 5230 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5231 [(1,0),(0,0)] D [5229] [] [] [] [((0,0),(1,0))] [5232,5233,5234,5231] CONDITIONAL_S
Y_MEAS 5232 [(1,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5233 [(0,0)] HALF_D_PLUS_2 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
DISCARD 5234 [(1,0)] 0 [5229] [] [] [] [] [5232,5233,5234,5231] CONDITIONAL_S
IDLE 5235 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 5236 [(0,1)] D [] [] [] [] [] [] none
MERGE 5237 [(0,1),(0,0)] D [] [5240,5241,5242,5239] [] [] [((0,0),(0,1))] [] none
DISCARD 5238 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5239 [(0,1),(0,0)] D [5237] [] [] [] [((0,0),(0,1))] [5240,5241,5242,5239] CONDITIONAL_S
Y_MEAS 5240 [(0,1)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5241 [(0,0)] HALF_D_PLUS_2 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
DISCARD 5242 [(0,1)] 0 [5237] [] [] [] [] [5240,5241,5242,5239] CONDITIONAL_S
IDLE 5243 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 5244 [(1,0)] D [] [] [] [] [] [] none
MERGE 5245 [(1,0),(0,0)] D [] [5248,5249,5250,5247] [] [] [((0,0),(1,0))] [] none
DISCARD 5246 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5247 [(1,0),(0,0)] D [5245] [] [] [] [((0,0),(1,0))] [5248,5249,5250,5247] CONDITIONAL_S
Y_MEAS 5248 [(1,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5249 [(0,0)] HALF_D_PLUS_2 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
DISCARD 5250 [(1,0)] 0 [5245] [] [] [] [] [5248,5249,5250,5247] CONDITIONAL_S
IDLE 5251 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5252 [(0,1)] D [] [] [] [] [] [] none
MERGE 5253 [(0,1),(0,0)] D [] [5256,5257,5258,5255] [] [] [((0,0),(0,1))] [] none
DISCARD 5254 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5255 [(0,1),(0,0)] D [5253] [] [] [] [((0,0),(0,1))] [5256,5257,5258,5255] CONDITIONAL_S
Y_MEAS 5256 [(0,1)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5257 [(0,0)] HALF_D_PLUS_2 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
DISCARD 5258 [(0,1)] 0 [5253] [] [] [] [] [5256,5257,5258,5255] CONDITIONAL_S
IDLE 5259 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5260 [(1,0)] D [] [] [] [] [] [] none
MERGE 5261 [(1,0),(0,0)] D [] [5264,5265,5266,5263] [] [] [((0,0),(1,0))] [] none
DISCARD 5262 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5263 [(1,0),(0,0)] D [5261] [] [] [] [((0,0),(1,0))] [5264,5265,5266,5263] CONDITIONAL_S
Y_MEAS 5264 [(1,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5265 [(0,0)] HALF_D_PLUS_2 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
DISCARD 5266 [(1,0)] 0 [5261] [] [] [] [] [5264,5265,5266,5263] CONDITIONAL_S
IDLE 5267 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5268 [(0,1)] D [] [] [] [] [] [] none
MERGE 5269 [(0,1),(0,0)] D [] [5272,5273,5274,5271] [] [] [((0,0),(0,1))] [] none
DISCARD 5270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5271 [(0,1),(0,0)] D [5269] [] [] [] [((0,0),(0,1))] [5272,5273,5274,5271] CONDITIONAL_S
Y_MEAS 5272 [(0,1)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5273 [(0,0)] HALF_D_PLUS_2 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
DISCARD 5274 [(0,1)] 0 [5269] [] [] [] [] [5272,5273,5274,5271] CONDITIONAL_S
IDLE 5275 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5276 [(1,0)] D [] [] [] [] [] [] none
MERGE 5277 [(1,0),(0,0)] D [] [5280,5281,5282,5279] [] [] [((0,0),(1,0))] [] none
DISCARD 5278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5279 [(1,0),(0,0)] D [5277] [] [] [] [((0,0),(1,0))] [5280,5281,5282,5279] CONDITIONAL_S
Y_MEAS 5280 [(1,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5281 [(0,0)] HALF_D_PLUS_2 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
DISCARD 5282 [(1,0)] 0 [5277] [] [] [] [] [5280,5281,5282,5279] CONDITIONAL_S
IDLE 5283 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5284 [(0,1)] D [] [] [] [] [] [] none
MERGE 5285 [(0,1),(0,0)] D [] [5288,5289,5290,5287] [] [] [((0,0),(0,1))] [] none
DISCARD 5286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5287 [(0,1),(0,0)] D [5285] [] [] [] [((0,0),(0,1))] [5288,5289,5290,5287] CONDITIONAL_S
Y_MEAS 5288 [(0,1)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5289 [(0,0)] HALF_D_PLUS_2 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
DISCARD 5290 [(0,1)] 0 [5285] [] [] [] [] [5288,5289,5290,5287] CONDITIONAL_S
IDLE 5291 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5292 [(1,0)] D [] [] [] [] [] [] none
MERGE 5293 [(1,0),(0,0)] D [] [5296,5297,5298,5295] [] [] [((0,0),(1,0))] [] none
DISCARD 5294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5295 [(1,0),(0,0)] D [5293] [] [] [] [((0,0),(1,0))] [5296,5297,5298,5295] CONDITIONAL_S
Y_MEAS 5296 [(1,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5297 [(0,0)] HALF_D_PLUS_2 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
DISCARD 5298 [(1,0)] 0 [5293] [] [] [] [] [5296,5297,5298,5295] CONDITIONAL_S
IDLE 5299 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5300 [(0,1)] D [] [] [] [] [] [] none
MERGE 5301 [(0,1),(0,0)] D [] [5304,5305,5306,5303] [] [] [((0,0),(0,1))] [] none
DISCARD 5302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5303 [(0,1),(0,0)] D [5301] [] [] [] [((0,0),(0,1))] [5304,5305,5306,5303] CONDITIONAL_S
Y_MEAS 5304 [(0,1)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5305 [(0,0)] HALF_D_PLUS_2 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
DISCARD 5306 [(0,1)] 0 [5301] [] [] [] [] [5304,5305,5306,5303] CONDITIONAL_S
IDLE 5307 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5308 [(1,0)] D [] [] [] [] [] [] none
MERGE 5309 [(1,0),(0,0)] D [] [5312,5313,5314,5311] [] [] [((0,0),(1,0))] [] none
DISCARD 5310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5311 [(1,0),(0,0)] D [5309] [] [] [] [((0,0),(1,0))] [5312,5313,5314,5311] CONDITIONAL_S
Y_MEAS 5312 [(1,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5313 [(0,0)] HALF_D_PLUS_2 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
DISCARD 5314 [(1,0)] 0 [5309] [] [] [] [] [5312,5313,5314,5311] CONDITIONAL_S
IDLE 5315 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 5316 [(0,1)] D [] [] [] [] [] [] none
MERGE 5317 [(0,1),(0,0)] D [] [5320,5321,5322,5319] [] [] [((0,0),(0,1))] [] none
DISCARD 5318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [5317] [] [] [] [((0,0),(0,1))] [5320,5321,5322,5319] CONDITIONAL_S
Y_MEAS 5320 [(0,1)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5321 [(0,0)] HALF_D_PLUS_2 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
DISCARD 5322 [(0,1)] 0 [5317] [] [] [] [] [5320,5321,5322,5319] CONDITIONAL_S
IDLE 5323 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5324 [(1,0)] D [] [] [] [] [] [] none
MERGE 5325 [(1,0),(0,0)] D [] [5328,5329,5330,5327] [] [] [((0,0),(1,0))] [] none
DISCARD 5326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [5325] [] [] [] [((0,0),(1,0))] [5328,5329,5330,5327] CONDITIONAL_S
Y_MEAS 5328 [(1,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5329 [(0,0)] HALF_D_PLUS_2 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
DISCARD 5330 [(1,0)] 0 [5325] [] [] [] [] [5328,5329,5330,5327] CONDITIONAL_S
IDLE 5331 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 5332 [(0,1)] D [] [] [] [] [] [] none
MERGE 5333 [(0,1),(0,0)] D [] [5336,5337,5338,5335] [] [] [((0,0),(0,1))] [] none
DISCARD 5334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [5333] [] [] [] [((0,0),(0,1))] [5336,5337,5338,5335] CONDITIONAL_S
Y_MEAS 5336 [(0,1)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5337 [(0,0)] HALF_D_PLUS_2 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
DISCARD 5338 [(0,1)] 0 [5333] [] [] [] [] [5336,5337,5338,5335] CONDITIONAL_S
IDLE 5339 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5340 [(1,0)] D [] [] [] [] [] [] none
MERGE 5341 [(1,0),(0,0)] D [] [5344,5345,5346,5343] [] [] [((0,0),(1,0))] [] none
DISCARD 5342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [5341] [] [] [] [((0,0),(1,0))] [5344,5345,5346,5343] CONDITIONAL_S
Y_MEAS 5344 [(1,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5345 [(0,0)] HALF_D_PLUS_2 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
DISCARD 5346 [(1,0)] 0 [5341] [] [] [] [] [5344,5345,5346,5343] CONDITIONAL_S
IDLE 5347 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5348 [(0,1)] D [] [] [] [] [] [] none
MERGE 5349 [(0,1),(0,0)] D [] [5352,5353,5354,5351] [] [] [((0,0),(0,1))] [] none
DISCARD 5350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [5349] [] [] [] [((0,0),(0,1))] [5352,5353,5354,5351] CONDITIONAL_S
Y_MEAS 5352 [(0,1)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5353 [(0,0)] HALF_D_PLUS_2 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
DISCARD 5354 [(0,1)] 0 [5349] [] [] [] [] [5352,5353,5354,5351] CONDITIONAL_S
IDLE 5355 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5356 [(1,0)] D [] [] [] [] [] [] none
MERGE 5357 [(1,0),(0,0)] D [] [5360,5361,5362,5359] [] [] [((0,0),(1,0))] [] none
DISCARD 5358 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [5357] [] [] [] [((0,0),(1,0))] [5360,5361,5362,5359] CONDITIONAL_S
Y_MEAS 5360 [(1,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5361 [(0,0)] HALF_D_PLUS_2 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
DISCARD 5362 [(1,0)] 0 [5357] [] [] [] [] [5360,5361,5362,5359] CONDITIONAL_S
IDLE 5363 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5364 [(0,1)] D [] [] [] [] [] [] none
MERGE 5365 [(0,1),(0,0)] D [] [5368,5369,5370,5367] [] [] [((0,0),(0,1))] [] none
DISCARD 5366 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5367 [(0,1),(0,0)] D [5365] [] [] [] [((0,0),(0,1))] [5368,5369,5370,5367] CONDITIONAL_S
Y_MEAS 5368 [(0,1)] HALF_D_PLUS_2 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
IDLE 5369 [(0,0)] HALF_D_PLUS_2 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
DISCARD 5370 [(0,1)] 0 [5365] [] [] [] [] [5368,5369,5370,5367] CONDITIONAL_S
IDLE 5371 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 5372 [(1,0)] D [] [] [] [] [] [] none
MERGE 5373 [(1,0),(0,0)] D [] [5376,5377,5378,5375] [] [] [((0,0),(1,0))] [] none
DISCARD 5374 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5375 [(1,0),(0,0)] D [5373] [] [] [] [((0,0),(1,0))] [5376,5377,5378,5375] CONDITIONAL_S
Y_MEAS 5376 [(1,0)] HALF_D_PLUS_2 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
IDLE 5377 [(0,0)] HALF_D_PLUS_2 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
DISCARD 5378 [(1,0)] 0 [5373] [] [] [] [] [5376,5377,5378,5375] CONDITIONAL_S
IDLE 5379 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5380 [(0,1)] D [] [] [] [] [] [] none
MERGE 5381 [(0,1),(0,0)] D [] [5384,5385,5386,5383] [] [] [((0,0),(0,1))] [] none
DISCARD 5382 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5383 [(0,1),(0,0)] D [5381] [] [] [] [((0,0),(0,1))] [5384,5385,5386,5383] CONDITIONAL_S
Y_MEAS 5384 [(0,1)] HALF_D_PLUS_2 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
IDLE 5385 [(0,0)] HALF_D_PLUS_2 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
DISCARD 5386 [(0,1)] 0 [5381] [] [] [] [] [5384,5385,5386,5383] CONDITIONAL_S
IDLE 5387 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5388 [(1,0)] D [] [] [] [] [] [] none
MERGE 5389 [(1,0),(0,0)] D [] [5392,5393,5394,5391] [] [] [((0,0),(1,0))] [] none
DISCARD 5390 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5391 [(1,0),(0,0)] D [5389] [] [] [] [((0,0),(1,0))] [5392,5393,5394,5391] CONDITIONAL_S
Y_MEAS 5392 [(1,0)] HALF_D_PLUS_2 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
IDLE 5393 [(0,0)] HALF_D_PLUS_2 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
DISCARD 5394 [(1,0)] 0 [5389] [] [] [] [] [5392,5393,5394,5391] CONDITIONAL_S
IDLE 5395 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5396 [(0,1)] D [] [] [] [] [] [] none
MERGE 5397 [(0,1),(0,0)] D [] [5400,5401,5402,5399] [] [] [((0,0),(0,1))] [] none
DISCARD 5398 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5399 [(0,1),(0,0)] D [5397] [] [] [] [((0,0),(0,1))] [5400,5401,5402,5399] CONDITIONAL_S
Y_MEAS 5400 [(0,1)] HALF_D_PLUS_2 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
IDLE 5401 [(0,0)] HALF_D_PLUS_2 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
DISCARD 5402 [(0,1)] 0 [5397] [] [] [] [] [5400,5401,5402,5399] CONDITIONAL_S
IDLE 5403 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5404 [(1,0)] D [] [] [] [] [] [] none
MERGE 5405 [(1,0),(0,0)] D [] [5408,5409,5410,5407] [] [] [((0,0),(1,0))] [] none
DISCARD 5406 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5407 [(1,0),(0,0)] D [5405] [] [] [] [((0,0),(1,0))] [5408,5409,5410,5407] CONDITIONAL_S
Y_MEAS 5408 [(1,0)] HALF_D_PLUS_2 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
IDLE 5409 [(0,0)] HALF_D_PLUS_2 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
DISCARD 5410 [(1,0)] 0 [5405] [] [] [] [] [5408,5409,5410,5407] CONDITIONAL_S
IDLE 5411 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5412 [(0,1)] D [] [] [] [] [] [] none
MERGE 5413 [(0,1),(0,0)] D [] [5416,5417,5418,5415] [] [] [((0,0),(0,1))] [] none
DISCARD 5414 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5415 [(0,1),(0,0)] D [5413] [] [] [] [((0,0),(0,1))] [5416,5417,5418,5415] CONDITIONAL_S
Y_MEAS 5416 [(0,1)] HALF_D_PLUS_2 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
IDLE 5417 [(0,0)] HALF_D_PLUS_2 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
DISCARD 5418 [(0,1)] 0 [5413] [] [] [] [] [5416,5417,5418,5415] CONDITIONAL_S
IDLE 5419 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 5420 [(1,0)] D [] [] [] [] [] [] none
MERGE 5421 [(1,0),(0,0)] D [] [5424,5425,5426,5423] [] [] [((0,0),(1,0))] [] none
DISCARD 5422 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5423 [(1,0),(0,0)] D [5421] [] [] [] [((0,0),(1,0))] [5424,5425,5426,5423] CONDITIONAL_S
Y_MEAS 5424 [(1,0)] HALF_D_PLUS_2 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
IDLE 5425 [(0,0)] HALF_D_PLUS_2 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
DISCARD 5426 [(1,0)] 0 [5421] [] [] [] [] [5424,5425,5426,5423] CONDITIONAL_S
IDLE 5427 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5428 [(0,1)] D [] [] [] [] [] [] none
MERGE 5429 [(0,1),(0,0)] D [] [5432,5433,5434,5431] [] [] [((0,0),(0,1))] [] none
DISCARD 5430 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5431 [(0,1),(0,0)] D [5429] [] [] [] [((0,0),(0,1))] [5432,5433,5434,5431] CONDITIONAL_S
Y_MEAS 5432 [(0,1)] HALF_D_PLUS_2 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
IDLE 5433 [(0,0)] HALF_D_PLUS_2 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
DISCARD 5434 [(0,1)] 0 [5429] [] [] [] [] [5432,5433,5434,5431] CONDITIONAL_S
IDLE 5435 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 5436 [(1,0)] D [] [] [] [] [] [] none
MERGE 5437 [(1,0),(0,0)] D [] [5440,5441,5442,5439] [] [] [((0,0),(1,0))] [] none
DISCARD 5438 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5439 [(1,0),(0,0)] D [5437] [] [] [] [((0,0),(1,0))] [5440,5441,5442,5439] CONDITIONAL_S
Y_MEAS 5440 [(1,0)] HALF_D_PLUS_2 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
IDLE 5441 [(0,0)] HALF_D_PLUS_2 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
DISCARD 5442 [(1,0)] 0 [5437] [] [] [] [] [5440,5441,5442,5439] CONDITIONAL_S
IDLE 5443 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5444 [(0,1)] D [] [] [] [] [] [] none
MERGE 5445 [(0,1),(0,0)] D [] [5448,5449,5450,5447] [] [] [((0,0),(0,1))] [] none
DISCARD 5446 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5447 [(0,1),(0,0)] D [5445] [] [] [] [((0,0),(0,1))] [5448,5449,5450,5447] CONDITIONAL_S
Y_MEAS 5448 [(0,1)] HALF_D_PLUS_2 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
IDLE 5449 [(0,0)] HALF_D_PLUS_2 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
DISCARD 5450 [(0,1)] 0 [5445] [] [] [] [] [5448,5449,5450,5447] CONDITIONAL_S
IDLE 5451 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5452 [(1,0)] D [] [] [] [] [] [] none
MERGE 5453 [(1,0),(0,0)] D [] [5456,5457,5458,5455] [] [] [((0,0),(1,0))] [] none
DISCARD 5454 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5455 [(1,0),(0,0)] D [5453] [] [] [] [((0,0),(1,0))] [5456,5457,5458,5455] CONDITIONAL_S
Y_MEAS 5456 [(1,0)] HALF_D_PLUS_2 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
IDLE 5457 [(0,0)] HALF_D_PLUS_2 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
DISCARD 5458 [(1,0)] 0 [5453] [] [] [] [] [5456,5457,5458,5455] CONDITIONAL_S
IDLE 5459 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5460 [(0,1)] D [] [] [] [] [] [] none
MERGE 5461 [(0,1),(0,0)] D [] [5464,5465,5466,5463] [] [] [((0,0),(0,1))] [] none
DISCARD 5462 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5463 [(0,1),(0,0)] D [5461] [] [] [] [((0,0),(0,1))] [5464,5465,5466,5463] CONDITIONAL_S
Y_MEAS 5464 [(0,1)] HALF_D_PLUS_2 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
IDLE 5465 [(0,0)] HALF_D_PLUS_2 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
DISCARD 5466 [(0,1)] 0 [5461] [] [] [] [] [5464,5465,5466,5463] CONDITIONAL_S
IDLE 5467 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5468 [(1,0)] D [] [] [] [] [] [] none
MERGE 5469 [(1,0),(0,0)] D [] [5472,5473,5474,5471] [] [] [((0,0),(1,0))] [] none
DISCARD 5470 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5471 [(1,0),(0,0)] D [5469] [] [] [] [((0,0),(1,0))] [5472,5473,5474,5471] CONDITIONAL_S
Y_MEAS 5472 [(1,0)] HALF_D_PLUS_2 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
IDLE 5473 [(0,0)] HALF_D_PLUS_2 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
DISCARD 5474 [(1,0)] 0 [5469] [] [] [] [] [5472,5473,5474,5471] CONDITIONAL_S
IDLE 5475 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5476 [(0,1)] D [] [] [] [] [] [] none
MERGE 5477 [(0,1),(0,0)] D [] [5480,5481,5482,5479] [] [] [((0,0),(0,1))] [] none
DISCARD 5478 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5479 [(0,1),(0,0)] D [5477] [] [] [] [((0,0),(0,1))] [5480,5481,5482,5479] CONDITIONAL_S
Y_MEAS 5480 [(0,1)] HALF_D_PLUS_2 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
IDLE 5481 [(0,0)] HALF_D_PLUS_2 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
DISCARD 5482 [(0,1)] 0 [5477] [] [] [] [] [5480,5481,5482,5479] CONDITIONAL_S
IDLE 5483 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5484 [(1,0)] D [] [] [] [] [] [] none
MERGE 5485 [(1,0),(0,0)] D [] [5488,5489,5490,5487] [] [] [((0,0),(1,0))] [] none
DISCARD 5486 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5487 [(1,0),(0,0)] D [5485] [] [] [] [((0,0),(1,0))] [5488,5489,5490,5487] CONDITIONAL_S
Y_MEAS 5488 [(1,0)] HALF_D_PLUS_2 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
IDLE 5489 [(0,0)] HALF_D_PLUS_2 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
DISCARD 5490 [(1,0)] 0 [5485] [] [] [] [] [5488,5489,5490,5487] CONDITIONAL_S
IDLE 5491 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5492 [(0,1)] D [] [] [] [] [] [] none
MERGE 5493 [(0,1),(0,0)] D [] [5496,5497,5498,5495] [] [] [((0,0),(0,1))] [] none
DISCARD 5494 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5495 [(0,1),(0,0)] D [5493] [] [] [] [((0,0),(0,1))] [5496,5497,5498,5495] CONDITIONAL_S
Y_MEAS 5496 [(0,1)] HALF_D_PLUS_2 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
IDLE 5497 [(0,0)] HALF_D_PLUS_2 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
DISCARD 5498 [(0,1)] 0 [5493] [] [] [] [] [5496,5497,5498,5495] CONDITIONAL_S
IDLE 5499 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 5500 [(1,0)] D [] [] [] [] [] [] none
MERGE 5501 [(1,0),(0,0)] D [] [5504,5505,5506,5503] [] [] [((0,0),(1,0))] [] none
DISCARD 5502 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5503 [(1,0),(0,0)] D [5501] [] [] [] [((0,0),(1,0))] [5504,5505,5506,5503] CONDITIONAL_S
Y_MEAS 5504 [(1,0)] HALF_D_PLUS_2 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
IDLE 5505 [(0,0)] HALF_D_PLUS_2 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
DISCARD 5506 [(1,0)] 0 [5501] [] [] [] [] [5504,5505,5506,5503] CONDITIONAL_S
IDLE 5507 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5508 [(0,1)] D [] [] [] [] [] [] none
MERGE 5509 [(0,1),(0,0)] D [] [5512,5513,5514,5511] [] [] [((0,0),(0,1))] [] none
DISCARD 5510 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5511 [(0,1),(0,0)] D [5509] [] [] [] [((0,0),(0,1))] [5512,5513,5514,5511] CONDITIONAL_S
Y_MEAS 5512 [(0,1)] HALF_D_PLUS_2 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
IDLE 5513 [(0,0)] HALF_D_PLUS_2 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
DISCARD 5514 [(0,1)] 0 [5509] [] [] [] [] [5512,5513,5514,5511] CONDITIONAL_S
IDLE 5515 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5516 [(1,0)] D [] [] [] [] [] [] none
MERGE 5517 [(1,0),(0,0)] D [] [5520,5521,5522,5519] [] [] [((0,0),(1,0))] [] none
DISCARD 5518 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5519 [(1,0),(0,0)] D [5517] [] [] [] [((0,0),(1,0))] [5520,5521,5522,5519] CONDITIONAL_S
Y_MEAS 5520 [(1,0)] HALF_D_PLUS_2 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
IDLE 5521 [(0,0)] HALF_D_PLUS_2 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
DISCARD 5522 [(1,0)] 0 [5517] [] [] [] [] [5520,5521,5522,5519] CONDITIONAL_S
IDLE 5523 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 5524 [(0,1)] D [] [] [] [] [] [] none
MERGE 5525 [(0,1),(0,0)] D [] [5528,5529,5530,5527] [] [] [((0,0),(0,1))] [] none
DISCARD 5526 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5527 [(0,1),(0,0)] D [5525] [] [] [] [((0,0),(0,1))] [5528,5529,5530,5527] CONDITIONAL_S
Y_MEAS 5528 [(0,1)] HALF_D_PLUS_2 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
IDLE 5529 [(0,0)] HALF_D_PLUS_2 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
DISCARD 5530 [(0,1)] 0 [5525] [] [] [] [] [5528,5529,5530,5527] CONDITIONAL_S
IDLE 5531 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 5532 [(1,0)] D [] [] [] [] [] [] none
MERGE 5533 [(1,0),(0,0)] D [] [5536,5537,5538,5535] [] [] [((0,0),(1,0))] [] none
DISCARD 5534 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5535 [(1,0),(0,0)] D [5533] [] [] [] [((0,0),(1,0))] [5536,5537,5538,5535] CONDITIONAL_S
Y_MEAS 5536 [(1,0)] HALF_D_PLUS_2 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
IDLE 5537 [(0,0)] HALF_D_PLUS_2 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
DISCARD 5538 [(1,0)] 0 [5533] [] [] [] [] [5536,5537,5538,5535] CONDITIONAL_S
IDLE 5539 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 5540 [(0,1)] D [] [] [] [] [] [] none
MERGE 5541 [(0,1),(0,0)] D [] [5544,5545,5546,5543] [] [] [((0,0),(0,1))] [] none
DISCARD 5542 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5543 [(0,1),(0,0)] D [5541] [] [] [] [((0,0),(0,1))] [5544,5545,5546,5543] CONDITIONAL_S
Y_MEAS 5544 [(0,1)] HALF_D_PLUS_2 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
IDLE 5545 [(0,0)] HALF_D_PLUS_2 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
DISCARD 5546 [(0,1)] 0 [5541] [] [] [] [] [5544,5545,5546,5543] CONDITIONAL_S
IDLE 5547 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5548 [(1,0)] D [] [] [] [] [] [] none
MERGE 5549 [(1,0),(0,0)] D [] [5552,5553,5554,5551] [] [] [((0,0),(1,0))] [] none
DISCARD 5550 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5551 [(1,0),(0,0)] D [5549] [] [] [] [((0,0),(1,0))] [5552,5553,5554,5551] CONDITIONAL_S
Y_MEAS 5552 [(1,0)] HALF_D_PLUS_2 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
IDLE 5553 [(0,0)] HALF_D_PLUS_2 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
DISCARD 5554 [(1,0)] 0 [5549] [] [] [] [] [5552,5553,5554,5551] CONDITIONAL_S
IDLE 5555 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 5556 [(0,1)] D [] [] [] [] [] [] none
MERGE 5557 [(0,1),(0,0)] D [] [5560,5561,5562,5559] [] [] [((0,0),(0,1))] [] none
DISCARD 5558 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5559 [(0,1),(0,0)] D [5557] [] [] [] [((0,0),(0,1))] [5560,5561,5562,5559] CONDITIONAL_S
Y_MEAS 5560 [(0,1)] HALF_D_PLUS_2 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
IDLE 5561 [(0,0)] HALF_D_PLUS_2 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
DISCARD 5562 [(0,1)] 0 [5557] [] [] [] [] [5560,5561,5562,5559] CONDITIONAL_S
IDLE 5563 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5564 [(1,0)] D [] [] [] [] [] [] none
MERGE 5565 [(1,0),(0,0)] D [] [5568,5569,5570,5567] [] [] [((0,0),(1,0))] [] none
DISCARD 5566 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5567 [(1,0),(0,0)] D [5565] [] [] [] [((0,0),(1,0))] [5568,5569,5570,5567] CONDITIONAL_S
Y_MEAS 5568 [(1,0)] HALF_D_PLUS_2 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
IDLE 5569 [(0,0)] HALF_D_PLUS_2 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
DISCARD 5570 [(1,0)] 0 [5565] [] [] [] [] [5568,5569,5570,5567] CONDITIONAL_S
IDLE 5571 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 5572 [(0,1)] D [] [] [] [] [] [] none
MERGE 5573 [(0,1),(0,0)] D [] [5576,5577,5578,5575] [] [] [((0,0),(0,1))] [] none
DISCARD 5574 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5575 [(0,1),(0,0)] D [5573] [] [] [] [((0,0),(0,1))] [5576,5577,5578,5575] CONDITIONAL_S
Y_MEAS 5576 [(0,1)] HALF_D_PLUS_2 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
IDLE 5577 [(0,0)] HALF_D_PLUS_2 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
DISCARD 5578 [(0,1)] 0 [5573] [] [] [] [] [5576,5577,5578,5575] CONDITIONAL_S
IDLE 5579 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 5580 [(1,0)] D [] [] [] [] [] [] none
MERGE 5581 [(1,0),(0,0)] D [] [5584,5585,5586,5583] [] [] [((0,0),(1,0))] [] none
DISCARD 5582 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [5581] [] [] [] [((0,0),(1,0))] [5584,5585,5586,5583] CONDITIONAL_S
Y_MEAS 5584 [(1,0)] HALF_D_PLUS_2 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
IDLE 5585 [(0,0)] HALF_D_PLUS_2 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
DISCARD 5586 [(1,0)] 0 [5581] [] [] [] [] [5584,5585,5586,5583] CONDITIONAL_S
IDLE 5587 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5588 [(0,1)] D [] [] [] [] [] [] none
MERGE 5589 [(0,1),(0,0)] D [] [5592,5593,5594,5591] [] [] [((0,0),(0,1))] [] none
DISCARD 5590 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [5589] [] [] [] [((0,0),(0,1))] [5592,5593,5594,5591] CONDITIONAL_S
Y_MEAS 5592 [(0,1)] HALF_D_PLUS_2 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
IDLE 5593 [(0,0)] HALF_D_PLUS_2 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
DISCARD 5594 [(0,1)] 0 [5589] [] [] [] [] [5592,5593,5594,5591] CONDITIONAL_S
IDLE 5595 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5596 [(1,0)] D [] [] [] [] [] [] none
MERGE 5597 [(1,0),(0,0)] D [] [5600,5601,5602,5599] [] [] [((0,0),(1,0))] [] none
DISCARD 5598 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [5597] [] [] [] [((0,0),(1,0))] [5600,5601,5602,5599] CONDITIONAL_S
Y_MEAS 5600 [(1,0)] HALF_D_PLUS_2 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
IDLE 5601 [(0,0)] HALF_D_PLUS_2 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
DISCARD 5602 [(1,0)] 0 [5597] [] [] [] [] [5600,5601,5602,5599] CONDITIONAL_S
IDLE 5603 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5604 [(0,1)] D [] [] [] [] [] [] none
MERGE 5605 [(0,1),(0,0)] D [] [5608,5609,5610,5607] [] [] [((0,0),(0,1))] [] none
DISCARD 5606 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [5605] [] [] [] [((0,0),(0,1))] [5608,5609,5610,5607] CONDITIONAL_S
Y_MEAS 5608 [(0,1)] HALF_D_PLUS_2 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
IDLE 5609 [(0,0)] HALF_D_PLUS_2 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
DISCARD 5610 [(0,1)] 0 [5605] [] [] [] [] [5608,5609,5610,5607] CONDITIONAL_S
IDLE 5611 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5612 [(1,0)] D [] [] [] [] [] [] none
MERGE 5613 [(1,0),(0,0)] D [] [5616,5617,5618,5615] [] [] [((0,0),(1,0))] [] none
DISCARD 5614 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [5613] [] [] [] [((0,0),(1,0))] [5616,5617,5618,5615] CONDITIONAL_S
Y_MEAS 5616 [(1,0)] HALF_D_PLUS_2 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
IDLE 5617 [(0,0)] HALF_D_PLUS_2 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
DISCARD 5618 [(1,0)] 0 [5613] [] [] [] [] [5616,5617,5618,5615] CONDITIONAL_S
IDLE 5619 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5620 [(0,1)] D [] [] [] [] [] [] none
MERGE 5621 [(0,1),(0,0)] D [] [5624,5625,5626,5623] [] [] [((0,0),(0,1))] [] none
DISCARD 5622 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [5621] [] [] [] [((0,0),(0,1))] [5624,5625,5626,5623] CONDITIONAL_S
Y_MEAS 5624 [(0,1)] HALF_D_PLUS_2 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
IDLE 5625 [(0,0)] HALF_D_PLUS_2 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
DISCARD 5626 [(0,1)] 0 [5621] [] [] [] [] [5624,5625,5626,5623] CONDITIONAL_S
IDLE 5627 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5628 [(1,0)] D [] [] [] [] [] [] none
MERGE 5629 [(1,0),(0,0)] D [] [5632,5633,5634,5631] [] [] [((0,0),(1,0))] [] none
DISCARD 5630 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [5629] [] [] [] [((0,0),(1,0))] [5632,5633,5634,5631] CONDITIONAL_S
Y_MEAS 5632 [(1,0)] HALF_D_PLUS_2 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
IDLE 5633 [(0,0)] HALF_D_PLUS_2 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
DISCARD 5634 [(1,0)] 0 [5629] [] [] [] [] [5632,5633,5634,5631] CONDITIONAL_S
IDLE 5635 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5636 [(0,1)] D [] [] [] [] [] [] none
MERGE 5637 [(0,1),(0,0)] D [] [5640,5641,5642,5639] [] [] [((0,0),(0,1))] [] none
DISCARD 5638 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [5637] [] [] [] [((0,0),(0,1))] [5640,5641,5642,5639] CONDITIONAL_S
Y_MEAS 5640 [(0,1)] HALF_D_PLUS_2 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
IDLE 5641 [(0,0)] HALF_D_PLUS_2 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
DISCARD 5642 [(0,1)] 0 [5637] [] [] [] [] [5640,5641,5642,5639] CONDITIONAL_S
IDLE 5643 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5644 [(1,0)] D [] [] [] [] [] [] none
MERGE 5645 [(1,0),(0,0)] D [] [5648,5649,5650,5647] [] [] [((0,0),(1,0))] [] none
DISCARD 5646 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [5645] [] [] [] [((0,0),(1,0))] [5648,5649,5650,5647] CONDITIONAL_S
Y_MEAS 5648 [(1,0)] HALF_D_PLUS_2 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
IDLE 5649 [(0,0)] HALF_D_PLUS_2 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
DISCARD 5650 [(1,0)] 0 [5645] [] [] [] [] [5648,5649,5650,5647] CONDITIONAL_S
IDLE 5651 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5652 [(0,1)] D [] [] [] [] [] [] none
MERGE 5653 [(0,1),(0,0)] D [] [5656,5657,5658,5655] [] [] [((0,0),(0,1))] [] none
DISCARD 5654 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [5653] [] [] [] [((0,0),(0,1))] [5656,5657,5658,5655] CONDITIONAL_S
Y_MEAS 5656 [(0,1)] HALF_D_PLUS_2 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
IDLE 5657 [(0,0)] HALF_D_PLUS_2 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
DISCARD 5658 [(0,1)] 0 [5653] [] [] [] [] [5656,5657,5658,5655] CONDITIONAL_S
IDLE 5659 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 5660 [(1,0)] D [] [] [] [] [] [] none
MERGE 5661 [(1,0),(0,0)] D [] [5664,5665,5666,5663] [] [] [((0,0),(1,0))] [] none
DISCARD 5662 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [5661] [] [] [] [((0,0),(1,0))] [5664,5665,5666,5663] CONDITIONAL_S
Y_MEAS 5664 [(1,0)] HALF_D_PLUS_2 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
IDLE 5665 [(0,0)] HALF_D_PLUS_2 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
DISCARD 5666 [(1,0)] 0 [5661] [] [] [] [] [5664,5665,5666,5663] CONDITIONAL_S
IDLE 5667 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 5668 [(0,1)] D [] [] [] [] [] [] none
MERGE 5669 [(0,1),(0,0)] D [] [5672,5673,5674,5671] [] [] [((0,0),(0,1))] [] none
DISCARD 5670 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [5669] [] [] [] [((0,0),(0,1))] [5672,5673,5674,5671] CONDITIONAL_S
Y_MEAS 5672 [(0,1)] HALF_D_PLUS_2 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
IDLE 5673 [(0,0)] HALF_D_PLUS_2 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
DISCARD 5674 [(0,1)] 0 [5669] [] [] [] [] [5672,5673,5674,5671] CONDITIONAL_S
IDLE 5675 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 5676 [(1,0)] D [] [] [] [] [] [] none
MERGE 5677 [(1,0),(0,0)] D [] [5680,5681,5682,5679] [] [] [((0,0),(1,0))] [] none
DISCARD 5678 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [5677] [] [] [] [((0,0),(1,0))] [5680,5681,5682,5679] CONDITIONAL_S
Y_MEAS 5680 [(1,0)] HALF_D_PLUS_2 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
IDLE 5681 [(0,0)] HALF_D_PLUS_2 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
DISCARD 5682 [(1,0)] 0 [5677] [] [] [] [] [5680,5681,5682,5679] CONDITIONAL_S
IDLE 5683 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5684 [(0,1)] D [] [] [] [] [] [] none
MERGE 5685 [(0,1),(0,0)] D [] [5688,5689,5690,5687] [] [] [((0,0),(0,1))] [] none
DISCARD 5686 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [5685] [] [] [] [((0,0),(0,1))] [5688,5689,5690,5687] CONDITIONAL_S
Y_MEAS 5688 [(0,1)] HALF_D_PLUS_2 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
IDLE 5689 [(0,0)] HALF_D_PLUS_2 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
DISCARD 5690 [(0,1)] 0 [5685] [] [] [] [] [5688,5689,5690,5687] CONDITIONAL_S
IDLE 5691 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5692 [(1,0)] D [] [] [] [] [] [] none
MERGE 5693 [(1,0),(0,0)] D [] [5696,5697,5698,5695] [] [] [((0,0),(1,0))] [] none
DISCARD 5694 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [5693] [] [] [] [((0,0),(1,0))] [5696,5697,5698,5695] CONDITIONAL_S
Y_MEAS 5696 [(1,0)] HALF_D_PLUS_2 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
IDLE 5697 [(0,0)] HALF_D_PLUS_2 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
DISCARD 5698 [(1,0)] 0 [5693] [] [] [] [] [5696,5697,5698,5695] CONDITIONAL_S
IDLE 5699 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 5700 [(0,1)] D [] [] [] [] [] [] none
MERGE 5701 [(0,1),(0,0)] D [] [5704,5705,5706,5703] [] [] [((0,0),(0,1))] [] none
DISCARD 5702 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [5701] [] [] [] [((0,0),(0,1))] [5704,5705,5706,5703] CONDITIONAL_S
Y_MEAS 5704 [(0,1)] HALF_D_PLUS_2 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
IDLE 5705 [(0,0)] HALF_D_PLUS_2 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
DISCARD 5706 [(0,1)] 0 [5701] [] [] [] [] [5704,5705,5706,5703] CONDITIONAL_S
IDLE 5707 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5708 [(1,0)] D [] [] [] [] [] [] none
MERGE 5709 [(1,0),(0,0)] D [] [5712,5713,5714,5711] [] [] [((0,0),(1,0))] [] none
DISCARD 5710 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [5709] [] [] [] [((0,0),(1,0))] [5712,5713,5714,5711] CONDITIONAL_S
Y_MEAS 5712 [(1,0)] HALF_D_PLUS_2 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
IDLE 5713 [(0,0)] HALF_D_PLUS_2 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
DISCARD 5714 [(1,0)] 0 [5709] [] [] [] [] [5712,5713,5714,5711] CONDITIONAL_S
IDLE 5715 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5716 [(0,1)] D [] [] [] [] [] [] none
MERGE 5717 [(0,1),(0,0)] D [] [5720,5721,5722,5719] [] [] [((0,0),(0,1))] [] none
DISCARD 5718 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [5717] [] [] [] [((0,0),(0,1))] [5720,5721,5722,5719] CONDITIONAL_S
Y_MEAS 5720 [(0,1)] HALF_D_PLUS_2 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
IDLE 5721 [(0,0)] HALF_D_PLUS_2 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
DISCARD 5722 [(0,1)] 0 [5717] [] [] [] [] [5720,5721,5722,5719] CONDITIONAL_S
IDLE 5723 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5724 [(1,0)] D [] [] [] [] [] [] none
MERGE 5725 [(1,0),(0,0)] D [] [5728,5729,5730,5727] [] [] [((0,0),(1,0))] [] none
DISCARD 5726 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [5725] [] [] [] [((0,0),(1,0))] [5728,5729,5730,5727] CONDITIONAL_S
Y_MEAS 5728 [(1,0)] HALF_D_PLUS_2 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
IDLE 5729 [(0,0)] HALF_D_PLUS_2 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
DISCARD 5730 [(1,0)] 0 [5725] [] [] [] [] [5728,5729,5730,5727] CONDITIONAL_S
IDLE 5731 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 5732 [(0,1)] D [] [] [] [] [] [] none
MERGE 5733 [(0,1),(0,0)] D [] [5736,5737,5738,5735] [] [] [((0,0),(0,1))] [] none
DISCARD 5734 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [5733] [] [] [] [((0,0),(0,1))] [5736,5737,5738,5735] CONDITIONAL_S
Y_MEAS 5736 [(0,1)] HALF_D_PLUS_2 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
IDLE 5737 [(0,0)] HALF_D_PLUS_2 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
DISCARD 5738 [(0,1)] 0 [5733] [] [] [] [] [5736,5737,5738,5735] CONDITIONAL_S
IDLE 5739 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5740 [(1,0)] D [] [] [] [] [] [] none
MERGE 5741 [(1,0),(0,0)] D [] [5744,5745,5746,5743] [] [] [((0,0),(1,0))] [] none
DISCARD 5742 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [5741] [] [] [] [((0,0),(1,0))] [5744,5745,5746,5743] CONDITIONAL_S
Y_MEAS 5744 [(1,0)] HALF_D_PLUS_2 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
IDLE 5745 [(0,0)] HALF_D_PLUS_2 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
DISCARD 5746 [(1,0)] 0 [5741] [] [] [] [] [5744,5745,5746,5743] CONDITIONAL_S
IDLE 5747 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5748 [(0,1)] D [] [] [] [] [] [] none
MERGE 5749 [(0,1),(0,0)] D [] [5752,5753,5754,5751] [] [] [((0,0),(0,1))] [] none
DISCARD 5750 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [5749] [] [] [] [((0,0),(0,1))] [5752,5753,5754,5751] CONDITIONAL_S
Y_MEAS 5752 [(0,1)] HALF_D_PLUS_2 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
IDLE 5753 [(0,0)] HALF_D_PLUS_2 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
DISCARD 5754 [(0,1)] 0 [5749] [] [] [] [] [5752,5753,5754,5751] CONDITIONAL_S
IDLE 5755 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 5756 [(1,0)] D [] [] [] [] [] [] none
MERGE 5757 [(1,0),(0,0)] D [] [5760,5761,5762,5759] [] [] [((0,0),(1,0))] [] none
DISCARD 5758 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [5757] [] [] [] [((0,0),(1,0))] [5760,5761,5762,5759] CONDITIONAL_S
Y_MEAS 5760 [(1,0)] HALF_D_PLUS_2 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
IDLE 5761 [(0,0)] HALF_D_PLUS_2 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
DISCARD 5762 [(1,0)] 0 [5757] [] [] [] [] [5760,5761,5762,5759] CONDITIONAL_S
IDLE 5763 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5764 [(0,1)] D [] [] [] [] [] [] none
MERGE 5765 [(0,1),(0,0)] D [] [5768,5769,5770,5767] [] [] [((0,0),(0,1))] [] none
DISCARD 5766 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [5765] [] [] [] [((0,0),(0,1))] [5768,5769,5770,5767] CONDITIONAL_S
Y_MEAS 5768 [(0,1)] HALF_D_PLUS_2 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
IDLE 5769 [(0,0)] HALF_D_PLUS_2 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
DISCARD 5770 [(0,1)] 0 [5765] [] [] [] [] [5768,5769,5770,5767] CONDITIONAL_S
IDLE 5771 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 5772 [(1,0)] D [] [] [] [] [] [] none
MERGE 5773 [(1,0),(0,0)] D [] [5776,5777,5778,5775] [] [] [((0,0),(1,0))] [] none
DISCARD 5774 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [5773] [] [] [] [((0,0),(1,0))] [5776,5777,5778,5775] CONDITIONAL_S
Y_MEAS 5776 [(1,0)] HALF_D_PLUS_2 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
IDLE 5777 [(0,0)] HALF_D_PLUS_2 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
DISCARD 5778 [(1,0)] 0 [5773] [] [] [] [] [5776,5777,5778,5775] CONDITIONAL_S
IDLE 5779 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5780 [(0,1)] D [] [] [] [] [] [] none
MERGE 5781 [(0,1),(0,0)] D [] [5784,5785,5786,5783] [] [] [((0,0),(0,1))] [] none
DISCARD 5782 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [5781] [] [] [] [((0,0),(0,1))] [5784,5785,5786,5783] CONDITIONAL_S
Y_MEAS 5784 [(0,1)] HALF_D_PLUS_2 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
IDLE 5785 [(0,0)] HALF_D_PLUS_2 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
DISCARD 5786 [(0,1)] 0 [5781] [] [] [] [] [5784,5785,5786,5783] CONDITIONAL_S
IDLE 5787 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5788 [(1,0)] D [] [] [] [] [] [] none
MERGE 5789 [(1,0),(0,0)] D [] [5792,5793,5794,5791] [] [] [((0,0),(1,0))] [] none
DISCARD 5790 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [5789] [] [] [] [((0,0),(1,0))] [5792,5793,5794,5791] CONDITIONAL_S
Y_MEAS 5792 [(1,0)] HALF_D_PLUS_2 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
IDLE 5793 [(0,0)] HALF_D_PLUS_2 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
DISCARD 5794 [(1,0)] 0 [5789] [] [] [] [] [5792,5793,5794,5791] CONDITIONAL_S
IDLE 5795 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5796 [(0,1)] D [] [] [] [] [] [] none
MERGE 5797 [(0,1),(0,0)] D [] [5800,5801,5802,5799] [] [] [((0,0),(0,1))] [] none
DISCARD 5798 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [5797] [] [] [] [((0,0),(0,1))] [5800,5801,5802,5799] CONDITIONAL_S
Y_MEAS 5800 [(0,1)] HALF_D_PLUS_2 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
IDLE 5801 [(0,0)] HALF_D_PLUS_2 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
DISCARD 5802 [(0,1)] 0 [5797] [] [] [] [] [5800,5801,5802,5799] CONDITIONAL_S
IDLE 5803 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 5804 [(1,0)] D [] [] [] [] [] [] none
MERGE 5805 [(1,0),(0,0)] D [] [5808,5809,5810,5807] [] [] [((0,0),(1,0))] [] none
DISCARD 5806 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [5805] [] [] [] [((0,0),(1,0))] [5808,5809,5810,5807] CONDITIONAL_S
Y_MEAS 5808 [(1,0)] HALF_D_PLUS_2 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
IDLE 5809 [(0,0)] HALF_D_PLUS_2 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
DISCARD 5810 [(1,0)] 0 [5805] [] [] [] [] [5808,5809,5810,5807] CONDITIONAL_S
IDLE 5811 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5812 [(0,1)] D [] [] [] [] [] [] none
MERGE 5813 [(0,1),(0,0)] D [] [5816,5817,5818,5815] [] [] [((0,0),(0,1))] [] none
DISCARD 5814 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [5813] [] [] [] [((0,0),(0,1))] [5816,5817,5818,5815] CONDITIONAL_S
Y_MEAS 5816 [(0,1)] HALF_D_PLUS_2 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
IDLE 5817 [(0,0)] HALF_D_PLUS_2 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
DISCARD 5818 [(0,1)] 0 [5813] [] [] [] [] [5816,5817,5818,5815] CONDITIONAL_S
IDLE 5819 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5820 [(1,0)] D [] [] [] [] [] [] none
MERGE 5821 [(1,0),(0,0)] D [] [5824,5825,5826,5823] [] [] [((0,0),(1,0))] [] none
DISCARD 5822 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5823 [(1,0),(0,0)] D [5821] [] [] [] [((0,0),(1,0))] [5824,5825,5826,5823] CONDITIONAL_S
Y_MEAS 5824 [(1,0)] HALF_D_PLUS_2 [5821] [] [] [] [] [5824,5825,5826,5823] CONDITIONAL_S
IDLE 5825 [(0,0)] HALF_D_PLUS_2 [5821] [] [] [] [] [5824,5825,5826,5823] CONDITIONAL_S
DISCARD 5826 [(1,0)] 0 [5821] [] [] [] [] [5824,5825,5826,5823] CONDITIONAL_S
IDLE 5827 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5828 [(0,1)] D [] [] [] [] [] [] none
MERGE 5829 [(0,1),(0,0)] D [] [5832,5833,5834,5831] [] [] [((0,0),(0,1))] [] none
DISCARD 5830 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5831 [(0,1),(0,0)] D [5829] [] [] [] [((0,0),(0,1))] [5832,5833,5834,5831] CONDITIONAL_S
Y_MEAS 5832 [(0,1)] HALF_D_PLUS_2 [5829] [] [] [] [] [5832,5833,5834,5831] CONDITIONAL_S
IDLE 5833 [(0,0)] HALF_D_PLUS_2 [5829] [] [] [] [] [5832,5833,5834,5831] CONDITIONAL_S
DISCARD 5834 [(0,1)] 0 [5829] [] [] [] [] [5832,5833,5834,5831] CONDITIONAL_S
IDLE 5835 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5836 [(1,0)] D [] [] [] [] [] [] none
MERGE 5837 [(1,0),(0,0)] D [] [5840,5841,5842,5839] [] [] [((0,0),(1,0))] [] none
DISCARD 5838 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5839 [(1,0),(0,0)] D [5837] [] [] [] [((0,0),(1,0))] [5840,5841,5842,5839] CONDITIONAL_S
Y_MEAS 5840 [(1,0)] HALF_D_PLUS_2 [5837] [] [] [] [] [5840,5841,5842,5839] CONDITIONAL_S
IDLE 5841 [(0,0)] HALF_D_PLUS_2 [5837] [] [] [] [] [5840,5841,5842,5839] CONDITIONAL_S
DISCARD 5842 [(1,0)] 0 [5837] [] [] [] [] [5840,5841,5842,5839] CONDITIONAL_S
IDLE 5843 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5844 [(0,1)] D [] [] [] [] [] [] none
MERGE 5845 [(0,1),(0,0)] D [] [5848,5849,5850,5847] [] [] [((0,0),(0,1))] [] none
DISCARD 5846 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5847 [(0,1),(0,0)] D [5845] [] [] [] [((0,0),(0,1))] [5848,5849,5850,5847] CONDITIONAL_S
Y_MEAS 5848 [(0,1)] HALF_D_PLUS_2 [5845] [] [] [] [] [5848,5849,5850,5847] CONDITIONAL_S
IDLE 5849 [(0,0)] HALF_D_PLUS_2 [5845] [] [] [] [] [5848,5849,5850,5847] CONDITIONAL_S
DISCARD 5850 [(0,1)] 0 [5845] [] [] [] [] [5848,5849,5850,5847] CONDITIONAL_S
IDLE 5851 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 5852 [(1,0)] D [] [] [] [] [] [] none
MERGE 5853 [(1,0),(0,0)] D [] [5856,5857,5858,5855] [] [] [((0,0),(1,0))] [] none
DISCARD 5854 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5855 [(1,0),(0,0)] D [5853] [] [] [] [((0,0),(1,0))] [5856,5857,5858,5855] CONDITIONAL_S
Y_MEAS 5856 [(1,0)] HALF_D_PLUS_2 [5853] [] [] [] [] [5856,5857,5858,5855] CONDITIONAL_S
IDLE 5857 [(0,0)] HALF_D_PLUS_2 [5853] [] [] [] [] [5856,5857,5858,5855] CONDITIONAL_S
DISCARD 5858 [(1,0)] 0 [5853] [] [] [] [] [5856,5857,5858,5855] CONDITIONAL_S
IDLE 5859 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5860 [(0,1)] D [] [] [] [] [] [] none
MERGE 5861 [(0,1),(0,0)] D [] [5864,5865,5866,5863] [] [] [((0,0),(0,1))] [] none
DISCARD 5862 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5863 [(0,1),(0,0)] D [5861] [] [] [] [((0,0),(0,1))] [5864,5865,5866,5863] CONDITIONAL_S
Y_MEAS 5864 [(0,1)] HALF_D_PLUS_2 [5861] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
IDLE 5865 [(0,0)] HALF_D_PLUS_2 [5861] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
DISCARD 5866 [(0,1)] 0 [5861] [] [] [] [] [5864,5865,5866,5863] CONDITIONAL_S
IDLE 5867 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 5868 [(1,0)] D [] [] [] [] [] [] none
MERGE 5869 [(1,0),(0,0)] D [] [5872,5873,5874,5871] [] [] [((0,0),(1,0))] [] none
DISCARD 5870 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5871 [(1,0),(0,0)] D [5869] [] [] [] [((0,0),(1,0))] [5872,5873,5874,5871] CONDITIONAL_S
Y_MEAS 5872 [(1,0)] HALF_D_PLUS_2 [5869] [] [] [] [] [5872,5873,5874,5871] CONDITIONAL_S
IDLE 5873 [(0,0)] HALF_D_PLUS_2 [5869] [] [] [] [] [5872,5873,5874,5871] CONDITIONAL_S
DISCARD 5874 [(1,0)] 0 [5869] [] [] [] [] [5872,5873,5874,5871] CONDITIONAL_S
IDLE 5875 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5876 [(0,1)] D [] [] [] [] [] [] none
MERGE 5877 [(0,1),(0,0)] D [] [5880,5881,5882,5879] [] [] [((0,0),(0,1))] [] none
DISCARD 5878 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5879 [(0,1),(0,0)] D [5877] [] [] [] [((0,0),(0,1))] [5880,5881,5882,5879] CONDITIONAL_S
Y_MEAS 5880 [(0,1)] HALF_D_PLUS_2 [5877] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
IDLE 5881 [(0,0)] HALF_D_PLUS_2 [5877] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
DISCARD 5882 [(0,1)] 0 [5877] [] [] [] [] [5880,5881,5882,5879] CONDITIONAL_S
IDLE 5883 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5884 [(1,0)] D [] [] [] [] [] [] none
MERGE 5885 [(1,0),(0,0)] D [] [5888,5889,5890,5887] [] [] [((0,0),(1,0))] [] none
DISCARD 5886 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5887 [(1,0),(0,0)] D [5885] [] [] [] [((0,0),(1,0))] [5888,5889,5890,5887] CONDITIONAL_S
Y_MEAS 5888 [(1,0)] HALF_D_PLUS_2 [5885] [] [] [] [] [5888,5889,5890,5887] CONDITIONAL_S
IDLE 5889 [(0,0)] HALF_D_PLUS_2 [5885] [] [] [] [] [5888,5889,5890,5887] CONDITIONAL_S
DISCARD 5890 [(1,0)] 0 [5885] [] [] [] [] [5888,5889,5890,5887] CONDITIONAL_S
IDLE 5891 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 5892 [(0,1)] D [] [] [] [] [] [] none
MERGE 5893 [(0,1),(0,0)] D [] [5896,5897,5898,5895] [] [] [((0,0),(0,1))] [] none
DISCARD 5894 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5895 [(0,1),(0,0)] D [5893] [] [] [] [((0,0),(0,1))] [5896,5897,5898,5895] CONDITIONAL_S
Y_MEAS 5896 [(0,1)] HALF_D_PLUS_2 [5893] [] [] [] [] [5896,5897,5898,5895] CONDITIONAL_S
IDLE 5897 [(0,0)] HALF_D_PLUS_2 [5893] [] [] [] [] [5896,5897,5898,5895] CONDITIONAL_S
DISCARD 5898 [(0,1)] 0 [5893] [] [] [] [] [5896,5897,5898,5895] CONDITIONAL_S
IDLE 5899 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 5900 [(1,0)] D [] [] [] [] [] [] none
MERGE 5901 [(1,0),(0,0)] D [] [5904,5905,5906,5903] [] [] [((0,0),(1,0))] [] none
DISCARD 5902 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5903 [(1,0),(0,0)] D [5901] [] [] [] [((0,0),(1,0))] [5904,5905,5906,5903] CONDITIONAL_S
Y_MEAS 5904 [(1,0)] HALF_D_PLUS_2 [5901] [] [] [] [] [5904,5905,5906,5903] CONDITIONAL_S
IDLE 5905 [(0,0)] HALF_D_PLUS_2 [5901] [] [] [] [] [5904,5905,5906,5903] CONDITIONAL_S
DISCARD 5906 [(1,0)] 0 [5901] [] [] [] [] [5904,5905,5906,5903] CONDITIONAL_S
IDLE 5907 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5908 [(0,1)] D [] [] [] [] [] [] none
MERGE 5909 [(0,1),(0,0)] D [] [5912,5913,5914,5911] [] [] [((0,0),(0,1))] [] none
DISCARD 5910 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5911 [(0,1),(0,0)] D [5909] [] [] [] [((0,0),(0,1))] [5912,5913,5914,5911] CONDITIONAL_S
Y_MEAS 5912 [(0,1)] HALF_D_PLUS_2 [5909] [] [] [] [] [5912,5913,5914,5911] CONDITIONAL_S
IDLE 5913 [(0,0)] HALF_D_PLUS_2 [5909] [] [] [] [] [5912,5913,5914,5911] CONDITIONAL_S
DISCARD 5914 [(0,1)] 0 [5909] [] [] [] [] [5912,5913,5914,5911] CONDITIONAL_S
IDLE 5915 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5916 [(1,0)] D [] [] [] [] [] [] none
MERGE 5917 [(1,0),(0,0)] D [] [5920,5921,5922,5919] [] [] [((0,0),(1,0))] [] none
DISCARD 5918 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5919 [(1,0),(0,0)] D [5917] [] [] [] [((0,0),(1,0))] [5920,5921,5922,5919] CONDITIONAL_S
Y_MEAS 5920 [(1,0)] HALF_D_PLUS_2 [5917] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
IDLE 5921 [(0,0)] HALF_D_PLUS_2 [5917] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
DISCARD 5922 [(1,0)] 0 [5917] [] [] [] [] [5920,5921,5922,5919] CONDITIONAL_S
IDLE 5923 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5924 [(0,1)] D [] [] [] [] [] [] none
MERGE 5925 [(0,1),(0,0)] D [] [5928,5929,5930,5927] [] [] [((0,0),(0,1))] [] none
DISCARD 5926 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5927 [(0,1),(0,0)] D [5925] [] [] [] [((0,0),(0,1))] [5928,5929,5930,5927] CONDITIONAL_S
Y_MEAS 5928 [(0,1)] HALF_D_PLUS_2 [5925] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
IDLE 5929 [(0,0)] HALF_D_PLUS_2 [5925] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
DISCARD 5930 [(0,1)] 0 [5925] [] [] [] [] [5928,5929,5930,5927] CONDITIONAL_S
IDLE 5931 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5932 [(1,0)] D [] [] [] [] [] [] none
MERGE 5933 [(1,0),(0,0)] D [] [5936,5937,5938,5935] [] [] [((0,0),(1,0))] [] none
DISCARD 5934 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5935 [(1,0),(0,0)] D [5933] [] [] [] [((0,0),(1,0))] [5936,5937,5938,5935] CONDITIONAL_S
Y_MEAS 5936 [(1,0)] HALF_D_PLUS_2 [5933] [] [] [] [] [5936,5937,5938,5935] CONDITIONAL_S
IDLE 5937 [(0,0)] HALF_D_PLUS_2 [5933] [] [] [] [] [5936,5937,5938,5935] CONDITIONAL_S
DISCARD 5938 [(1,0)] 0 [5933] [] [] [] [] [5936,5937,5938,5935] CONDITIONAL_S
IDLE 5939 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 5940 [(0,1)] D [] [] [] [] [] [] none
MERGE 5941 [(0,1),(0,0)] D [] [5944,5945,5946,5943] [] [] [((0,0),(0,1))] [] none
DISCARD 5942 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5943 [(0,1),(0,0)] D [5941] [] [] [] [((0,0),(0,1))] [5944,5945,5946,5943] CONDITIONAL_S
Y_MEAS 5944 [(0,1)] HALF_D_PLUS_2 [5941] [] [] [] [] [5944,5945,5946,5943] CONDITIONAL_S
IDLE 5945 [(0,0)] HALF_D_PLUS_2 [5941] [] [] [] [] [5944,5945,5946,5943] CONDITIONAL_S
DISCARD 5946 [(0,1)] 0 [5941] [] [] [] [] [5944,5945,5946,5943] CONDITIONAL_S
IDLE 5947 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5948 [(1,0)] D [] [] [] [] [] [] none
MERGE 5949 [(1,0),(0,0)] D [] [5952,5953,5954,5951] [] [] [((0,0),(1,0))] [] none
DISCARD 5950 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5951 [(1,0),(0,0)] D [5949] [] [] [] [((0,0),(1,0))] [5952,5953,5954,5951] CONDITIONAL_S
Y_MEAS 5952 [(1,0)] HALF_D_PLUS_2 [5949] [] [] [] [] [5952,5953,5954,5951] CONDITIONAL_S
IDLE 5953 [(0,0)] HALF_D_PLUS_2 [5949] [] [] [] [] [5952,5953,5954,5951] CONDITIONAL_S
DISCARD 5954 [(1,0)] 0 [5949] [] [] [] [] [5952,5953,5954,5951] CONDITIONAL_S
IDLE 5955 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5956 [(0,1)] D [] [] [] [] [] [] none
MERGE 5957 [(0,1),(0,0)] D [] [5960,5961,5962,5959] [] [] [((0,0),(0,1))] [] none
DISCARD 5958 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5959 [(0,1),(0,0)] D [5957] [] [] [] [((0,0),(0,1))] [5960,5961,5962,5959] CONDITIONAL_S
Y_MEAS 5960 [(0,1)] HALF_D_PLUS_2 [5957] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
IDLE 5961 [(0,0)] HALF_D_PLUS_2 [5957] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
DISCARD 5962 [(0,1)] 0 [5957] [] [] [] [] [5960,5961,5962,5959] CONDITIONAL_S
IDLE 5963 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 5964 [(1,0)] D [] [] [] [] [] [] none
MERGE 5965 [(1,0),(0,0)] D [] [5968,5969,5970,5967] [] [] [((0,0),(1,0))] [] none
DISCARD 5966 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5967 [(1,0),(0,0)] D [5965] [] [] [] [((0,0),(1,0))] [5968,5969,5970,5967] CONDITIONAL_S
Y_MEAS 5968 [(1,0)] HALF_D_PLUS_2 [5965] [] [] [] [] [5968,5969,5970,5967] CONDITIONAL_S
IDLE 5969 [(0,0)] HALF_D_PLUS_2 [5965] [] [] [] [] [5968,5969,5970,5967] CONDITIONAL_S
DISCARD 5970 [(1,0)] 0 [5965] [] [] [] [] [5968,5969,5970,5967] CONDITIONAL_S
IDLE 5971 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 5972 [(0,1)] D [] [] [] [] [] [] none
MERGE 5973 [(0,1),(0,0)] D [] [5976,5977,5978,5975] [] [] [((0,0),(0,1))] [] none
DISCARD 5974 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5975 [(0,1),(0,0)] D [5973] [] [] [] [((0,0),(0,1))] [5976,5977,5978,5975] CONDITIONAL_S
Y_MEAS 5976 [(0,1)] HALF_D_PLUS_2 [5973] [] [] [] [] [5976,5977,5978,5975] CONDITIONAL_S
IDLE 5977 [(0,0)] HALF_D_PLUS_2 [5973] [] [] [] [] [5976,5977,5978,5975] CONDITIONAL_S
DISCARD 5978 [(0,1)] 0 [5973] [] [] [] [] [5976,5977,5978,5975] CONDITIONAL_S
IDLE 5979 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 5980 [(1,0)] D [] [] [] [] [] [] none
MERGE 5981 [(1,0),(0,0)] D [] [5984,5985,5986,5983] [] [] [((0,0),(1,0))] [] none
DISCARD 5982 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5983 [(1,0),(0,0)] D [5981] [] [] [] [((0,0),(1,0))] [5984,5985,5986,5983] CONDITIONAL_S
Y_MEAS 5984 [(1,0)] HALF_D_PLUS_2 [5981] [] [] [] [] [5984,5985,5986,5983] CONDITIONAL_S
IDLE 5985 [(0,0)] HALF_D_PLUS_2 [5981] [] [] [] [] [5984,5985,5986,5983] CONDITIONAL_S
DISCARD 5986 [(1,0)] 0 [5981] [] [] [] [] [5984,5985,5986,5983] CONDITIONAL_S
IDLE 5987 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 5988 [(0,1)] D [] [] [] [] [] [] none
MERGE 5989 [(0,1),(0,0)] D [] [5992,5993,5994,5991] [] [] [((0,0),(0,1))] [] none
DISCARD 5990 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5991 [(0,1),(0,0)] D [5989] [] [] [] [((0,0),(0,1))] [5992,5993,5994,5991] CONDITIONAL_S
Y_MEAS 5992 [(0,1)] HALF_D_PLUS_2 [5989] [] [] [] [] [5992,5993,5994,5991] CONDITIONAL_S
IDLE 5993 [(0,0)] HALF_D_PLUS_2 [5989] [] [] [] [] [5992,5993,5994,5991] CONDITIONAL_S
DISCARD 5994 [(0,1)] 0 [5989] [] [] [] [] [5992,5993,5994,5991] CONDITIONAL_S
IDLE 5995 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 5996 [(1,0)] D [] [] [] [] [] [] none
MERGE 5997 [(1,0),(0,0)] D [] [6000,6001,6002,5999] [] [] [((0,0),(1,0))] [] none
DISCARD 5998 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5999 [(1,0),(0,0)] D [5997] [] [] [] [((0,0),(1,0))] [6000,6001,6002,5999] CONDITIONAL_S
Y_MEAS 6000 [(1,0)] HALF_D_PLUS_2 [5997] [] [] [] [] [6000,6001,6002,5999] CONDITIONAL_S
IDLE 6001 [(0,0)] HALF_D_PLUS_2 [5997] [] [] [] [] [6000,6001,6002,5999] CONDITIONAL_S
DISCARD 6002 [(1,0)] 0 [5997] [] [] [] [] [6000,6001,6002,5999] CONDITIONAL_S
IDLE 6003 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6004 [(0,1)] D [] [] [] [] [] [] none
MERGE 6005 [(0,1),(0,0)] D [] [6008,6009,6010,6007] [] [] [((0,0),(0,1))] [] none
DISCARD 6006 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6007 [(0,1),(0,0)] D [6005] [] [] [] [((0,0),(0,1))] [6008,6009,6010,6007] CONDITIONAL_S
Y_MEAS 6008 [(0,1)] HALF_D_PLUS_2 [6005] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
IDLE 6009 [(0,0)] HALF_D_PLUS_2 [6005] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
DISCARD 6010 [(0,1)] 0 [6005] [] [] [] [] [6008,6009,6010,6007] CONDITIONAL_S
IDLE 6011 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6012 [(1,0)] D [] [] [] [] [] [] none
MERGE 6013 [(1,0),(0,0)] D [] [6016,6017,6018,6015] [] [] [((0,0),(1,0))] [] none
DISCARD 6014 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6015 [(1,0),(0,0)] D [6013] [] [] [] [((0,0),(1,0))] [6016,6017,6018,6015] CONDITIONAL_S
Y_MEAS 6016 [(1,0)] HALF_D_PLUS_2 [6013] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
IDLE 6017 [(0,0)] HALF_D_PLUS_2 [6013] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
DISCARD 6018 [(1,0)] 0 [6013] [] [] [] [] [6016,6017,6018,6015] CONDITIONAL_S
IDLE 6019 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6020 [(0,1)] D [] [] [] [] [] [] none
MERGE 6021 [(0,1),(0,0)] D [] [6024,6025,6026,6023] [] [] [((0,0),(0,1))] [] none
DISCARD 6022 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6023 [(0,1),(0,0)] D [6021] [] [] [] [((0,0),(0,1))] [6024,6025,6026,6023] CONDITIONAL_S
Y_MEAS 6024 [(0,1)] HALF_D_PLUS_2 [6021] [] [] [] [] [6024,6025,6026,6023] CONDITIONAL_S
IDLE 6025 [(0,0)] HALF_D_PLUS_2 [6021] [] [] [] [] [6024,6025,6026,6023] CONDITIONAL_S
DISCARD 6026 [(0,1)] 0 [6021] [] [] [] [] [6024,6025,6026,6023] CONDITIONAL_S
IDLE 6027 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6028 [(1,0)] D [] [] [] [] [] [] none
MERGE 6029 [(1,0),(0,0)] D [] [6032,6033,6034,6031] [] [] [((0,0),(1,0))] [] none
DISCARD 6030 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6031 [(1,0),(0,0)] D [6029] [] [] [] [((0,0),(1,0))] [6032,6033,6034,6031] CONDITIONAL_S
Y_MEAS 6032 [(1,0)] HALF_D_PLUS_2 [6029] [] [] [] [] [6032,6033,6034,6031] CONDITIONAL_S
IDLE 6033 [(0,0)] HALF_D_PLUS_2 [6029] [] [] [] [] [6032,6033,6034,6031] CONDITIONAL_S
DISCARD 6034 [(1,0)] 0 [6029] [] [] [] [] [6032,6033,6034,6031] CONDITIONAL_S
IDLE 6035 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6036 [(0,1)] D [] [] [] [] [] [] none
MERGE 6037 [(0,1),(0,0)] D [] [6040,6041,6042,6039] [] [] [((0,0),(0,1))] [] none
DISCARD 6038 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6039 [(0,1),(0,0)] D [6037] [] [] [] [((0,0),(0,1))] [6040,6041,6042,6039] CONDITIONAL_S
Y_MEAS 6040 [(0,1)] HALF_D_PLUS_2 [6037] [] [] [] [] [6040,6041,6042,6039] CONDITIONAL_S
IDLE 6041 [(0,0)] HALF_D_PLUS_2 [6037] [] [] [] [] [6040,6041,6042,6039] CONDITIONAL_S
DISCARD 6042 [(0,1)] 0 [6037] [] [] [] [] [6040,6041,6042,6039] CONDITIONAL_S
IDLE 6043 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6044 [(1,0)] D [] [] [] [] [] [] none
MERGE 6045 [(1,0),(0,0)] D [] [6048,6049,6050,6047] [] [] [((0,0),(1,0))] [] none
DISCARD 6046 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6047 [(1,0),(0,0)] D [6045] [] [] [] [((0,0),(1,0))] [6048,6049,6050,6047] CONDITIONAL_S
Y_MEAS 6048 [(1,0)] HALF_D_PLUS_2 [6045] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
IDLE 6049 [(0,0)] HALF_D_PLUS_2 [6045] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
DISCARD 6050 [(1,0)] 0 [6045] [] [] [] [] [6048,6049,6050,6047] CONDITIONAL_S
IDLE 6051 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6052 [(0,1)] D [] [] [] [] [] [] none
MERGE 6053 [(0,1),(0,0)] D [] [6056,6057,6058,6055] [] [] [((0,0),(0,1))] [] none
DISCARD 6054 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6055 [(0,1),(0,0)] D [6053] [] [] [] [((0,0),(0,1))] [6056,6057,6058,6055] CONDITIONAL_S
Y_MEAS 6056 [(0,1)] HALF_D_PLUS_2 [6053] [] [] [] [] [6056,6057,6058,6055] CONDITIONAL_S
IDLE 6057 [(0,0)] HALF_D_PLUS_2 [6053] [] [] [] [] [6056,6057,6058,6055] CONDITIONAL_S
DISCARD 6058 [(0,1)] 0 [6053] [] [] [] [] [6056,6057,6058,6055] CONDITIONAL_S
IDLE 6059 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6060 [(1,0)] D [] [] [] [] [] [] none
MERGE 6061 [(1,0),(0,0)] D [] [6064,6065,6066,6063] [] [] [((0,0),(1,0))] [] none
DISCARD 6062 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6063 [(1,0),(0,0)] D [6061] [] [] [] [((0,0),(1,0))] [6064,6065,6066,6063] CONDITIONAL_S
Y_MEAS 6064 [(1,0)] HALF_D_PLUS_2 [6061] [] [] [] [] [6064,6065,6066,6063] CONDITIONAL_S
IDLE 6065 [(0,0)] HALF_D_PLUS_2 [6061] [] [] [] [] [6064,6065,6066,6063] CONDITIONAL_S
DISCARD 6066 [(1,0)] 0 [6061] [] [] [] [] [6064,6065,6066,6063] CONDITIONAL_S
IDLE 6067 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6068 [(0,1)] D [] [] [] [] [] [] none
MERGE 6069 [(0,1),(0,0)] D [] [6072,6073,6074,6071] [] [] [((0,0),(0,1))] [] none
DISCARD 6070 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6071 [(0,1),(0,0)] D [6069] [] [] [] [((0,0),(0,1))] [6072,6073,6074,6071] CONDITIONAL_S
Y_MEAS 6072 [(0,1)] HALF_D_PLUS_2 [6069] [] [] [] [] [6072,6073,6074,6071] CONDITIONAL_S
IDLE 6073 [(0,0)] HALF_D_PLUS_2 [6069] [] [] [] [] [6072,6073,6074,6071] CONDITIONAL_S
DISCARD 6074 [(0,1)] 0 [6069] [] [] [] [] [6072,6073,6074,6071] CONDITIONAL_S
IDLE 6075 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6076 [(1,0)] D [] [] [] [] [] [] none
MERGE 6077 [(1,0),(0,0)] D [] [6080,6081,6082,6079] [] [] [((0,0),(1,0))] [] none
DISCARD 6078 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6079 [(1,0),(0,0)] D [6077] [] [] [] [((0,0),(1,0))] [6080,6081,6082,6079] CONDITIONAL_S
Y_MEAS 6080 [(1,0)] HALF_D_PLUS_2 [6077] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
IDLE 6081 [(0,0)] HALF_D_PLUS_2 [6077] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
DISCARD 6082 [(1,0)] 0 [6077] [] [] [] [] [6080,6081,6082,6079] CONDITIONAL_S
IDLE 6083 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6084 [(0,1)] D [] [] [] [] [] [] none
MERGE 6085 [(0,1),(0,0)] D [] [6088,6089,6090,6087] [] [] [((0,0),(0,1))] [] none
DISCARD 6086 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6087 [(0,1),(0,0)] D [6085] [] [] [] [((0,0),(0,1))] [6088,6089,6090,6087] CONDITIONAL_S
Y_MEAS 6088 [(0,1)] HALF_D_PLUS_2 [6085] [] [] [] [] [6088,6089,6090,6087] CONDITIONAL_S
IDLE 6089 [(0,0)] HALF_D_PLUS_2 [6085] [] [] [] [] [6088,6089,6090,6087] CONDITIONAL_S
DISCARD 6090 [(0,1)] 0 [6085] [] [] [] [] [6088,6089,6090,6087] CONDITIONAL_S
IDLE 6091 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6092 [(1,0)] D [] [] [] [] [] [] none
MERGE 6093 [(1,0),(0,0)] D [] [6096,6097,6098,6095] [] [] [((0,0),(1,0))] [] none
DISCARD 6094 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6095 [(1,0),(0,0)] D [6093] [] [] [] [((0,0),(1,0))] [6096,6097,6098,6095] CONDITIONAL_S
Y_MEAS 6096 [(1,0)] HALF_D_PLUS_2 [6093] [] [] [] [] [6096,6097,6098,6095] CONDITIONAL_S
IDLE 6097 [(0,0)] HALF_D_PLUS_2 [6093] [] [] [] [] [6096,6097,6098,6095] CONDITIONAL_S
DISCARD 6098 [(1,0)] 0 [6093] [] [] [] [] [6096,6097,6098,6095] CONDITIONAL_S
IDLE 6099 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 6100 [(0,1)] D [] [] [] [] [] [] none
MERGE 6101 [(0,1),(0,0)] D [] [6104,6105,6106,6103] [] [] [((0,0),(0,1))] [] none
DISCARD 6102 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6103 [(0,1),(0,0)] D [6101] [] [] [] [((0,0),(0,1))] [6104,6105,6106,6103] CONDITIONAL_S
Y_MEAS 6104 [(0,1)] HALF_D_PLUS_2 [6101] [] [] [] [] [6104,6105,6106,6103] CONDITIONAL_S
IDLE 6105 [(0,0)] HALF_D_PLUS_2 [6101] [] [] [] [] [6104,6105,6106,6103] CONDITIONAL_S
DISCARD 6106 [(0,1)] 0 [6101] [] [] [] [] [6104,6105,6106,6103] CONDITIONAL_S
IDLE 6107 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6108 [(1,0)] D [] [] [] [] [] [] none
MERGE 6109 [(1,0),(0,0)] D [] [6112,6113,6114,6111] [] [] [((0,0),(1,0))] [] none
DISCARD 6110 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6111 [(1,0),(0,0)] D [6109] [] [] [] [((0,0),(1,0))] [6112,6113,6114,6111] CONDITIONAL_S
Y_MEAS 6112 [(1,0)] HALF_D_PLUS_2 [6109] [] [] [] [] [6112,6113,6114,6111] CONDITIONAL_S
IDLE 6113 [(0,0)] HALF_D_PLUS_2 [6109] [] [] [] [] [6112,6113,6114,6111] CONDITIONAL_S
DISCARD 6114 [(1,0)] 0 [6109] [] [] [] [] [6112,6113,6114,6111] CONDITIONAL_S
IDLE 6115 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6116 [(0,1)] D [] [] [] [] [] [] none
MERGE 6117 [(0,1),(0,0)] D [] [6120,6121,6122,6119] [] [] [((0,0),(0,1))] [] none
DISCARD 6118 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6119 [(0,1),(0,0)] D [6117] [] [] [] [((0,0),(0,1))] [6120,6121,6122,6119] CONDITIONAL_S
Y_MEAS 6120 [(0,1)] HALF_D_PLUS_2 [6117] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
IDLE 6121 [(0,0)] HALF_D_PLUS_2 [6117] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
DISCARD 6122 [(0,1)] 0 [6117] [] [] [] [] [6120,6121,6122,6119] CONDITIONAL_S
IDLE 6123 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6124 [(1,0)] D [] [] [] [] [] [] none
MERGE 6125 [(1,0),(0,0)] D [] [6128,6129,6130,6127] [] [] [((0,0),(1,0))] [] none
DISCARD 6126 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6127 [(1,0),(0,0)] D [6125] [] [] [] [((0,0),(1,0))] [6128,6129,6130,6127] CONDITIONAL_S
Y_MEAS 6128 [(1,0)] HALF_D_PLUS_2 [6125] [] [] [] [] [6128,6129,6130,6127] CONDITIONAL_S
IDLE 6129 [(0,0)] HALF_D_PLUS_2 [6125] [] [] [] [] [6128,6129,6130,6127] CONDITIONAL_S
DISCARD 6130 [(1,0)] 0 [6125] [] [] [] [] [6128,6129,6130,6127] CONDITIONAL_S
IDLE 6131 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6132 [(0,1)] D [] [] [] [] [] [] none
MERGE 6133 [(0,1),(0,0)] D [] [6136,6137,6138,6135] [] [] [((0,0),(0,1))] [] none
DISCARD 6134 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6135 [(0,1),(0,0)] D [6133] [] [] [] [((0,0),(0,1))] [6136,6137,6138,6135] CONDITIONAL_S
Y_MEAS 6136 [(0,1)] HALF_D_PLUS_2 [6133] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
IDLE 6137 [(0,0)] HALF_D_PLUS_2 [6133] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
DISCARD 6138 [(0,1)] 0 [6133] [] [] [] [] [6136,6137,6138,6135] CONDITIONAL_S
IDLE 6139 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6140 [(1,0)] D [] [] [] [] [] [] none
MERGE 6141 [(1,0),(0,0)] D [] [6144,6145,6146,6143] [] [] [((0,0),(1,0))] [] none
DISCARD 6142 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6143 [(1,0),(0,0)] D [6141] [] [] [] [((0,0),(1,0))] [6144,6145,6146,6143] CONDITIONAL_S
Y_MEAS 6144 [(1,0)] HALF_D_PLUS_2 [6141] [] [] [] [] [6144,6145,6146,6143] CONDITIONAL_S
IDLE 6145 [(0,0)] HALF_D_PLUS_2 [6141] [] [] [] [] [6144,6145,6146,6143] CONDITIONAL_S
DISCARD 6146 [(1,0)] 0 [6141] [] [] [] [] [6144,6145,6146,6143] CONDITIONAL_S
IDLE 6147 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6148 [(0,1)] D [] [] [] [] [] [] none
MERGE 6149 [(0,1),(0,0)] D [] [6152,6153,6154,6151] [] [] [((0,0),(0,1))] [] none
DISCARD 6150 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6151 [(0,1),(0,0)] D [6149] [] [] [] [((0,0),(0,1))] [6152,6153,6154,6151] CONDITIONAL_S
Y_MEAS 6152 [(0,1)] HALF_D_PLUS_2 [6149] [] [] [] [] [6152,6153,6154,6151] CONDITIONAL_S
IDLE 6153 [(0,0)] HALF_D_PLUS_2 [6149] [] [] [] [] [6152,6153,6154,6151] CONDITIONAL_S
DISCARD 6154 [(0,1)] 0 [6149] [] [] [] [] [6152,6153,6154,6151] CONDITIONAL_S
IDLE 6155 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6156 [(1,0)] D [] [] [] [] [] [] none
MERGE 6157 [(1,0),(0,0)] D [] [6160,6161,6162,6159] [] [] [((0,0),(1,0))] [] none
DISCARD 6158 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6159 [(1,0),(0,0)] D [6157] [] [] [] [((0,0),(1,0))] [6160,6161,6162,6159] CONDITIONAL_S
Y_MEAS 6160 [(1,0)] HALF_D_PLUS_2 [6157] [] [] [] [] [6160,6161,6162,6159] CONDITIONAL_S
IDLE 6161 [(0,0)] HALF_D_PLUS_2 [6157] [] [] [] [] [6160,6161,6162,6159] CONDITIONAL_S
DISCARD 6162 [(1,0)] 0 [6157] [] [] [] [] [6160,6161,6162,6159] CONDITIONAL_S
IDLE 6163 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 6164 [(0,1)] D [] [] [] [] [] [] none
MERGE 6165 [(0,1),(0,0)] D [] [6168,6169,6170,6167] [] [] [((0,0),(0,1))] [] none
DISCARD 6166 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6167 [(0,1),(0,0)] D [6165] [] [] [] [((0,0),(0,1))] [6168,6169,6170,6167] CONDITIONAL_S
Y_MEAS 6168 [(0,1)] HALF_D_PLUS_2 [6165] [] [] [] [] [6168,6169,6170,6167] CONDITIONAL_S
IDLE 6169 [(0,0)] HALF_D_PLUS_2 [6165] [] [] [] [] [6168,6169,6170,6167] CONDITIONAL_S
DISCARD 6170 [(0,1)] 0 [6165] [] [] [] [] [6168,6169,6170,6167] CONDITIONAL_S
IDLE 6171 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6172 [(1,0)] D [] [] [] [] [] [] none
MERGE 6173 [(1,0),(0,0)] D [] [6176,6177,6178,6175] [] [] [((0,0),(1,0))] [] none
DISCARD 6174 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6175 [(1,0),(0,0)] D [6173] [] [] [] [((0,0),(1,0))] [6176,6177,6178,6175] CONDITIONAL_S
Y_MEAS 6176 [(1,0)] HALF_D_PLUS_2 [6173] [] [] [] [] [6176,6177,6178,6175] CONDITIONAL_S
IDLE 6177 [(0,0)] HALF_D_PLUS_2 [6173] [] [] [] [] [6176,6177,6178,6175] CONDITIONAL_S
DISCARD 6178 [(1,0)] 0 [6173] [] [] [] [] [6176,6177,6178,6175] CONDITIONAL_S
IDLE 6179 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6180 [(0,1)] D [] [] [] [] [] [] none
MERGE 6181 [(0,1),(0,0)] D [] [6184,6185,6186,6183] [] [] [((0,0),(0,1))] [] none
DISCARD 6182 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6183 [(0,1),(0,0)] D [6181] [] [] [] [((0,0),(0,1))] [6184,6185,6186,6183] CONDITIONAL_S
Y_MEAS 6184 [(0,1)] HALF_D_PLUS_2 [6181] [] [] [] [] [6184,6185,6186,6183] CONDITIONAL_S
IDLE 6185 [(0,0)] HALF_D_PLUS_2 [6181] [] [] [] [] [6184,6185,6186,6183] CONDITIONAL_S
DISCARD 6186 [(0,1)] 0 [6181] [] [] [] [] [6184,6185,6186,6183] CONDITIONAL_S
IDLE 6187 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 6188 [(1,0)] D [] [] [] [] [] [] none
MERGE 6189 [(1,0),(0,0)] D [] [6192,6193,6194,6191] [] [] [((0,0),(1,0))] [] none
DISCARD 6190 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6191 [(1,0),(0,0)] D [6189] [] [] [] [((0,0),(1,0))] [6192,6193,6194,6191] CONDITIONAL_S
Y_MEAS 6192 [(1,0)] HALF_D_PLUS_2 [6189] [] [] [] [] [6192,6193,6194,6191] CONDITIONAL_S
IDLE 6193 [(0,0)] HALF_D_PLUS_2 [6189] [] [] [] [] [6192,6193,6194,6191] CONDITIONAL_S
DISCARD 6194 [(1,0)] 0 [6189] [] [] [] [] [6192,6193,6194,6191] CONDITIONAL_S
IDLE 6195 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 6196 [(0,1)] D [] [] [] [] [] [] none
MERGE 6197 [(0,1),(0,0)] D [] [6200,6201,6202,6199] [] [] [((0,0),(0,1))] [] none
DISCARD 6198 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6199 [(0,1),(0,0)] D [6197] [] [] [] [((0,0),(0,1))] [6200,6201,6202,6199] CONDITIONAL_S
Y_MEAS 6200 [(0,1)] HALF_D_PLUS_2 [6197] [] [] [] [] [6200,6201,6202,6199] CONDITIONAL_S
IDLE 6201 [(0,0)] HALF_D_PLUS_2 [6197] [] [] [] [] [6200,6201,6202,6199] CONDITIONAL_S
DISCARD 6202 [(0,1)] 0 [6197] [] [] [] [] [6200,6201,6202,6199] CONDITIONAL_S
IDLE 6203 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 6204 [(1,0)] D [] [] [] [] [] [] none
MERGE 6205 [(1,0),(0,0)] D [] [6208,6209,6210,6207] [] [] [((0,0),(1,0))] [] none
DISCARD 6206 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6207 [(1,0),(0,0)] D [6205] [] [] [] [((0,0),(1,0))] [6208,6209,6210,6207] CONDITIONAL_S
Y_MEAS 6208 [(1,0)] HALF_D_PLUS_2 [6205] [] [] [] [] [6208,6209,6210,6207] CONDITIONAL_S
IDLE 6209 [(0,0)] HALF_D_PLUS_2 [6205] [] [] [] [] [6208,6209,6210,6207] CONDITIONAL_S
DISCARD 6210 [(1,0)] 0 [6205] [] [] [] [] [6208,6209,6210,6207] CONDITIONAL_S
IDLE 6211 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 6212 [(0,1)] D [] [] [] [] [] [] none
MERGE 6213 [(0,1),(0,0)] D [] [6216,6217,6218,6215] [] [] [((0,0),(0,1))] [] none
DISCARD 6214 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6215 [(0,1),(0,0)] D [6213] [] [] [] [((0,0),(0,1))] [6216,6217,6218,6215] CONDITIONAL_S
Y_MEAS 6216 [(0,1)] HALF_D_PLUS_2 [6213] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
IDLE 6217 [(0,0)] HALF_D_PLUS_2 [6213] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
DISCARD 6218 [(0,1)] 0 [6213] [] [] [] [] [6216,6217,6218,6215] CONDITIONAL_S
IDLE 6219 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 6220 [(1,0)] D [] [] [] [] [] [] none
MERGE 6221 [(1,0),(0,0)] D [] [6224,6225,6226,6223] [] [] [((0,0),(1,0))] [] none
DISCARD 6222 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6223 [(1,0),(0,0)] D [6221] [] [] [] [((0,0),(1,0))] [6224,6225,6226,6223] CONDITIONAL_S
Y_MEAS 6224 [(1,0)] HALF_D_PLUS_2 [6221] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
IDLE 6225 [(0,0)] HALF_D_PLUS_2 [6221] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
DISCARD 6226 [(1,0)] 0 [6221] [] [] [] [] [6224,6225,6226,6223] CONDITIONAL_S
IDLE 6227 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6228 [(0,1)] D [] [] [] [] [] [] none
MERGE 6229 [(0,1),(0,0)] D [] [6232,6233,6234,6231] [] [] [((0,0),(0,1))] [] none
DISCARD 6230 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6231 [(0,1),(0,0)] D [6229] [] [] [] [((0,0),(0,1))] [6232,6233,6234,6231] CONDITIONAL_S
Y_MEAS 6232 [(0,1)] HALF_D_PLUS_2 [6229] [] [] [] [] [6232,6233,6234,6231] CONDITIONAL_S
IDLE 6233 [(0,0)] HALF_D_PLUS_2 [6229] [] [] [] [] [6232,6233,6234,6231] CONDITIONAL_S
DISCARD 6234 [(0,1)] 0 [6229] [] [] [] [] [6232,6233,6234,6231] CONDITIONAL_S
IDLE 6235 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 6236 [(1,0)] D [] [] [] [] [] [] none
MERGE 6237 [(1,0),(0,0)] D [] [6240,6241,6242,6239] [] [] [((0,0),(1,0))] [] none
DISCARD 6238 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6239 [(1,0),(0,0)] D [6237] [] [] [] [((0,0),(1,0))] [6240,6241,6242,6239] CONDITIONAL_S
Y_MEAS 6240 [(1,0)] HALF_D_PLUS_2 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
IDLE 6241 [(0,0)] HALF_D_PLUS_2 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
DISCARD 6242 [(1,0)] 0 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
IDLE 6243 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6244 [(0,1)] D [] [] [] [] [] [] none
MERGE 6245 [(0,1),(0,0)] D [] [6248,6249,6250,6247] [] [] [((0,0),(0,1))] [] none
DISCARD 6246 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6247 [(0,1),(0,0)] D [6245] [] [] [] [((0,0),(0,1))] [6248,6249,6250,6247] CONDITIONAL_S
Y_MEAS 6248 [(0,1)] HALF_D_PLUS_2 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
IDLE 6249 [(0,0)] HALF_D_PLUS_2 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
DISCARD 6250 [(0,1)] 0 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
IDLE 6251 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6252 [(1,0)] D [] [] [] [] [] [] none
MERGE 6253 [(1,0),(0,0)] D [] [6256,6257,6258,6255] [] [] [((0,0),(1,0))] [] none
DISCARD 6254 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6255 [(1,0),(0,0)] D [6253] [] [] [] [((0,0),(1,0))] [6256,6257,6258,6255] CONDITIONAL_S
Y_MEAS 6256 [(1,0)] HALF_D_PLUS_2 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
IDLE 6257 [(0,0)] HALF_D_PLUS_2 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
DISCARD 6258 [(1,0)] 0 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
IDLE 6259 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6260 [(0,1)] D [] [] [] [] [] [] none
MERGE 6261 [(0,1),(0,0)] D [] [6264,6265,6266,6263] [] [] [((0,0),(0,1))] [] none
DISCARD 6262 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6263 [(0,1),(0,0)] D [6261] [] [] [] [((0,0),(0,1))] [6264,6265,6266,6263] CONDITIONAL_S
Y_MEAS 6264 [(0,1)] HALF_D_PLUS_2 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
IDLE 6265 [(0,0)] HALF_D_PLUS_2 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
DISCARD 6266 [(0,1)] 0 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
IDLE 6267 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6268 [(1,0)] D [] [] [] [] [] [] none
MERGE 6269 [(1,0),(0,0)] D [] [6272,6273,6274,6271] [] [] [((0,0),(1,0))] [] none
DISCARD 6270 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6271 [(1,0),(0,0)] D [6269] [] [] [] [((0,0),(1,0))] [6272,6273,6274,6271] CONDITIONAL_S
Y_MEAS 6272 [(1,0)] HALF_D_PLUS_2 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
IDLE 6273 [(0,0)] HALF_D_PLUS_2 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
DISCARD 6274 [(1,0)] 0 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
IDLE 6275 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6276 [(0,1)] D [] [] [] [] [] [] none
MERGE 6277 [(0,1),(0,0)] D [] [6280,6281,6282,6279] [] [] [((0,0),(0,1))] [] none
DISCARD 6278 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6279 [(0,1),(0,0)] D [6277] [] [] [] [((0,0),(0,1))] [6280,6281,6282,6279] CONDITIONAL_S
Y_MEAS 6280 [(0,1)] HALF_D_PLUS_2 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
IDLE 6281 [(0,0)] HALF_D_PLUS_2 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
DISCARD 6282 [(0,1)] 0 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
IDLE 6283 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6284 [(1,0)] D [] [] [] [] [] [] none
MERGE 6285 [(1,0),(0,0)] D [] [6288,6289,6290,6287] [] [] [((0,0),(1,0))] [] none
DISCARD 6286 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6287 [(1,0),(0,0)] D [6285] [] [] [] [((0,0),(1,0))] [6288,6289,6290,6287] CONDITIONAL_S
Y_MEAS 6288 [(1,0)] HALF_D_PLUS_2 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
IDLE 6289 [(0,0)] HALF_D_PLUS_2 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
DISCARD 6290 [(1,0)] 0 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
IDLE 6291 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 6292 [(0,1)] D [] [] [] [] [] [] none
MERGE 6293 [(0,1),(0,0)] D [] [6296,6297,6298,6295] [] [] [((0,0),(0,1))] [] none
DISCARD 6294 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6295 [(0,1),(0,0)] D [6293] [] [] [] [((0,0),(0,1))] [6296,6297,6298,6295] CONDITIONAL_S
Y_MEAS 6296 [(0,1)] HALF_D_PLUS_2 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
IDLE 6297 [(0,0)] HALF_D_PLUS_2 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
DISCARD 6298 [(0,1)] 0 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
IDLE 6299 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 6300 [(1,0)] D [] [] [] [] [] [] none
MERGE 6301 [(1,0),(0,0)] D [] [6304,6305,6306,6303] [] [] [((0,0),(1,0))] [] none
DISCARD 6302 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6303 [(1,0),(0,0)] D [6301] [] [] [] [((0,0),(1,0))] [6304,6305,6306,6303] CONDITIONAL_S
Y_MEAS 6304 [(1,0)] HALF_D_PLUS_2 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
IDLE 6305 [(0,0)] HALF_D_PLUS_2 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
DISCARD 6306 [(1,0)] 0 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
IDLE 6307 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6308 [(0,1)] D [] [] [] [] [] [] none
MERGE 6309 [(0,1),(0,0)] D [] [6312,6313,6314,6311] [] [] [((0,0),(0,1))] [] none
DISCARD 6310 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6311 [(0,1),(0,0)] D [6309] [] [] [] [((0,0),(0,1))] [6312,6313,6314,6311] CONDITIONAL_S
Y_MEAS 6312 [(0,1)] HALF_D_PLUS_2 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
IDLE 6313 [(0,0)] HALF_D_PLUS_2 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
DISCARD 6314 [(0,1)] 0 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
IDLE 6315 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6316 [(1,0)] D [] [] [] [] [] [] none
MERGE 6317 [(1,0),(0,0)] D [] [6320,6321,6322,6319] [] [] [((0,0),(1,0))] [] none
DISCARD 6318 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6319 [(1,0),(0,0)] D [6317] [] [] [] [((0,0),(1,0))] [6320,6321,6322,6319] CONDITIONAL_S
Y_MEAS 6320 [(1,0)] HALF_D_PLUS_2 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
IDLE 6321 [(0,0)] HALF_D_PLUS_2 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
DISCARD 6322 [(1,0)] 0 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
IDLE 6323 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 6324 [(0,1)] D [] [] [] [] [] [] none
MERGE 6325 [(0,1),(0,0)] D [] [6328,6329,6330,6327] [] [] [((0,0),(0,1))] [] none
DISCARD 6326 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6327 [(0,1),(0,0)] D [6325] [] [] [] [((0,0),(0,1))] [6328,6329,6330,6327] CONDITIONAL_S
Y_MEAS 6328 [(0,1)] HALF_D_PLUS_2 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
IDLE 6329 [(0,0)] HALF_D_PLUS_2 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
DISCARD 6330 [(0,1)] 0 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
IDLE 6331 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6332 [(1,0)] D [] [] [] [] [] [] none
MERGE 6333 [(1,0),(0,0)] D [] [6336,6337,6338,6335] [] [] [((0,0),(1,0))] [] none
DISCARD 6334 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6335 [(1,0),(0,0)] D [6333] [] [] [] [((0,0),(1,0))] [6336,6337,6338,6335] CONDITIONAL_S
Y_MEAS 6336 [(1,0)] HALF_D_PLUS_2 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
IDLE 6337 [(0,0)] HALF_D_PLUS_2 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
DISCARD 6338 [(1,0)] 0 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
IDLE 6339 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6340 [(0,1)] D [] [] [] [] [] [] none
MERGE 6341 [(0,1),(0,0)] D [] [6344,6345,6346,6343] [] [] [((0,0),(0,1))] [] none
DISCARD 6342 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6343 [(0,1),(0,0)] D [6341] [] [] [] [((0,0),(0,1))] [6344,6345,6346,6343] CONDITIONAL_S
Y_MEAS 6344 [(0,1)] HALF_D_PLUS_2 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
IDLE 6345 [(0,0)] HALF_D_PLUS_2 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
DISCARD 6346 [(0,1)] 0 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
IDLE 6347 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6348 [(1,0)] D [] [] [] [] [] [] none
MERGE 6349 [(1,0),(0,0)] D [] [6352,6353,6354,6351] [] [] [((0,0),(1,0))] [] none
DISCARD 6350 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6351 [(1,0),(0,0)] D [6349] [] [] [] [((0,0),(1,0))] [6352,6353,6354,6351] CONDITIONAL_S
Y_MEAS 6352 [(1,0)] HALF_D_PLUS_2 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
IDLE 6353 [(0,0)] HALF_D_PLUS_2 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
DISCARD 6354 [(1,0)] 0 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
IDLE 6355 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6356 [(0,1)] D [] [] [] [] [] [] none
MERGE 6357 [(0,1),(0,0)] D [] [6360,6361,6362,6359] [] [] [((0,0),(0,1))] [] none
DISCARD 6358 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6359 [(0,1),(0,0)] D [6357] [] [] [] [((0,0),(0,1))] [6360,6361,6362,6359] CONDITIONAL_S
Y_MEAS 6360 [(0,1)] HALF_D_PLUS_2 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
IDLE 6361 [(0,0)] HALF_D_PLUS_2 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
DISCARD 6362 [(0,1)] 0 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
IDLE 6363 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6364 [(1,0)] D [] [] [] [] [] [] none
MERGE 6365 [(1,0),(0,0)] D [] [6368,6369,6370,6367] [] [] [((0,0),(1,0))] [] none
DISCARD 6366 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6367 [(1,0),(0,0)] D [6365] [] [] [] [((0,0),(1,0))] [6368,6369,6370,6367] CONDITIONAL_S
Y_MEAS 6368 [(1,0)] HALF_D_PLUS_2 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
IDLE 6369 [(0,0)] HALF_D_PLUS_2 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
DISCARD 6370 [(1,0)] 0 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
IDLE 6371 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6372 [(0,1)] D [] [] [] [] [] [] none
MERGE 6373 [(0,1),(0,0)] D [] [6376,6377,6378,6375] [] [] [((0,0),(0,1))] [] none
DISCARD 6374 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6375 [(0,1),(0,0)] D [6373] [] [] [] [((0,0),(0,1))] [6376,6377,6378,6375] CONDITIONAL_S
Y_MEAS 6376 [(0,1)] HALF_D_PLUS_2 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
IDLE 6377 [(0,0)] HALF_D_PLUS_2 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
DISCARD 6378 [(0,1)] 0 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
IDLE 6379 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6380 [(1,0)] D [] [] [] [] [] [] none
MERGE 6381 [(1,0),(0,0)] D [] [6384,6385,6386,6383] [] [] [((0,0),(1,0))] [] none
DISCARD 6382 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6383 [(1,0),(0,0)] D [6381] [] [] [] [((0,0),(1,0))] [6384,6385,6386,6383] CONDITIONAL_S
Y_MEAS 6384 [(1,0)] HALF_D_PLUS_2 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
IDLE 6385 [(0,0)] HALF_D_PLUS_2 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
DISCARD 6386 [(1,0)] 0 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
IDLE 6387 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6388 [(0,1)] D [] [] [] [] [] [] none
MERGE 6389 [(0,1),(0,0)] D [] [6392,6393,6394,6391] [] [] [((0,0),(0,1))] [] none
DISCARD 6390 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6391 [(0,1),(0,0)] D [6389] [] [] [] [((0,0),(0,1))] [6392,6393,6394,6391] CONDITIONAL_S
Y_MEAS 6392 [(0,1)] HALF_D_PLUS_2 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
IDLE 6393 [(0,0)] HALF_D_PLUS_2 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
DISCARD 6394 [(0,1)] 0 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
IDLE 6395 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6396 [(1,0)] D [] [] [] [] [] [] none
MERGE 6397 [(1,0),(0,0)] D [] [6400,6401,6402,6399] [] [] [((0,0),(1,0))] [] none
DISCARD 6398 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6399 [(1,0),(0,0)] D [6397] [] [] [] [((0,0),(1,0))] [6400,6401,6402,6399] CONDITIONAL_S
Y_MEAS 6400 [(1,0)] HALF_D_PLUS_2 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
IDLE 6401 [(0,0)] HALF_D_PLUS_2 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
DISCARD 6402 [(1,0)] 0 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
IDLE 6403 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 6404 [(0,1)] D [] [] [] [] [] [] none
MERGE 6405 [(0,1),(0,0)] D [] [6408,6409,6410,6407] [] [] [((0,0),(0,1))] [] none
DISCARD 6406 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6407 [(0,1),(0,0)] D [6405] [] [] [] [((0,0),(0,1))] [6408,6409,6410,6407] CONDITIONAL_S
Y_MEAS 6408 [(0,1)] HALF_D_PLUS_2 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
IDLE 6409 [(0,0)] HALF_D_PLUS_2 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
DISCARD 6410 [(0,1)] 0 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
IDLE 6411 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 6412 [(1,0)] D [] [] [] [] [] [] none
MERGE 6413 [(1,0),(0,0)] D [] [6416,6417,6418,6415] [] [] [((0,0),(1,0))] [] none
DISCARD 6414 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6415 [(1,0),(0,0)] D [6413] [] [] [] [((0,0),(1,0))] [6416,6417,6418,6415] CONDITIONAL_S
Y_MEAS 6416 [(1,0)] HALF_D_PLUS_2 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
IDLE 6417 [(0,0)] HALF_D_PLUS_2 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
DISCARD 6418 [(1,0)] 0 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
IDLE 6419 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 6420 [(0,1)] D [] [] [] [] [] [] none
MERGE 6421 [(0,1),(0,0)] D [] [6424,6425,6426,6423] [] [] [((0,0),(0,1))] [] none
DISCARD 6422 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6423 [(0,1),(0,0)] D [6421] [] [] [] [((0,0),(0,1))] [6424,6425,6426,6423] CONDITIONAL_S
Y_MEAS 6424 [(0,1)] HALF_D_PLUS_2 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
IDLE 6425 [(0,0)] HALF_D_PLUS_2 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
DISCARD 6426 [(0,1)] 0 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
IDLE 6427 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 6428 [(1,0)] D [] [] [] [] [] [] none
MERGE 6429 [(1,0),(0,0)] D [] [6432,6433,6434,6431] [] [] [((0,0),(1,0))] [] none
DISCARD 6430 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6431 [(1,0),(0,0)] D [6429] [] [] [] [((0,0),(1,0))] [6432,6433,6434,6431] CONDITIONAL_S
Y_MEAS 6432 [(1,0)] HALF_D_PLUS_2 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
IDLE 6433 [(0,0)] HALF_D_PLUS_2 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
DISCARD 6434 [(1,0)] 0 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
IDLE 6435 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6436 [(0,1)] D [] [] [] [] [] [] none
MERGE 6437 [(0,1),(0,0)] D [] [6440,6441,6442,6439] [] [] [((0,0),(0,1))] [] none
DISCARD 6438 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6439 [(0,1),(0,0)] D [6437] [] [] [] [((0,0),(0,1))] [6440,6441,6442,6439] CONDITIONAL_S
Y_MEAS 6440 [(0,1)] HALF_D_PLUS_2 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
IDLE 6441 [(0,0)] HALF_D_PLUS_2 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
DISCARD 6442 [(0,1)] 0 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
IDLE 6443 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6444 [(1,0)] D [] [] [] [] [] [] none
MERGE 6445 [(1,0),(0,0)] D [] [6448,6449,6450,6447] [] [] [((0,0),(1,0))] [] none
DISCARD 6446 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6447 [(1,0),(0,0)] D [6445] [] [] [] [((0,0),(1,0))] [6448,6449,6450,6447] CONDITIONAL_S
Y_MEAS 6448 [(1,0)] HALF_D_PLUS_2 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
IDLE 6449 [(0,0)] HALF_D_PLUS_2 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
DISCARD 6450 [(1,0)] 0 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
IDLE 6451 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6452 [(0,1)] D [] [] [] [] [] [] none
MERGE 6453 [(0,1),(0,0)] D [] [6456,6457,6458,6455] [] [] [((0,0),(0,1))] [] none
DISCARD 6454 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6455 [(0,1),(0,0)] D [6453] [] [] [] [((0,0),(0,1))] [6456,6457,6458,6455] CONDITIONAL_S
Y_MEAS 6456 [(0,1)] HALF_D_PLUS_2 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
IDLE 6457 [(0,0)] HALF_D_PLUS_2 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
DISCARD 6458 [(0,1)] 0 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
IDLE 6459 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6460 [(1,0)] D [] [] [] [] [] [] none
MERGE 6461 [(1,0),(0,0)] D [] [6464,6465,6466,6463] [] [] [((0,0),(1,0))] [] none
DISCARD 6462 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6463 [(1,0),(0,0)] D [6461] [] [] [] [((0,0),(1,0))] [6464,6465,6466,6463] CONDITIONAL_S
Y_MEAS 6464 [(1,0)] HALF_D_PLUS_2 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
IDLE 6465 [(0,0)] HALF_D_PLUS_2 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
DISCARD 6466 [(1,0)] 0 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
IDLE 6467 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6468 [(0,1)] D [] [] [] [] [] [] none
MERGE 6469 [(0,1),(0,0)] D [] [6472,6473,6474,6471] [] [] [((0,0),(0,1))] [] none
DISCARD 6470 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6471 [(0,1),(0,0)] D [6469] [] [] [] [((0,0),(0,1))] [6472,6473,6474,6471] CONDITIONAL_S
Y_MEAS 6472 [(0,1)] HALF_D_PLUS_2 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
IDLE 6473 [(0,0)] HALF_D_PLUS_2 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
DISCARD 6474 [(0,1)] 0 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
IDLE 6475 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6476 [(1,0)] D [] [] [] [] [] [] none
MERGE 6477 [(1,0),(0,0)] D [] [6480,6481,6482,6479] [] [] [((0,0),(1,0))] [] none
DISCARD 6478 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6479 [(1,0),(0,0)] D [6477] [] [] [] [((0,0),(1,0))] [6480,6481,6482,6479] CONDITIONAL_S
Y_MEAS 6480 [(1,0)] HALF_D_PLUS_2 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
IDLE 6481 [(0,0)] HALF_D_PLUS_2 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
DISCARD 6482 [(1,0)] 0 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
IDLE 6483 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6484 [(0,1)] D [] [] [] [] [] [] none
MERGE 6485 [(0,1),(0,0)] D [] [6488,6489,6490,6487] [] [] [((0,0),(0,1))] [] none
DISCARD 6486 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6487 [(0,1),(0,0)] D [6485] [] [] [] [((0,0),(0,1))] [6488,6489,6490,6487] CONDITIONAL_S
Y_MEAS 6488 [(0,1)] HALF_D_PLUS_2 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
IDLE 6489 [(0,0)] HALF_D_PLUS_2 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
DISCARD 6490 [(0,1)] 0 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
IDLE 6491 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6492 [(1,0)] D [] [] [] [] [] [] none
MERGE 6493 [(1,0),(0,0)] D [] [6496,6497,6498,6495] [] [] [((0,0),(1,0))] [] none
DISCARD 6494 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6495 [(1,0),(0,0)] D [6493] [] [] [] [((0,0),(1,0))] [6496,6497,6498,6495] CONDITIONAL_S
Y_MEAS 6496 [(1,0)] HALF_D_PLUS_2 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
IDLE 6497 [(0,0)] HALF_D_PLUS_2 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
DISCARD 6498 [(1,0)] 0 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
IDLE 6499 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6500 [(0,1)] D [] [] [] [] [] [] none
MERGE 6501 [(0,1),(0,0)] D [] [6504,6505,6506,6503] [] [] [((0,0),(0,1))] [] none
DISCARD 6502 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6503 [(0,1),(0,0)] D [6501] [] [] [] [((0,0),(0,1))] [6504,6505,6506,6503] CONDITIONAL_S
Y_MEAS 6504 [(0,1)] HALF_D_PLUS_2 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
IDLE 6505 [(0,0)] HALF_D_PLUS_2 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
DISCARD 6506 [(0,1)] 0 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
IDLE 6507 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6508 [(1,0)] D [] [] [] [] [] [] none
MERGE 6509 [(1,0),(0,0)] D [] [6512,6513,6514,6511] [] [] [((0,0),(1,0))] [] none
DISCARD 6510 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6511 [(1,0),(0,0)] D [6509] [] [] [] [((0,0),(1,0))] [6512,6513,6514,6511] CONDITIONAL_S
Y_MEAS 6512 [(1,0)] HALF_D_PLUS_2 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
IDLE 6513 [(0,0)] HALF_D_PLUS_2 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
DISCARD 6514 [(1,0)] 0 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
IDLE 6515 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6516 [(0,1)] D [] [] [] [] [] [] none
MERGE 6517 [(0,1),(0,0)] D [] [6520,6521,6522,6519] [] [] [((0,0),(0,1))] [] none
DISCARD 6518 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6519 [(0,1),(0,0)] D [6517] [] [] [] [((0,0),(0,1))] [6520,6521,6522,6519] CONDITIONAL_S
Y_MEAS 6520 [(0,1)] HALF_D_PLUS_2 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
IDLE 6521 [(0,0)] HALF_D_PLUS_2 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
DISCARD 6522 [(0,1)] 0 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
IDLE 6523 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6524 [(1,0)] D [] [] [] [] [] [] none
MERGE 6525 [(1,0),(0,0)] D [] [6528,6529,6530,6527] [] [] [((0,0),(1,0))] [] none
DISCARD 6526 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6527 [(1,0),(0,0)] D [6525] [] [] [] [((0,0),(1,0))] [6528,6529,6530,6527] CONDITIONAL_S
Y_MEAS 6528 [(1,0)] HALF_D_PLUS_2 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
IDLE 6529 [(0,0)] HALF_D_PLUS_2 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
DISCARD 6530 [(1,0)] 0 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
IDLE 6531 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 6532 [(0,1)] D [] [] [] [] [] [] none
MERGE 6533 [(0,1),(0,0)] D [] [6536,6537,6538,6535] [] [] [((0,0),(0,1))] [] none
DISCARD 6534 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6535 [(0,1),(0,0)] D [6533] [] [] [] [((0,0),(0,1))] [6536,6537,6538,6535] CONDITIONAL_S
Y_MEAS 6536 [(0,1)] HALF_D_PLUS_2 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
IDLE 6537 [(0,0)] HALF_D_PLUS_2 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
DISCARD 6538 [(0,1)] 0 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
IDLE 6539 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6540 [(1,0)] D [] [] [] [] [] [] none
MERGE 6541 [(1,0),(0,0)] D [] [6544,6545,6546,6543] [] [] [((0,0),(1,0))] [] none
DISCARD 6542 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6543 [(1,0),(0,0)] D [6541] [] [] [] [((0,0),(1,0))] [6544,6545,6546,6543] CONDITIONAL_S
Y_MEAS 6544 [(1,0)] HALF_D_PLUS_2 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
IDLE 6545 [(0,0)] HALF_D_PLUS_2 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
DISCARD 6546 [(1,0)] 0 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
IDLE 6547 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6548 [(0,1)] D [] [] [] [] [] [] none
MERGE 6549 [(0,1),(0,0)] D [] [6552,6553,6554,6551] [] [] [((0,0),(0,1))] [] none
DISCARD 6550 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6551 [(0,1),(0,0)] D [6549] [] [] [] [((0,0),(0,1))] [6552,6553,6554,6551] CONDITIONAL_S
Y_MEAS 6552 [(0,1)] HALF_D_PLUS_2 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
IDLE 6553 [(0,0)] HALF_D_PLUS_2 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
DISCARD 6554 [(0,1)] 0 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
IDLE 6555 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6556 [(1,0)] D [] [] [] [] [] [] none
MERGE 6557 [(1,0),(0,0)] D [] [6560,6561,6562,6559] [] [] [((0,0),(1,0))] [] none
DISCARD 6558 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6559 [(1,0),(0,0)] D [6557] [] [] [] [((0,0),(1,0))] [6560,6561,6562,6559] CONDITIONAL_S
Y_MEAS 6560 [(1,0)] HALF_D_PLUS_2 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
IDLE 6561 [(0,0)] HALF_D_PLUS_2 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
DISCARD 6562 [(1,0)] 0 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
IDLE 6563 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 6564 [(0,1)] D [] [] [] [] [] [] none
MERGE 6565 [(0,1),(0,0)] D [] [6568,6569,6570,6567] [] [] [((0,0),(0,1))] [] none
DISCARD 6566 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6567 [(0,1),(0,0)] D [6565] [] [] [] [((0,0),(0,1))] [6568,6569,6570,6567] CONDITIONAL_S
Y_MEAS 6568 [(0,1)] HALF_D_PLUS_2 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
IDLE 6569 [(0,0)] HALF_D_PLUS_2 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
DISCARD 6570 [(0,1)] 0 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
IDLE 6571 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6572 [(1,0)] D [] [] [] [] [] [] none
MERGE 6573 [(1,0),(0,0)] D [] [6576,6577,6578,6575] [] [] [((0,0),(1,0))] [] none
DISCARD 6574 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6575 [(1,0),(0,0)] D [6573] [] [] [] [((0,0),(1,0))] [6576,6577,6578,6575] CONDITIONAL_S
Y_MEAS 6576 [(1,0)] HALF_D_PLUS_2 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
IDLE 6577 [(0,0)] HALF_D_PLUS_2 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
DISCARD 6578 [(1,0)] 0 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
IDLE 6579 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6580 [(0,1)] D [] [] [] [] [] [] none
MERGE 6581 [(0,1),(0,0)] D [] [6584,6585,6586,6583] [] [] [((0,0),(0,1))] [] none
DISCARD 6582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6583 [(0,1),(0,0)] D [6581] [] [] [] [((0,0),(0,1))] [6584,6585,6586,6583] CONDITIONAL_S
Y_MEAS 6584 [(0,1)] HALF_D_PLUS_2 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
IDLE 6585 [(0,0)] HALF_D_PLUS_2 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
DISCARD 6586 [(0,1)] 0 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
IDLE 6587 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6588 [(1,0)] D [] [] [] [] [] [] none
MERGE 6589 [(1,0),(0,0)] D [] [6592,6593,6594,6591] [] [] [((0,0),(1,0))] [] none
DISCARD 6590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6591 [(1,0),(0,0)] D [6589] [] [] [] [((0,0),(1,0))] [6592,6593,6594,6591] CONDITIONAL_S
Y_MEAS 6592 [(1,0)] HALF_D_PLUS_2 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
IDLE 6593 [(0,0)] HALF_D_PLUS_2 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
DISCARD 6594 [(1,0)] 0 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
IDLE 6595 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6596 [(0,1)] D [] [] [] [] [] [] none
MERGE 6597 [(0,1),(0,0)] D [] [6600,6601,6602,6599] [] [] [((0,0),(0,1))] [] none
DISCARD 6598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6599 [(0,1),(0,0)] D [6597] [] [] [] [((0,0),(0,1))] [6600,6601,6602,6599] CONDITIONAL_S
Y_MEAS 6600 [(0,1)] HALF_D_PLUS_2 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
IDLE 6601 [(0,0)] HALF_D_PLUS_2 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
DISCARD 6602 [(0,1)] 0 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
IDLE 6603 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6604 [(1,0)] D [] [] [] [] [] [] none
MERGE 6605 [(1,0),(0,0)] D [] [6608,6609,6610,6607] [] [] [((0,0),(1,0))] [] none
DISCARD 6606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6607 [(1,0),(0,0)] D [6605] [] [] [] [((0,0),(1,0))] [6608,6609,6610,6607] CONDITIONAL_S
Y_MEAS 6608 [(1,0)] HALF_D_PLUS_2 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
IDLE 6609 [(0,0)] HALF_D_PLUS_2 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
DISCARD 6610 [(1,0)] 0 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
IDLE 6611 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 6612 [(0,1)] D [] [] [] [] [] [] none
MERGE 6613 [(0,1),(0,0)] D [] [6616,6617,6618,6615] [] [] [((0,0),(0,1))] [] none
DISCARD 6614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6615 [(0,1),(0,0)] D [6613] [] [] [] [((0,0),(0,1))] [6616,6617,6618,6615] CONDITIONAL_S
Y_MEAS 6616 [(0,1)] HALF_D_PLUS_2 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
IDLE 6617 [(0,0)] HALF_D_PLUS_2 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
DISCARD 6618 [(0,1)] 0 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
IDLE 6619 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6620 [(1,0)] D [] [] [] [] [] [] none
MERGE 6621 [(1,0),(0,0)] D [] [6624,6625,6626,6623] [] [] [((0,0),(1,0))] [] none
DISCARD 6622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6623 [(1,0),(0,0)] D [6621] [] [] [] [((0,0),(1,0))] [6624,6625,6626,6623] CONDITIONAL_S
Y_MEAS 6624 [(1,0)] HALF_D_PLUS_2 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
IDLE 6625 [(0,0)] HALF_D_PLUS_2 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
DISCARD 6626 [(1,0)] 0 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
IDLE 6627 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 6628 [(0,1)] D [] [] [] [] [] [] none
MERGE 6629 [(0,1),(0,0)] D [] [6632,6633,6634,6631] [] [] [((0,0),(0,1))] [] none
DISCARD 6630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6631 [(0,1),(0,0)] D [6629] [] [] [] [((0,0),(0,1))] [6632,6633,6634,6631] CONDITIONAL_S
Y_MEAS 6632 [(0,1)] HALF_D_PLUS_2 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
IDLE 6633 [(0,0)] HALF_D_PLUS_2 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
DISCARD 6634 [(0,1)] 0 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
IDLE 6635 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 6636 [(1,0)] D [] [] [] [] [] [] none
MERGE 6637 [(1,0),(0,0)] D [] [6640,6641,6642,6639] [] [] [((0,0),(1,0))] [] none
DISCARD 6638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6639 [(1,0),(0,0)] D [6637] [] [] [] [((0,0),(1,0))] [6640,6641,6642,6639] CONDITIONAL_S
Y_MEAS 6640 [(1,0)] HALF_D_PLUS_2 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
IDLE 6641 [(0,0)] HALF_D_PLUS_2 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
DISCARD 6642 [(1,0)] 0 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
IDLE 6643 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 6644 [(0,1)] D [] [] [] [] [] [] none
MERGE 6645 [(0,1),(0,0)] D [] [6648,6649,6650,6647] [] [] [((0,0),(0,1))] [] none
DISCARD 6646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6647 [(0,1),(0,0)] D [6645] [] [] [] [((0,0),(0,1))] [6648,6649,6650,6647] CONDITIONAL_S
Y_MEAS 6648 [(0,1)] HALF_D_PLUS_2 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
IDLE 6649 [(0,0)] HALF_D_PLUS_2 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
DISCARD 6650 [(0,1)] 0 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
IDLE 6651 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6652 [(1,0)] D [] [] [] [] [] [] none
MERGE 6653 [(1,0),(0,0)] D [] [6656,6657,6658,6655] [] [] [((0,0),(1,0))] [] none
DISCARD 6654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6655 [(1,0),(0,0)] D [6653] [] [] [] [((0,0),(1,0))] [6656,6657,6658,6655] CONDITIONAL_S
Y_MEAS 6656 [(1,0)] HALF_D_PLUS_2 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
IDLE 6657 [(0,0)] HALF_D_PLUS_2 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
DISCARD 6658 [(1,0)] 0 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
IDLE 6659 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6660 [(0,1)] D [] [] [] [] [] [] none
MERGE 6661 [(0,1),(0,0)] D [] [6664,6665,6666,6663] [] [] [((0,0),(0,1))] [] none
DISCARD 6662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6663 [(0,1),(0,0)] D [6661] [] [] [] [((0,0),(0,1))] [6664,6665,6666,6663] CONDITIONAL_S
Y_MEAS 6664 [(0,1)] HALF_D_PLUS_2 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
IDLE 6665 [(0,0)] HALF_D_PLUS_2 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
DISCARD 6666 [(0,1)] 0 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
IDLE 6667 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 6668 [(1,0)] D [] [] [] [] [] [] none
MERGE 6669 [(1,0),(0,0)] D [] [6672,6673,6674,6671] [] [] [((0,0),(1,0))] [] none
DISCARD 6670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6671 [(1,0),(0,0)] D [6669] [] [] [] [((0,0),(1,0))] [6672,6673,6674,6671] CONDITIONAL_S
Y_MEAS 6672 [(1,0)] HALF_D_PLUS_2 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
IDLE 6673 [(0,0)] HALF_D_PLUS_2 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
DISCARD 6674 [(1,0)] 0 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
IDLE 6675 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6676 [(0,1)] D [] [] [] [] [] [] none
MERGE 6677 [(0,1),(0,0)] D [] [6680,6681,6682,6679] [] [] [((0,0),(0,1))] [] none
DISCARD 6678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6679 [(0,1),(0,0)] D [6677] [] [] [] [((0,0),(0,1))] [6680,6681,6682,6679] CONDITIONAL_S
Y_MEAS 6680 [(0,1)] HALF_D_PLUS_2 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
IDLE 6681 [(0,0)] HALF_D_PLUS_2 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
DISCARD 6682 [(0,1)] 0 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
IDLE 6683 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 6684 [(1,0)] D [] [] [] [] [] [] none
MERGE 6685 [(1,0),(0,0)] D [] [6688,6689,6690,6687] [] [] [((0,0),(1,0))] [] none
DISCARD 6686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6687 [(1,0),(0,0)] D [6685] [] [] [] [((0,0),(1,0))] [6688,6689,6690,6687] CONDITIONAL_S
Y_MEAS 6688 [(1,0)] HALF_D_PLUS_2 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
IDLE 6689 [(0,0)] HALF_D_PLUS_2 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
DISCARD 6690 [(1,0)] 0 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
IDLE 6691 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6692 [(0,1)] D [] [] [] [] [] [] none
MERGE 6693 [(0,1),(0,0)] D [] [6696,6697,6698,6695] [] [] [((0,0),(0,1))] [] none
DISCARD 6694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6695 [(0,1),(0,0)] D [6693] [] [] [] [((0,0),(0,1))] [6696,6697,6698,6695] CONDITIONAL_S
Y_MEAS 6696 [(0,1)] HALF_D_PLUS_2 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
IDLE 6697 [(0,0)] HALF_D_PLUS_2 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
DISCARD 6698 [(0,1)] 0 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
IDLE 6699 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6700 [(1,0)] D [] [] [] [] [] [] none
MERGE 6701 [(1,0),(0,0)] D [] [6704,6705,6706,6703] [] [] [((0,0),(1,0))] [] none
DISCARD 6702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6703 [(1,0),(0,0)] D [6701] [] [] [] [((0,0),(1,0))] [6704,6705,6706,6703] CONDITIONAL_S
Y_MEAS 6704 [(1,0)] HALF_D_PLUS_2 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
IDLE 6705 [(0,0)] HALF_D_PLUS_2 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
DISCARD 6706 [(1,0)] 0 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
IDLE 6707 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 6708 [(0,1)] D [] [] [] [] [] [] none
MERGE 6709 [(0,1),(0,0)] D [] [6712,6713,6714,6711] [] [] [((0,0),(0,1))] [] none
DISCARD 6710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6711 [(0,1),(0,0)] D [6709] [] [] [] [((0,0),(0,1))] [6712,6713,6714,6711] CONDITIONAL_S
Y_MEAS 6712 [(0,1)] HALF_D_PLUS_2 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
IDLE 6713 [(0,0)] HALF_D_PLUS_2 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
DISCARD 6714 [(0,1)] 0 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
INJECT_T 6715 [(1,0)] D [] [] [] [] [] [] none
MERGE 6716 [(1,0),(0,0)] D [] [6720,6721,6718,6719] [] [] [((0,0),(1,0))] [] none
DISCARD 6717 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6718 [(1,0),(0,0)] D [6716] [] [] [] [((0,0),(1,0))] [6720,6721,6718,6719] CONDITIONAL_S
Y_MEAS 6719 [(1,0)] HALF_D_PLUS_2 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
IDLE 6720 [(0,0)] HALF_D_PLUS_2 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
DISCARD 6721 [(1,0)] 0 [6716] [] [] [] [] [6720,6721,6718,6719] CONDITIONAL_S
IDLE 6722 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 6723 [(0,1)] D [] [] [] [] [] [] none
MERGE 6724 [(0,1),(0,0)] D [] [6728,6729,6726,6727] [] [] [((0,0),(0,1))] [] none
DISCARD 6725 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6726 [(0,1),(0,0)] D [6724] [] [] [] [((0,0),(0,1))] [6728,6729,6726,6727] CONDITIONAL_S
Y_MEAS 6727 [(0,1)] HALF_D_PLUS_2 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
IDLE 6728 [(0,0)] HALF_D_PLUS_2 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
DISCARD 6729 [(0,1)] 0 [6724] [] [] [] [] [6728,6729,6726,6727] CONDITIONAL_S
IDLE 6730 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6731 [(1,0)] D [] [] [] [] [] [] none
MERGE 6732 [(1,0),(0,0)] D [] [6736,6737,6734,6735] [] [] [((0,0),(1,0))] [] none
DISCARD 6733 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6734 [(1,0),(0,0)] D [6732] [] [] [] [((0,0),(1,0))] [6736,6737,6734,6735] CONDITIONAL_S
Y_MEAS 6735 [(1,0)] HALF_D_PLUS_2 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
IDLE 6736 [(0,0)] HALF_D_PLUS_2 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
DISCARD 6737 [(1,0)] 0 [6732] [] [] [] [] [6736,6737,6734,6735] CONDITIONAL_S
IDLE 6738 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 6739 [(0,1)] D [] [] [] [] [] [] none
MERGE 6740 [(0,1),(0,0)] D [] [6744,6745,6742,6743] [] [] [((0,0),(0,1))] [] none
DISCARD 6741 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6742 [(0,1),(0,0)] D [6740] [] [] [] [((0,0),(0,1))] [6744,6745,6742,6743] CONDITIONAL_S
Y_MEAS 6743 [(0,1)] HALF_D_PLUS_2 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
IDLE 6744 [(0,0)] HALF_D_PLUS_2 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
DISCARD 6745 [(0,1)] 0 [6740] [] [] [] [] [6744,6745,6742,6743] CONDITIONAL_S
IDLE 6746 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 6747 [(1,0)] D [] [] [] [] [] [] none
MERGE 6748 [(1,0),(0,0)] D [] [6752,6753,6750,6751] [] [] [((0,0),(1,0))] [] none
DISCARD 6749 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6750 [(1,0),(0,0)] D [6748] [] [] [] [((0,0),(1,0))] [6752,6753,6750,6751] CONDITIONAL_S
Y_MEAS 6751 [(1,0)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
IDLE 6752 [(0,0)] HALF_D_PLUS_2 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
DISCARD 6753 [(1,0)] 0 [6748] [] [] [] [] [6752,6753,6750,6751] CONDITIONAL_S
IDLE 6754 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6755 [(0,1)] D [] [] [] [] [] [] none
MERGE 6756 [(0,1),(0,0)] D [] [6760,6761,6758,6759] [] [] [((0,0),(0,1))] [] none
DISCARD 6757 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6758 [(0,1),(0,0)] D [6756] [] [] [] [((0,0),(0,1))] [6760,6761,6758,6759] CONDITIONAL_S
Y_MEAS 6759 [(0,1)] HALF_D_PLUS_2 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
IDLE 6760 [(0,0)] HALF_D_PLUS_2 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
DISCARD 6761 [(0,1)] 0 [6756] [] [] [] [] [6760,6761,6758,6759] CONDITIONAL_S
IDLE 6762 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6763 [(1,0)] D [] [] [] [] [] [] none
MERGE 6764 [(1,0),(0,0)] D [] [6768,6769,6766,6767] [] [] [((0,0),(1,0))] [] none
DISCARD 6765 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6766 [(1,0),(0,0)] D [6764] [] [] [] [((0,0),(1,0))] [6768,6769,6766,6767] CONDITIONAL_S
Y_MEAS 6767 [(1,0)] HALF_D_PLUS_2 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
IDLE 6768 [(0,0)] HALF_D_PLUS_2 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
DISCARD 6769 [(1,0)] 0 [6764] [] [] [] [] [6768,6769,6766,6767] CONDITIONAL_S
IDLE 6770 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 6771 [(0,1)] D [] [] [] [] [] [] none
MERGE 6772 [(0,1),(0,0)] D [] [6776,6777,6774,6775] [] [] [((0,0),(0,1))] [] none
DISCARD 6773 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6774 [(0,1),(0,0)] D [6772] [] [] [] [((0,0),(0,1))] [6776,6777,6774,6775] CONDITIONAL_S
Y_MEAS 6775 [(0,1)] HALF_D_PLUS_2 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
IDLE 6776 [(0,0)] HALF_D_PLUS_2 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
DISCARD 6777 [(0,1)] 0 [6772] [] [] [] [] [6776,6777,6774,6775] CONDITIONAL_S
IDLE 6778 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6779 [(1,0)] D [] [] [] [] [] [] none
MERGE 6780 [(1,0),(0,0)] D [] [6784,6785,6782,6783] [] [] [((0,0),(1,0))] [] none
DISCARD 6781 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6782 [(1,0),(0,0)] D [6780] [] [] [] [((0,0),(1,0))] [6784,6785,6782,6783] CONDITIONAL_S
Y_MEAS 6783 [(1,0)] HALF_D_PLUS_2 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
IDLE 6784 [(0,0)] HALF_D_PLUS_2 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
DISCARD 6785 [(1,0)] 0 [6780] [] [] [] [] [6784,6785,6782,6783] CONDITIONAL_S
IDLE 6786 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6787 [(0,1)] D [] [] [] [] [] [] none
MERGE 6788 [(0,1),(0,0)] D [] [6792,6793,6790,6791] [] [] [((0,0),(0,1))] [] none
DISCARD 6789 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6790 [(0,1),(0,0)] D [6788] [] [] [] [((0,0),(0,1))] [6792,6793,6790,6791] CONDITIONAL_S
Y_MEAS 6791 [(0,1)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
IDLE 6792 [(0,0)] HALF_D_PLUS_2 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
DISCARD 6793 [(0,1)] 0 [6788] [] [] [] [] [6792,6793,6790,6791] CONDITIONAL_S
IDLE 6794 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 6795 [(1,0)] D [] [] [] [] [] [] none
MERGE 6796 [(1,0),(0,0)] D [] [6800,6801,6798,6799] [] [] [((0,0),(1,0))] [] none
DISCARD 6797 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6798 [(1,0),(0,0)] D [6796] [] [] [] [((0,0),(1,0))] [6800,6801,6798,6799] CONDITIONAL_S
Y_MEAS 6799 [(1,0)] HALF_D_PLUS_2 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
IDLE 6800 [(0,0)] HALF_D_PLUS_2 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
DISCARD 6801 [(1,0)] 0 [6796] [] [] [] [] [6800,6801,6798,6799] CONDITIONAL_S
IDLE 6802 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6803 [(0,1)] D [] [] [] [] [] [] none
MERGE 6804 [(0,1),(0,0)] D [] [6808,6809,6806,6807] [] [] [((0,0),(0,1))] [] none
DISCARD 6805 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6806 [(0,1),(0,0)] D [6804] [] [] [] [((0,0),(0,1))] [6808,6809,6806,6807] CONDITIONAL_S
Y_MEAS 6807 [(0,1)] HALF_D_PLUS_2 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
IDLE 6808 [(0,0)] HALF_D_PLUS_2 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
DISCARD 6809 [(0,1)] 0 [6804] [] [] [] [] [6808,6809,6806,6807] CONDITIONAL_S
IDLE 6810 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6811 [(1,0)] D [] [] [] [] [] [] none
MERGE 6812 [(1,0),(0,0)] D [] [6816,6817,6814,6815] [] [] [((0,0),(1,0))] [] none
DISCARD 6813 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6814 [(1,0),(0,0)] D [6812] [] [] [] [((0,0),(1,0))] [6816,6817,6814,6815] CONDITIONAL_S
Y_MEAS 6815 [(1,0)] HALF_D_PLUS_2 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
IDLE 6816 [(0,0)] HALF_D_PLUS_2 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
DISCARD 6817 [(1,0)] 0 [6812] [] [] [] [] [6816,6817,6814,6815] CONDITIONAL_S
IDLE 6818 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6819 [(0,1)] D [] [] [] [] [] [] none
MERGE 6820 [(0,1),(0,0)] D [] [6824,6825,6822,6823] [] [] [((0,0),(0,1))] [] none
DISCARD 6821 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6822 [(0,1),(0,0)] D [6820] [] [] [] [((0,0),(0,1))] [6824,6825,6822,6823] CONDITIONAL_S
Y_MEAS 6823 [(0,1)] HALF_D_PLUS_2 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
IDLE 6824 [(0,0)] HALF_D_PLUS_2 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
DISCARD 6825 [(0,1)] 0 [6820] [] [] [] [] [6824,6825,6822,6823] CONDITIONAL_S
IDLE 6826 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 6827 [(1,0)] D [] [] [] [] [] [] none
MERGE 6828 [(1,0),(0,0)] D [] [6832,6833,6830,6831] [] [] [((0,0),(1,0))] [] none
DISCARD 6829 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6830 [(1,0),(0,0)] D [6828] [] [] [] [((0,0),(1,0))] [6832,6833,6830,6831] CONDITIONAL_S
Y_MEAS 6831 [(1,0)] HALF_D_PLUS_2 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
IDLE 6832 [(0,0)] HALF_D_PLUS_2 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
DISCARD 6833 [(1,0)] 0 [6828] [] [] [] [] [6832,6833,6830,6831] CONDITIONAL_S
IDLE 6834 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 6835 [(0,1)] D [] [] [] [] [] [] none
MERGE 6836 [(0,1),(0,0)] D [] [6840,6841,6838,6839] [] [] [((0,0),(0,1))] [] none
DISCARD 6837 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6838 [(0,1),(0,0)] D [6836] [] [] [] [((0,0),(0,1))] [6840,6841,6838,6839] CONDITIONAL_S
Y_MEAS 6839 [(0,1)] HALF_D_PLUS_2 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
IDLE 6840 [(0,0)] HALF_D_PLUS_2 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
DISCARD 6841 [(0,1)] 0 [6836] [] [] [] [] [6840,6841,6838,6839] CONDITIONAL_S
IDLE 6842 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 6843 [(1,0)] D [] [] [] [] [] [] none
MERGE 6844 [(1,0),(0,0)] D [] [6848,6849,6846,6847] [] [] [((0,0),(1,0))] [] none
DISCARD 6845 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6846 [(1,0),(0,0)] D [6844] [] [] [] [((0,0),(1,0))] [6848,6849,6846,6847] CONDITIONAL_S
Y_MEAS 6847 [(1,0)] HALF_D_PLUS_2 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
IDLE 6848 [(0,0)] HALF_D_PLUS_2 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
DISCARD 6849 [(1,0)] 0 [6844] [] [] [] [] [6848,6849,6846,6847] CONDITIONAL_S
IDLE 6850 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6851 [(0,1)] D [] [] [] [] [] [] none
MERGE 6852 [(0,1),(0,0)] D [] [6856,6857,6854,6855] [] [] [((0,0),(0,1))] [] none
DISCARD 6853 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6854 [(0,1),(0,0)] D [6852] [] [] [] [((0,0),(0,1))] [6856,6857,6854,6855] CONDITIONAL_S
Y_MEAS 6855 [(0,1)] HALF_D_PLUS_2 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
IDLE 6856 [(0,0)] HALF_D_PLUS_2 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
DISCARD 6857 [(0,1)] 0 [6852] [] [] [] [] [6856,6857,6854,6855] CONDITIONAL_S
IDLE 6858 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6859 [(1,0)] D [] [] [] [] [] [] none
MERGE 6860 [(1,0),(0,0)] D [] [6864,6865,6862,6863] [] [] [((0,0),(1,0))] [] none
DISCARD 6861 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6862 [(1,0),(0,0)] D [6860] [] [] [] [((0,0),(1,0))] [6864,6865,6862,6863] CONDITIONAL_S
Y_MEAS 6863 [(1,0)] HALF_D_PLUS_2 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
IDLE 6864 [(0,0)] HALF_D_PLUS_2 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
DISCARD 6865 [(1,0)] 0 [6860] [] [] [] [] [6864,6865,6862,6863] CONDITIONAL_S
IDLE 6866 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6867 [(0,1)] D [] [] [] [] [] [] none
MERGE 6868 [(0,1),(0,0)] D [] [6872,6873,6870,6871] [] [] [((0,0),(0,1))] [] none
DISCARD 6869 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6870 [(0,1),(0,0)] D [6868] [] [] [] [((0,0),(0,1))] [6872,6873,6870,6871] CONDITIONAL_S
Y_MEAS 6871 [(0,1)] HALF_D_PLUS_2 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
IDLE 6872 [(0,0)] HALF_D_PLUS_2 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
DISCARD 6873 [(0,1)] 0 [6868] [] [] [] [] [6872,6873,6870,6871] CONDITIONAL_S
IDLE 6874 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 6875 [(1,0)] D [] [] [] [] [] [] none
MERGE 6876 [(1,0),(0,0)] D [] [6880,6881,6878,6879] [] [] [((0,0),(1,0))] [] none
DISCARD 6877 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6878 [(1,0),(0,0)] D [6876] [] [] [] [((0,0),(1,0))] [6880,6881,6878,6879] CONDITIONAL_S
Y_MEAS 6879 [(1,0)] HALF_D_PLUS_2 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
IDLE 6880 [(0,0)] HALF_D_PLUS_2 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
DISCARD 6881 [(1,0)] 0 [6876] [] [] [] [] [6880,6881,6878,6879] CONDITIONAL_S
IDLE 6882 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6883 [(0,1)] D [] [] [] [] [] [] none
MERGE 6884 [(0,1),(0,0)] D [] [6888,6889,6886,6887] [] [] [((0,0),(0,1))] [] none
DISCARD 6885 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6886 [(0,1),(0,0)] D [6884] [] [] [] [((0,0),(0,1))] [6888,6889,6886,6887] CONDITIONAL_S
Y_MEAS 6887 [(0,1)] HALF_D_PLUS_2 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
IDLE 6888 [(0,0)] HALF_D_PLUS_2 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
DISCARD 6889 [(0,1)] 0 [6884] [] [] [] [] [6888,6889,6886,6887] CONDITIONAL_S
IDLE 6890 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 6891 [(1,0)] D [] [] [] [] [] [] none
MERGE 6892 [(1,0),(0,0)] D [] [6896,6897,6894,6895] [] [] [((0,0),(1,0))] [] none
DISCARD 6893 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6894 [(1,0),(0,0)] D [6892] [] [] [] [((0,0),(1,0))] [6896,6897,6894,6895] CONDITIONAL_S
Y_MEAS 6895 [(1,0)] HALF_D_PLUS_2 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
IDLE 6896 [(0,0)] HALF_D_PLUS_2 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
DISCARD 6897 [(1,0)] 0 [6892] [] [] [] [] [6896,6897,6894,6895] CONDITIONAL_S
IDLE 6898 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 6899 [(0,1)] D [] [] [] [] [] [] none
MERGE 6900 [(0,1),(0,0)] D [] [6904,6905,6902,6903] [] [] [((0,0),(0,1))] [] none
DISCARD 6901 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6902 [(0,1),(0,0)] D [6900] [] [] [] [((0,0),(0,1))] [6904,6905,6902,6903] CONDITIONAL_S
Y_MEAS 6903 [(0,1)] HALF_D_PLUS_2 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
IDLE 6904 [(0,0)] HALF_D_PLUS_2 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
DISCARD 6905 [(0,1)] 0 [6900] [] [] [] [] [6904,6905,6902,6903] CONDITIONAL_S
IDLE 6906 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6907 [(1,0)] D [] [] [] [] [] [] none
MERGE 6908 [(1,0),(0,0)] D [] [6912,6913,6910,6911] [] [] [((0,0),(1,0))] [] none
DISCARD 6909 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6910 [(1,0),(0,0)] D [6908] [] [] [] [((0,0),(1,0))] [6912,6913,6910,6911] CONDITIONAL_S
Y_MEAS 6911 [(1,0)] HALF_D_PLUS_2 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
IDLE 6912 [(0,0)] HALF_D_PLUS_2 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
DISCARD 6913 [(1,0)] 0 [6908] [] [] [] [] [6912,6913,6910,6911] CONDITIONAL_S
IDLE 6914 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 6915 [(0,1)] D [] [] [] [] [] [] none
MERGE 6916 [(0,1),(0,0)] D [] [6920,6921,6918,6919] [] [] [((0,0),(0,1))] [] none
DISCARD 6917 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6918 [(0,1),(0,0)] D [6916] [] [] [] [((0,0),(0,1))] [6920,6921,6918,6919] CONDITIONAL_S
Y_MEAS 6919 [(0,1)] HALF_D_PLUS_2 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
IDLE 6920 [(0,0)] HALF_D_PLUS_2 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
DISCARD 6921 [(0,1)] 0 [6916] [] [] [] [] [6920,6921,6918,6919] CONDITIONAL_S
IDLE 6922 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 6923 [(1,0)] D [] [] [] [] [] [] none
MERGE 6924 [(1,0),(0,0)] D [] [6928,6929,6926,6927] [] [] [((0,0),(1,0))] [] none
DISCARD 6925 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6926 [(1,0),(0,0)] D [6924] [] [] [] [((0,0),(1,0))] [6928,6929,6926,6927] CONDITIONAL_S
Y_MEAS 6927 [(1,0)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
IDLE 6928 [(0,0)] HALF_D_PLUS_2 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
DISCARD 6929 [(1,0)] 0 [6924] [] [] [] [] [6928,6929,6926,6927] CONDITIONAL_S
IDLE 6930 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6931 [(0,1)] D [] [] [] [] [] [] none
MERGE 6932 [(0,1),(0,0)] D [] [6936,6937,6934,6935] [] [] [((0,0),(0,1))] [] none
DISCARD 6933 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6934 [(0,1),(0,0)] D [6932] [] [] [] [((0,0),(0,1))] [6936,6937,6934,6935] CONDITIONAL_S
Y_MEAS 6935 [(0,1)] HALF_D_PLUS_2 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
IDLE 6936 [(0,0)] HALF_D_PLUS_2 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
DISCARD 6937 [(0,1)] 0 [6932] [] [] [] [] [6936,6937,6934,6935] CONDITIONAL_S
IDLE 6938 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6939 [(1,0)] D [] [] [] [] [] [] none
MERGE 6940 [(1,0),(0,0)] D [] [6944,6945,6942,6943] [] [] [((0,0),(1,0))] [] none
DISCARD 6941 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6942 [(1,0),(0,0)] D [6940] [] [] [] [((0,0),(1,0))] [6944,6945,6942,6943] CONDITIONAL_S
Y_MEAS 6943 [(1,0)] HALF_D_PLUS_2 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
IDLE 6944 [(0,0)] HALF_D_PLUS_2 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
DISCARD 6945 [(1,0)] 0 [6940] [] [] [] [] [6944,6945,6942,6943] CONDITIONAL_S
IDLE 6946 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6947 [(0,1)] D [] [] [] [] [] [] none
MERGE 6948 [(0,1),(0,0)] D [] [6952,6953,6950,6951] [] [] [((0,0),(0,1))] [] none
DISCARD 6949 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6950 [(0,1),(0,0)] D [6948] [] [] [] [((0,0),(0,1))] [6952,6953,6950,6951] CONDITIONAL_S
Y_MEAS 6951 [(0,1)] HALF_D_PLUS_2 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
IDLE 6952 [(0,0)] HALF_D_PLUS_2 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
DISCARD 6953 [(0,1)] 0 [6948] [] [] [] [] [6952,6953,6950,6951] CONDITIONAL_S
IDLE 6954 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6955 [(1,0)] D [] [] [] [] [] [] none
MERGE 6956 [(1,0),(0,0)] D [] [6960,6961,6958,6959] [] [] [((0,0),(1,0))] [] none
DISCARD 6957 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6958 [(1,0),(0,0)] D [6956] [] [] [] [((0,0),(1,0))] [6960,6961,6958,6959] CONDITIONAL_S
Y_MEAS 6959 [(1,0)] HALF_D_PLUS_2 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
IDLE 6960 [(0,0)] HALF_D_PLUS_2 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
DISCARD 6961 [(1,0)] 0 [6956] [] [] [] [] [6960,6961,6958,6959] CONDITIONAL_S
IDLE 6962 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6963 [(0,1)] D [] [] [] [] [] [] none
MERGE 6964 [(0,1),(0,0)] D [] [6968,6969,6966,6967] [] [] [((0,0),(0,1))] [] none
DISCARD 6965 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6966 [(0,1),(0,0)] D [6964] [] [] [] [((0,0),(0,1))] [6968,6969,6966,6967] CONDITIONAL_S
Y_MEAS 6967 [(0,1)] HALF_D_PLUS_2 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
IDLE 6968 [(0,0)] HALF_D_PLUS_2 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
DISCARD 6969 [(0,1)] 0 [6964] [] [] [] [] [6968,6969,6966,6967] CONDITIONAL_S
IDLE 6970 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 6971 [(1,0)] D [] [] [] [] [] [] none
MERGE 6972 [(1,0),(0,0)] D [] [6976,6977,6974,6975] [] [] [((0,0),(1,0))] [] none
DISCARD 6973 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6974 [(1,0),(0,0)] D [6972] [] [] [] [((0,0),(1,0))] [6976,6977,6974,6975] CONDITIONAL_S
Y_MEAS 6975 [(1,0)] HALF_D_PLUS_2 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
IDLE 6976 [(0,0)] HALF_D_PLUS_2 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
DISCARD 6977 [(1,0)] 0 [6972] [] [] [] [] [6976,6977,6974,6975] CONDITIONAL_S
IDLE 6978 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 6979 [(0,1)] D [] [] [] [] [] [] none
MERGE 6980 [(0,1),(0,0)] D [] [6984,6985,6982,6983] [] [] [((0,0),(0,1))] [] none
DISCARD 6981 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6982 [(0,1),(0,0)] D [6980] [] [] [] [((0,0),(0,1))] [6984,6985,6982,6983] CONDITIONAL_S
Y_MEAS 6983 [(0,1)] HALF_D_PLUS_2 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
IDLE 6984 [(0,0)] HALF_D_PLUS_2 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
DISCARD 6985 [(0,1)] 0 [6980] [] [] [] [] [6984,6985,6982,6983] CONDITIONAL_S
IDLE 6986 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 6987 [(1,0)] D [] [] [] [] [] [] none
MERGE 6988 [(1,0),(0,0)] D [] [6992,6993,6990,6991] [] [] [((0,0),(1,0))] [] none
DISCARD 6989 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6990 [(1,0),(0,0)] D [6988] [] [] [] [((0,0),(1,0))] [6992,6993,6990,6991] CONDITIONAL_S
Y_MEAS 6991 [(1,0)] HALF_D_PLUS_2 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
IDLE 6992 [(0,0)] HALF_D_PLUS_2 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
DISCARD 6993 [(1,0)] 0 [6988] [] [] [] [] [6992,6993,6990,6991] CONDITIONAL_S
IDLE 6994 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6995 [(0,1)] D [] [] [] [] [] [] none
MERGE 6996 [(0,1),(0,0)] D [] [7000,7001,6998,6999] [] [] [((0,0),(0,1))] [] none
DISCARD 6997 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6998 [(0,1),(0,0)] D [6996] [] [] [] [((0,0),(0,1))] [7000,7001,6998,6999] CONDITIONAL_S
Y_MEAS 6999 [(0,1)] HALF_D_PLUS_2 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
IDLE 7000 [(0,0)] HALF_D_PLUS_2 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
DISCARD 7001 [(0,1)] 0 [6996] [] [] [] [] [7000,7001,6998,6999] CONDITIONAL_S
IDLE 7002 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7003 [(1,0)] D [] [] [] [] [] [] none
MERGE 7004 [(1,0),(0,0)] D [] [7008,7009,7006,7007] [] [] [((0,0),(1,0))] [] none
DISCARD 7005 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7006 [(1,0),(0,0)] D [7004] [] [] [] [((0,0),(1,0))] [7008,7009,7006,7007] CONDITIONAL_S
Y_MEAS 7007 [(1,0)] HALF_D_PLUS_2 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
IDLE 7008 [(0,0)] HALF_D_PLUS_2 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
DISCARD 7009 [(1,0)] 0 [7004] [] [] [] [] [7008,7009,7006,7007] CONDITIONAL_S
IDLE 7010 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7011 [(0,1)] D [] [] [] [] [] [] none
MERGE 7012 [(0,1),(0,0)] D [] [7016,7017,7014,7015] [] [] [((0,0),(0,1))] [] none
DISCARD 7013 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7014 [(0,1),(0,0)] D [7012] [] [] [] [((0,0),(0,1))] [7016,7017,7014,7015] CONDITIONAL_S
Y_MEAS 7015 [(0,1)] HALF_D_PLUS_2 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
IDLE 7016 [(0,0)] HALF_D_PLUS_2 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
DISCARD 7017 [(0,1)] 0 [7012] [] [] [] [] [7016,7017,7014,7015] CONDITIONAL_S
IDLE 7018 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 7019 [(1,0)] D [] [] [] [] [] [] none
MERGE 7020 [(1,0),(0,0)] D [] [7024,7025,7022,7023] [] [] [((0,0),(1,0))] [] none
DISCARD 7021 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7022 [(1,0),(0,0)] D [7020] [] [] [] [((0,0),(1,0))] [7024,7025,7022,7023] CONDITIONAL_S
Y_MEAS 7023 [(1,0)] HALF_D_PLUS_2 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
IDLE 7024 [(0,0)] HALF_D_PLUS_2 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
DISCARD 7025 [(1,0)] 0 [7020] [] [] [] [] [7024,7025,7022,7023] CONDITIONAL_S
IDLE 7026 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7027 [(0,1)] D [] [] [] [] [] [] none
MERGE 7028 [(0,1),(0,0)] D [] [7032,7033,7030,7031] [] [] [((0,0),(0,1))] [] none
DISCARD 7029 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7030 [(0,1),(0,0)] D [7028] [] [] [] [((0,0),(0,1))] [7032,7033,7030,7031] CONDITIONAL_S
Y_MEAS 7031 [(0,1)] HALF_D_PLUS_2 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
IDLE 7032 [(0,0)] HALF_D_PLUS_2 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
DISCARD 7033 [(0,1)] 0 [7028] [] [] [] [] [7032,7033,7030,7031] CONDITIONAL_S
IDLE 7034 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7035 [(1,0)] D [] [] [] [] [] [] none
MERGE 7036 [(1,0),(0,0)] D [] [7040,7041,7038,7039] [] [] [((0,0),(1,0))] [] none
DISCARD 7037 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7038 [(1,0),(0,0)] D [7036] [] [] [] [((0,0),(1,0))] [7040,7041,7038,7039] CONDITIONAL_S
Y_MEAS 7039 [(1,0)] HALF_D_PLUS_2 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
IDLE 7040 [(0,0)] HALF_D_PLUS_2 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
DISCARD 7041 [(1,0)] 0 [7036] [] [] [] [] [7040,7041,7038,7039] CONDITIONAL_S
IDLE 7042 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 7043 [(0,1)] D [] [] [] [] [] [] none
MERGE 7044 [(0,1),(0,0)] D [] [7048,7049,7046,7047] [] [] [((0,0),(0,1))] [] none
DISCARD 7045 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7046 [(0,1),(0,0)] D [7044] [] [] [] [((0,0),(0,1))] [7048,7049,7046,7047] CONDITIONAL_S
Y_MEAS 7047 [(0,1)] HALF_D_PLUS_2 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
IDLE 7048 [(0,0)] HALF_D_PLUS_2 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
DISCARD 7049 [(0,1)] 0 [7044] [] [] [] [] [7048,7049,7046,7047] CONDITIONAL_S
IDLE 7050 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7051 [(1,0)] D [] [] [] [] [] [] none
MERGE 7052 [(1,0),(0,0)] D [] [7056,7057,7054,7055] [] [] [((0,0),(1,0))] [] none
DISCARD 7053 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7054 [(1,0),(0,0)] D [7052] [] [] [] [((0,0),(1,0))] [7056,7057,7054,7055] CONDITIONAL_S
Y_MEAS 7055 [(1,0)] HALF_D_PLUS_2 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
IDLE 7056 [(0,0)] HALF_D_PLUS_2 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
DISCARD 7057 [(1,0)] 0 [7052] [] [] [] [] [7056,7057,7054,7055] CONDITIONAL_S
IDLE 7058 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 7059 [(0,1)] D [] [] [] [] [] [] none
MERGE 7060 [(0,1),(0,0)] D [] [7064,7065,7062,7063] [] [] [((0,0),(0,1))] [] none
DISCARD 7061 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7062 [(0,1),(0,0)] D [7060] [] [] [] [((0,0),(0,1))] [7064,7065,7062,7063] CONDITIONAL_S
Y_MEAS 7063 [(0,1)] HALF_D_PLUS_2 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
IDLE 7064 [(0,0)] HALF_D_PLUS_2 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
DISCARD 7065 [(0,1)] 0 [7060] [] [] [] [] [7064,7065,7062,7063] CONDITIONAL_S
IDLE 7066 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7067 [(1,0)] D [] [] [] [] [] [] none
MERGE 7068 [(1,0),(0,0)] D [] [7072,7073,7070,7071] [] [] [((0,0),(1,0))] [] none
DISCARD 7069 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7070 [(1,0),(0,0)] D [7068] [] [] [] [((0,0),(1,0))] [7072,7073,7070,7071] CONDITIONAL_S
Y_MEAS 7071 [(1,0)] HALF_D_PLUS_2 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
IDLE 7072 [(0,0)] HALF_D_PLUS_2 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
DISCARD 7073 [(1,0)] 0 [7068] [] [] [] [] [7072,7073,7070,7071] CONDITIONAL_S
IDLE 7074 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7075 [(0,1)] D [] [] [] [] [] [] none
MERGE 7076 [(0,1),(0,0)] D [] [7080,7081,7078,7079] [] [] [((0,0),(0,1))] [] none
DISCARD 7077 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7078 [(0,1),(0,0)] D [7076] [] [] [] [((0,0),(0,1))] [7080,7081,7078,7079] CONDITIONAL_S
Y_MEAS 7079 [(0,1)] HALF_D_PLUS_2 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
IDLE 7080 [(0,0)] HALF_D_PLUS_2 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
DISCARD 7081 [(0,1)] 0 [7076] [] [] [] [] [7080,7081,7078,7079] CONDITIONAL_S
IDLE 7082 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7083 [(1,0)] D [] [] [] [] [] [] none
MERGE 7084 [(1,0),(0,0)] D [] [7088,7089,7086,7087] [] [] [((0,0),(1,0))] [] none
DISCARD 7085 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7086 [(1,0),(0,0)] D [7084] [] [] [] [((0,0),(1,0))] [7088,7089,7086,7087] CONDITIONAL_S
Y_MEAS 7087 [(1,0)] HALF_D_PLUS_2 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
IDLE 7088 [(0,0)] HALF_D_PLUS_2 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
DISCARD 7089 [(1,0)] 0 [7084] [] [] [] [] [7088,7089,7086,7087] CONDITIONAL_S
IDLE 7090 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7091 [(0,1)] D [] [] [] [] [] [] none
MERGE 7092 [(0,1),(0,0)] D [] [7096,7097,7094,7095] [] [] [((0,0),(0,1))] [] none
DISCARD 7093 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7094 [(0,1),(0,0)] D [7092] [] [] [] [((0,0),(0,1))] [7096,7097,7094,7095] CONDITIONAL_S
Y_MEAS 7095 [(0,1)] HALF_D_PLUS_2 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
IDLE 7096 [(0,0)] HALF_D_PLUS_2 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
DISCARD 7097 [(0,1)] 0 [7092] [] [] [] [] [7096,7097,7094,7095] CONDITIONAL_S
IDLE 7098 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7099 [(1,0)] D [] [] [] [] [] [] none
MERGE 7100 [(1,0),(0,0)] D [] [7104,7105,7102,7103] [] [] [((0,0),(1,0))] [] none
DISCARD 7101 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7102 [(1,0),(0,0)] D [7100] [] [] [] [((0,0),(1,0))] [7104,7105,7102,7103] CONDITIONAL_S
Y_MEAS 7103 [(1,0)] HALF_D_PLUS_2 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
IDLE 7104 [(0,0)] HALF_D_PLUS_2 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
DISCARD 7105 [(1,0)] 0 [7100] [] [] [] [] [7104,7105,7102,7103] CONDITIONAL_S
IDLE 7106 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7107 [(0,1)] D [] [] [] [] [] [] none
MERGE 7108 [(0,1),(0,0)] D [] [7112,7113,7110,7111] [] [] [((0,0),(0,1))] [] none
DISCARD 7109 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7110 [(0,1),(0,0)] D [7108] [] [] [] [((0,0),(0,1))] [7112,7113,7110,7111] CONDITIONAL_S
Y_MEAS 7111 [(0,1)] HALF_D_PLUS_2 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
IDLE 7112 [(0,0)] HALF_D_PLUS_2 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
DISCARD 7113 [(0,1)] 0 [7108] [] [] [] [] [7112,7113,7110,7111] CONDITIONAL_S
IDLE 7114 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7115 [(1,0)] D [] [] [] [] [] [] none
MERGE 7116 [(1,0),(0,0)] D [] [7120,7121,7118,7119] [] [] [((0,0),(1,0))] [] none
DISCARD 7117 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7118 [(1,0),(0,0)] D [7116] [] [] [] [((0,0),(1,0))] [7120,7121,7118,7119] CONDITIONAL_S
Y_MEAS 7119 [(1,0)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
IDLE 7120 [(0,0)] HALF_D_PLUS_2 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
DISCARD 7121 [(1,0)] 0 [7116] [] [] [] [] [7120,7121,7118,7119] CONDITIONAL_S
IDLE 7122 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 7123 [(0,1)] D [] [] [] [] [] [] none
MERGE 7124 [(0,1),(0,0)] D [] [7128,7129,7126,7127] [] [] [((0,0),(0,1))] [] none
DISCARD 7125 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7126 [(0,1),(0,0)] D [7124] [] [] [] [((0,0),(0,1))] [7128,7129,7126,7127] CONDITIONAL_S
Y_MEAS 7127 [(0,1)] HALF_D_PLUS_2 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
IDLE 7128 [(0,0)] HALF_D_PLUS_2 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
DISCARD 7129 [(0,1)] 0 [7124] [] [] [] [] [7128,7129,7126,7127] CONDITIONAL_S
IDLE 7130 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7131 [(1,0)] D [] [] [] [] [] [] none
MERGE 7132 [(1,0),(0,0)] D [] [7136,7137,7134,7135] [] [] [((0,0),(1,0))] [] none
DISCARD 7133 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7134 [(1,0),(0,0)] D [7132] [] [] [] [((0,0),(1,0))] [7136,7137,7134,7135] CONDITIONAL_S
Y_MEAS 7135 [(1,0)] HALF_D_PLUS_2 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
IDLE 7136 [(0,0)] HALF_D_PLUS_2 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
DISCARD 7137 [(1,0)] 0 [7132] [] [] [] [] [7136,7137,7134,7135] CONDITIONAL_S
IDLE 7138 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 7139 [(0,1)] D [] [] [] [] [] [] none
MERGE 7140 [(0,1),(0,0)] D [] [7144,7145,7142,7143] [] [] [((0,0),(0,1))] [] none
DISCARD 7141 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7142 [(0,1),(0,0)] D [7140] [] [] [] [((0,0),(0,1))] [7144,7145,7142,7143] CONDITIONAL_S
Y_MEAS 7143 [(0,1)] HALF_D_PLUS_2 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
IDLE 7144 [(0,0)] HALF_D_PLUS_2 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
DISCARD 7145 [(0,1)] 0 [7140] [] [] [] [] [7144,7145,7142,7143] CONDITIONAL_S
IDLE 7146 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 7147 [(1,0)] D [] [] [] [] [] [] none
MERGE 7148 [(1,0),(0,0)] D [] [7152,7153,7150,7151] [] [] [((0,0),(1,0))] [] none
DISCARD 7149 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7150 [(1,0),(0,0)] D [7148] [] [] [] [((0,0),(1,0))] [7152,7153,7150,7151] CONDITIONAL_S
Y_MEAS 7151 [(1,0)] HALF_D_PLUS_2 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
IDLE 7152 [(0,0)] HALF_D_PLUS_2 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
DISCARD 7153 [(1,0)] 0 [7148] [] [] [] [] [7152,7153,7150,7151] CONDITIONAL_S
IDLE 7154 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7155 [(0,1)] D [] [] [] [] [] [] none
MERGE 7156 [(0,1),(0,0)] D [] [7160,7161,7158,7159] [] [] [((0,0),(0,1))] [] none
DISCARD 7157 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7158 [(0,1),(0,0)] D [7156] [] [] [] [((0,0),(0,1))] [7160,7161,7158,7159] CONDITIONAL_S
Y_MEAS 7159 [(0,1)] HALF_D_PLUS_2 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
IDLE 7160 [(0,0)] HALF_D_PLUS_2 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
DISCARD 7161 [(0,1)] 0 [7156] [] [] [] [] [7160,7161,7158,7159] CONDITIONAL_S
IDLE 7162 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 7163 [(1,0)] D [] [] [] [] [] [] none
MERGE 7164 [(1,0),(0,0)] D [] [7168,7169,7166,7167] [] [] [((0,0),(1,0))] [] none
DISCARD 7165 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7166 [(1,0),(0,0)] D [7164] [] [] [] [((0,0),(1,0))] [7168,7169,7166,7167] CONDITIONAL_S
Y_MEAS 7167 [(1,0)] HALF_D_PLUS_2 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
IDLE 7168 [(0,0)] HALF_D_PLUS_2 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
DISCARD 7169 [(1,0)] 0 [7164] [] [] [] [] [7168,7169,7166,7167] CONDITIONAL_S
IDLE 7170 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7171 [(0,1)] D [] [] [] [] [] [] none
MERGE 7172 [(0,1),(0,0)] D [] [7176,7177,7174,7175] [] [] [((0,0),(0,1))] [] none
DISCARD 7173 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7174 [(0,1),(0,0)] D [7172] [] [] [] [((0,0),(0,1))] [7176,7177,7174,7175] CONDITIONAL_S
Y_MEAS 7175 [(0,1)] HALF_D_PLUS_2 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
IDLE 7176 [(0,0)] HALF_D_PLUS_2 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
DISCARD 7177 [(0,1)] 0 [7172] [] [] [] [] [7176,7177,7174,7175] CONDITIONAL_S
IDLE 7178 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7179 [(1,0)] D [] [] [] [] [] [] none
MERGE 7180 [(1,0),(0,0)] D [] [7184,7185,7182,7183] [] [] [((0,0),(1,0))] [] none
DISCARD 7181 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7182 [(1,0),(0,0)] D [7180] [] [] [] [((0,0),(1,0))] [7184,7185,7182,7183] CONDITIONAL_S
Y_MEAS 7183 [(1,0)] HALF_D_PLUS_2 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
IDLE 7184 [(0,0)] HALF_D_PLUS_2 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
DISCARD 7185 [(1,0)] 0 [7180] [] [] [] [] [7184,7185,7182,7183] CONDITIONAL_S
IDLE 7186 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7187 [(0,1)] D [] [] [] [] [] [] none
MERGE 7188 [(0,1),(0,0)] D [] [7192,7193,7190,7191] [] [] [((0,0),(0,1))] [] none
DISCARD 7189 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7190 [(0,1),(0,0)] D [7188] [] [] [] [((0,0),(0,1))] [7192,7193,7190,7191] CONDITIONAL_S
Y_MEAS 7191 [(0,1)] HALF_D_PLUS_2 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
IDLE 7192 [(0,0)] HALF_D_PLUS_2 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
DISCARD 7193 [(0,1)] 0 [7188] [] [] [] [] [7192,7193,7190,7191] CONDITIONAL_S
IDLE 7194 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7195 [(1,0)] D [] [] [] [] [] [] none
MERGE 7196 [(1,0),(0,0)] D [] [7200,7201,7198,7199] [] [] [((0,0),(1,0))] [] none
DISCARD 7197 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7198 [(1,0),(0,0)] D [7196] [] [] [] [((0,0),(1,0))] [7200,7201,7198,7199] CONDITIONAL_S
Y_MEAS 7199 [(1,0)] HALF_D_PLUS_2 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
IDLE 7200 [(0,0)] HALF_D_PLUS_2 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
DISCARD 7201 [(1,0)] 0 [7196] [] [] [] [] [7200,7201,7198,7199] CONDITIONAL_S
IDLE 7202 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7203 [(0,1)] D [] [] [] [] [] [] none
MERGE 7204 [(0,1),(0,0)] D [] [7208,7209,7206,7207] [] [] [((0,0),(0,1))] [] none
DISCARD 7205 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7206 [(0,1),(0,0)] D [7204] [] [] [] [((0,0),(0,1))] [7208,7209,7206,7207] CONDITIONAL_S
Y_MEAS 7207 [(0,1)] HALF_D_PLUS_2 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
IDLE 7208 [(0,0)] HALF_D_PLUS_2 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
DISCARD 7209 [(0,1)] 0 [7204] [] [] [] [] [7208,7209,7206,7207] CONDITIONAL_S
IDLE 7210 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7211 [(1,0)] D [] [] [] [] [] [] none
MERGE 7212 [(1,0),(0,0)] D [] [7216,7217,7214,7215] [] [] [((0,0),(1,0))] [] none
DISCARD 7213 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7214 [(1,0),(0,0)] D [7212] [] [] [] [((0,0),(1,0))] [7216,7217,7214,7215] CONDITIONAL_S
Y_MEAS 7215 [(1,0)] HALF_D_PLUS_2 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
IDLE 7216 [(0,0)] HALF_D_PLUS_2 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
DISCARD 7217 [(1,0)] 0 [7212] [] [] [] [] [7216,7217,7214,7215] CONDITIONAL_S
IDLE 7218 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7219 [(0,1)] D [] [] [] [] [] [] none
MERGE 7220 [(0,1),(0,0)] D [] [7224,7225,7222,7223] [] [] [((0,0),(0,1))] [] none
DISCARD 7221 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7222 [(0,1),(0,0)] D [7220] [] [] [] [((0,0),(0,1))] [7224,7225,7222,7223] CONDITIONAL_S
Y_MEAS 7223 [(0,1)] HALF_D_PLUS_2 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
IDLE 7224 [(0,0)] HALF_D_PLUS_2 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
DISCARD 7225 [(0,1)] 0 [7220] [] [] [] [] [7224,7225,7222,7223] CONDITIONAL_S
IDLE 7226 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7227 [(1,0)] D [] [] [] [] [] [] none
MERGE 7228 [(1,0),(0,0)] D [] [7232,7233,7230,7231] [] [] [((0,0),(1,0))] [] none
DISCARD 7229 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7230 [(1,0),(0,0)] D [7228] [] [] [] [((0,0),(1,0))] [7232,7233,7230,7231] CONDITIONAL_S
Y_MEAS 7231 [(1,0)] HALF_D_PLUS_2 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
IDLE 7232 [(0,0)] HALF_D_PLUS_2 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
DISCARD 7233 [(1,0)] 0 [7228] [] [] [] [] [7232,7233,7230,7231] CONDITIONAL_S
IDLE 7234 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7235 [(0,1)] D [] [] [] [] [] [] none
MERGE 7236 [(0,1),(0,0)] D [] [7240,7241,7238,7239] [] [] [((0,0),(0,1))] [] none
DISCARD 7237 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7238 [(0,1),(0,0)] D [7236] [] [] [] [((0,0),(0,1))] [7240,7241,7238,7239] CONDITIONAL_S
Y_MEAS 7239 [(0,1)] HALF_D_PLUS_2 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
IDLE 7240 [(0,0)] HALF_D_PLUS_2 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
DISCARD 7241 [(0,1)] 0 [7236] [] [] [] [] [7240,7241,7238,7239] CONDITIONAL_S
IDLE 7242 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7243 [(1,0)] D [] [] [] [] [] [] none
MERGE 7244 [(1,0),(0,0)] D [] [7248,7249,7246,7247] [] [] [((0,0),(1,0))] [] none
DISCARD 7245 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7246 [(1,0),(0,0)] D [7244] [] [] [] [((0,0),(1,0))] [7248,7249,7246,7247] CONDITIONAL_S
Y_MEAS 7247 [(1,0)] HALF_D_PLUS_2 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
IDLE 7248 [(0,0)] HALF_D_PLUS_2 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
DISCARD 7249 [(1,0)] 0 [7244] [] [] [] [] [7248,7249,7246,7247] CONDITIONAL_S
IDLE 7250 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7251 [(0,1)] D [] [] [] [] [] [] none
MERGE 7252 [(0,1),(0,0)] D [] [7256,7257,7254,7255] [] [] [((0,0),(0,1))] [] none
DISCARD 7253 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7254 [(0,1),(0,0)] D [7252] [] [] [] [((0,0),(0,1))] [7256,7257,7254,7255] CONDITIONAL_S
Y_MEAS 7255 [(0,1)] HALF_D_PLUS_2 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
IDLE 7256 [(0,0)] HALF_D_PLUS_2 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
DISCARD 7257 [(0,1)] 0 [7252] [] [] [] [] [7256,7257,7254,7255] CONDITIONAL_S
IDLE 7258 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7259 [(1,0)] D [] [] [] [] [] [] none
MERGE 7260 [(1,0),(0,0)] D [] [7264,7265,7262,7263] [] [] [((0,0),(1,0))] [] none
DISCARD 7261 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7262 [(1,0),(0,0)] D [7260] [] [] [] [((0,0),(1,0))] [7264,7265,7262,7263] CONDITIONAL_S
Y_MEAS 7263 [(1,0)] HALF_D_PLUS_2 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
IDLE 7264 [(0,0)] HALF_D_PLUS_2 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
DISCARD 7265 [(1,0)] 0 [7260] [] [] [] [] [7264,7265,7262,7263] CONDITIONAL_S
IDLE 7266 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7267 [(0,1)] D [] [] [] [] [] [] none
MERGE 7268 [(0,1),(0,0)] D [] [7272,7273,7270,7271] [] [] [((0,0),(0,1))] [] none
DISCARD 7269 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7270 [(0,1),(0,0)] D [7268] [] [] [] [((0,0),(0,1))] [7272,7273,7270,7271] CONDITIONAL_S
Y_MEAS 7271 [(0,1)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7272 [(0,0)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
DISCARD 7273 [(0,1)] 0 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7274 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7275 [(1,0)] D [] [] [] [] [] [] none
MERGE 7276 [(1,0),(0,0)] D [] [7280,7281,7278,7279] [] [] [((0,0),(1,0))] [] none
DISCARD 7277 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7278 [(1,0),(0,0)] D [7276] [] [] [] [((0,0),(1,0))] [7280,7281,7278,7279] CONDITIONAL_S
Y_MEAS 7279 [(1,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7280 [(0,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
DISCARD 7281 [(1,0)] 0 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7282 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7283 [(0,1)] D [] [] [] [] [] [] none
MERGE 7284 [(0,1),(0,0)] D [] [7288,7289,7286,7287] [] [] [((0,0),(0,1))] [] none
DISCARD 7285 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7286 [(0,1),(0,0)] D [7284] [] [] [] [((0,0),(0,1))] [7288,7289,7286,7287] CONDITIONAL_S
Y_MEAS 7287 [(0,1)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7288 [(0,0)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
DISCARD 7289 [(0,1)] 0 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7290 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7291 [(1,0)] D [] [] [] [] [] [] none
MERGE 7292 [(1,0),(0,0)] D [] [7296,7297,7294,7295] [] [] [((0,0),(1,0))] [] none
DISCARD 7293 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7294 [(1,0),(0,0)] D [7292] [] [] [] [((0,0),(1,0))] [7296,7297,7294,7295] CONDITIONAL_S
Y_MEAS 7295 [(1,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7296 [(0,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
DISCARD 7297 [(1,0)] 0 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7298 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7299 [(0,1)] D [] [] [] [] [] [] none
MERGE 7300 [(0,1),(0,0)] D [] [7304,7305,7302,7303] [] [] [((0,0),(0,1))] [] none
DISCARD 7301 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7302 [(0,1),(0,0)] D [7300] [] [] [] [((0,0),(0,1))] [7304,7305,7302,7303] CONDITIONAL_S
Y_MEAS 7303 [(0,1)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7304 [(0,0)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
DISCARD 7305 [(0,1)] 0 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7306 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7307 [(1,0)] D [] [] [] [] [] [] none
MERGE 7308 [(1,0),(0,0)] D [] [7312,7313,7310,7311] [] [] [((0,0),(1,0))] [] none
DISCARD 7309 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7310 [(1,0),(0,0)] D [7308] [] [] [] [((0,0),(1,0))] [7312,7313,7310,7311] CONDITIONAL_S
Y_MEAS 7311 [(1,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7312 [(0,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
DISCARD 7313 [(1,0)] 0 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7314 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 7315 [(0,1)] D [] [] [] [] [] [] none
MERGE 7316 [(0,1),(0,0)] D [] [7320,7321,7318,7319] [] [] [((0,0),(0,1))] [] none
DISCARD 7317 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7318 [(0,1),(0,0)] D [7316] [] [] [] [((0,0),(0,1))] [7320,7321,7318,7319] CONDITIONAL_S
Y_MEAS 7319 [(0,1)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7320 [(0,0)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
DISCARD 7321 [(0,1)] 0 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7322 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 7323 [(1,0)] D [] [] [] [] [] [] none
MERGE 7324 [(1,0),(0,0)] D [] [7328,7329,7326,7327] [] [] [((0,0),(1,0))] [] none
DISCARD 7325 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7326 [(1,0),(0,0)] D [7324] [] [] [] [((0,0),(1,0))] [7328,7329,7326,7327] CONDITIONAL_S
Y_MEAS 7327 [(1,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7328 [(0,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
DISCARD 7329 [(1,0)] 0 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7330 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 7331 [(0,1)] D [] [] [] [] [] [] none
MERGE 7332 [(0,1),(0,0)] D [] [7336,7337,7334,7335] [] [] [((0,0),(0,1))] [] none
DISCARD 7333 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7334 [(0,1),(0,0)] D [7332] [] [] [] [((0,0),(0,1))] [7336,7337,7334,7335] CONDITIONAL_S
Y_MEAS 7335 [(0,1)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7336 [(0,0)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
DISCARD 7337 [(0,1)] 0 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7338 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7339 [(1,0)] D [] [] [] [] [] [] none
MERGE 7340 [(1,0),(0,0)] D [] [7344,7345,7342,7343] [] [] [((0,0),(1,0))] [] none
DISCARD 7341 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7342 [(1,0),(0,0)] D [7340] [] [] [] [((0,0),(1,0))] [7344,7345,7342,7343] CONDITIONAL_S
Y_MEAS 7343 [(1,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7344 [(0,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
DISCARD 7345 [(1,0)] 0 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7346 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7347 [(0,1)] D [] [] [] [] [] [] none
MERGE 7348 [(0,1),(0,0)] D [] [7352,7353,7350,7351] [] [] [((0,0),(0,1))] [] none
DISCARD 7349 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7350 [(0,1),(0,0)] D [7348] [] [] [] [((0,0),(0,1))] [7352,7353,7350,7351] CONDITIONAL_S
Y_MEAS 7351 [(0,1)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7352 [(0,0)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
DISCARD 7353 [(0,1)] 0 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7354 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 7355 [(1,0)] D [] [] [] [] [] [] none
MERGE 7356 [(1,0),(0,0)] D [] [7360,7361,7358,7359] [] [] [((0,0),(1,0))] [] none
DISCARD 7357 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7358 [(1,0),(0,0)] D [7356] [] [] [] [((0,0),(1,0))] [7360,7361,7358,7359] CONDITIONAL_S
Y_MEAS 7359 [(1,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7360 [(0,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
DISCARD 7361 [(1,0)] 0 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7362 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 7363 [(0,1)] D [] [] [] [] [] [] none
MERGE 7364 [(0,1),(0,0)] D [] [7368,7369,7366,7367] [] [] [((0,0),(0,1))] [] none
DISCARD 7365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7366 [(0,1),(0,0)] D [7364] [] [] [] [((0,0),(0,1))] [7368,7369,7366,7367] CONDITIONAL_S
Y_MEAS 7367 [(0,1)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7368 [(0,0)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
DISCARD 7369 [(0,1)] 0 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7370 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7371 [(1,0)] D [] [] [] [] [] [] none
MERGE 7372 [(1,0),(0,0)] D [] [7376,7377,7374,7375] [] [] [((0,0),(1,0))] [] none
DISCARD 7373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7374 [(1,0),(0,0)] D [7372] [] [] [] [((0,0),(1,0))] [7376,7377,7374,7375] CONDITIONAL_S
Y_MEAS 7375 [(1,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7376 [(0,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
DISCARD 7377 [(1,0)] 0 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7378 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7379 [(0,1)] D [] [] [] [] [] [] none
MERGE 7380 [(0,1),(0,0)] D [] [7384,7385,7382,7383] [] [] [((0,0),(0,1))] [] none
DISCARD 7381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7382 [(0,1),(0,0)] D [7380] [] [] [] [((0,0),(0,1))] [7384,7385,7382,7383] CONDITIONAL_S
Y_MEAS 7383 [(0,1)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7384 [(0,0)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
DISCARD 7385 [(0,1)] 0 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7386 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7387 [(1,0)] D [] [] [] [] [] [] none
MERGE 7388 [(1,0),(0,0)] D [] [7392,7393,7390,7391] [] [] [((0,0),(1,0))] [] none
DISCARD 7389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7390 [(1,0),(0,0)] D [7388] [] [] [] [((0,0),(1,0))] [7392,7393,7390,7391] CONDITIONAL_S
Y_MEAS 7391 [(1,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7392 [(0,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
DISCARD 7393 [(1,0)] 0 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7394 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7395 [(0,1)] D [] [] [] [] [] [] none
MERGE 7396 [(0,1),(0,0)] D [] [7400,7401,7398,7399] [] [] [((0,0),(0,1))] [] none
DISCARD 7397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7398 [(0,1),(0,0)] D [7396] [] [] [] [((0,0),(0,1))] [7400,7401,7398,7399] CONDITIONAL_S
Y_MEAS 7399 [(0,1)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7400 [(0,0)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
DISCARD 7401 [(0,1)] 0 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7402 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7403 [(1,0)] D [] [] [] [] [] [] none
MERGE 7404 [(1,0),(0,0)] D [] [7408,7409,7406,7407] [] [] [((0,0),(1,0))] [] none
DISCARD 7405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7406 [(1,0),(0,0)] D [7404] [] [] [] [((0,0),(1,0))] [7408,7409,7406,7407] CONDITIONAL_S
Y_MEAS 7407 [(1,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7408 [(0,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
DISCARD 7409 [(1,0)] 0 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7410 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7411 [(0,1)] D [] [] [] [] [] [] none
MERGE 7412 [(0,1),(0,0)] D [] [7416,7417,7414,7415] [] [] [((0,0),(0,1))] [] none
DISCARD 7413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7414 [(0,1),(0,0)] D [7412] [] [] [] [((0,0),(0,1))] [7416,7417,7414,7415] CONDITIONAL_S
Y_MEAS 7415 [(0,1)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7416 [(0,0)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
DISCARD 7417 [(0,1)] 0 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7418 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7419 [(1,0)] D [] [] [] [] [] [] none
MERGE 7420 [(1,0),(0,0)] D [] [7424,7425,7422,7423] [] [] [((0,0),(1,0))] [] none
DISCARD 7421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7422 [(1,0),(0,0)] D [7420] [] [] [] [((0,0),(1,0))] [7424,7425,7422,7423] CONDITIONAL_S
Y_MEAS 7423 [(1,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7424 [(0,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
DISCARD 7425 [(1,0)] 0 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7426 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 7427 [(0,1)] D [] [] [] [] [] [] none
MERGE 7428 [(0,1),(0,0)] D [] [7432,7433,7430,7431] [] [] [((0,0),(0,1))] [] none
DISCARD 7429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7430 [(0,1),(0,0)] D [7428] [] [] [] [((0,0),(0,1))] [7432,7433,7430,7431] CONDITIONAL_S
Y_MEAS 7431 [(0,1)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7432 [(0,0)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
DISCARD 7433 [(0,1)] 0 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7434 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7435 [(1,0)] D [] [] [] [] [] [] none
MERGE 7436 [(1,0),(0,0)] D [] [7440,7441,7438,7439] [] [] [((0,0),(1,0))] [] none
DISCARD 7437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7438 [(1,0),(0,0)] D [7436] [] [] [] [((0,0),(1,0))] [7440,7441,7438,7439] CONDITIONAL_S
Y_MEAS 7439 [(1,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7440 [(0,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
DISCARD 7441 [(1,0)] 0 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7442 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 7443 [(0,1)] D [] [] [] [] [] [] none
MERGE 7444 [(0,1),(0,0)] D [] [7448,7449,7446,7447] [] [] [((0,0),(0,1))] [] none
DISCARD 7445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7446 [(0,1),(0,0)] D [7444] [] [] [] [((0,0),(0,1))] [7448,7449,7446,7447] CONDITIONAL_S
Y_MEAS 7447 [(0,1)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7448 [(0,0)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
DISCARD 7449 [(0,1)] 0 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7450 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7451 [(1,0)] D [] [] [] [] [] [] none
MERGE 7452 [(1,0),(0,0)] D [] [7456,7457,7454,7455] [] [] [((0,0),(1,0))] [] none
DISCARD 7453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7454 [(1,0),(0,0)] D [7452] [] [] [] [((0,0),(1,0))] [7456,7457,7454,7455] CONDITIONAL_S
Y_MEAS 7455 [(1,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7456 [(0,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
DISCARD 7457 [(1,0)] 0 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7458 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7459 [(0,1)] D [] [] [] [] [] [] none
MERGE 7460 [(0,1),(0,0)] D [] [7464,7465,7462,7463] [] [] [((0,0),(0,1))] [] none
DISCARD 7461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7462 [(0,1),(0,0)] D [7460] [] [] [] [((0,0),(0,1))] [7464,7465,7462,7463] CONDITIONAL_S
Y_MEAS 7463 [(0,1)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7464 [(0,0)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
DISCARD 7465 [(0,1)] 0 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7466 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7467 [(1,0)] D [] [] [] [] [] [] none
MERGE 7468 [(1,0),(0,0)] D [] [7472,7473,7470,7471] [] [] [((0,0),(1,0))] [] none
DISCARD 7469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7470 [(1,0),(0,0)] D [7468] [] [] [] [((0,0),(1,0))] [7472,7473,7470,7471] CONDITIONAL_S
Y_MEAS 7471 [(1,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7472 [(0,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
DISCARD 7473 [(1,0)] 0 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7474 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 7475 [(0,1)] D [] [] [] [] [] [] none
MERGE 7476 [(0,1),(0,0)] D [] [7480,7481,7478,7479] [] [] [((0,0),(0,1))] [] none
DISCARD 7477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7478 [(0,1),(0,0)] D [7476] [] [] [] [((0,0),(0,1))] [7480,7481,7478,7479] CONDITIONAL_S
Y_MEAS 7479 [(0,1)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7480 [(0,0)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
DISCARD 7481 [(0,1)] 0 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7482 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7483 [(1,0)] D [] [] [] [] [] [] none
MERGE 7484 [(1,0),(0,0)] D [] [7488,7489,7486,7487] [] [] [((0,0),(1,0))] [] none
DISCARD 7485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7486 [(1,0),(0,0)] D [7484] [] [] [] [((0,0),(1,0))] [7488,7489,7486,7487] CONDITIONAL_S
Y_MEAS 7487 [(1,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7488 [(0,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
DISCARD 7489 [(1,0)] 0 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7490 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7491 [(0,1)] D [] [] [] [] [] [] none
MERGE 7492 [(0,1),(0,0)] D [] [7496,7497,7494,7495] [] [] [((0,0),(0,1))] [] none
DISCARD 7493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7494 [(0,1),(0,0)] D [7492] [] [] [] [((0,0),(0,1))] [7496,7497,7494,7495] CONDITIONAL_S
Y_MEAS 7495 [(0,1)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7496 [(0,0)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
DISCARD 7497 [(0,1)] 0 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7498 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7499 [(1,0)] D [] [] [] [] [] [] none
MERGE 7500 [(1,0),(0,0)] D [] [7504,7505,7502,7503] [] [] [((0,0),(1,0))] [] none
DISCARD 7501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7502 [(1,0),(0,0)] D [7500] [] [] [] [((0,0),(1,0))] [7504,7505,7502,7503] CONDITIONAL_S
Y_MEAS 7503 [(1,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7504 [(0,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
DISCARD 7505 [(1,0)] 0 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7506 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7507 [(0,1)] D [] [] [] [] [] [] none
MERGE 7508 [(0,1),(0,0)] D [] [7512,7513,7510,7511] [] [] [((0,0),(0,1))] [] none
DISCARD 7509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7510 [(0,1),(0,0)] D [7508] [] [] [] [((0,0),(0,1))] [7512,7513,7510,7511] CONDITIONAL_S
Y_MEAS 7511 [(0,1)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7512 [(0,0)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
DISCARD 7513 [(0,1)] 0 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7514 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7515 [(1,0)] D [] [] [] [] [] [] none
MERGE 7516 [(1,0),(0,0)] D [] [7520,7521,7518,7519] [] [] [((0,0),(1,0))] [] none
DISCARD 7517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7518 [(1,0),(0,0)] D [7516] [] [] [] [((0,0),(1,0))] [7520,7521,7518,7519] CONDITIONAL_S
Y_MEAS 7519 [(1,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7520 [(0,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
DISCARD 7521 [(1,0)] 0 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7522 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7523 [(0,1)] D [] [] [] [] [] [] none
MERGE 7524 [(0,1),(0,0)] D [] [7528,7529,7526,7527] [] [] [((0,0),(0,1))] [] none
DISCARD 7525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [7524] [] [] [] [((0,0),(0,1))] [7528,7529,7526,7527] CONDITIONAL_S
Y_MEAS 7527 [(0,1)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7528 [(0,0)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
DISCARD 7529 [(0,1)] 0 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7530 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7531 [(1,0)] D [] [] [] [] [] [] none
MERGE 7532 [(1,0),(0,0)] D [] [7536,7537,7534,7535] [] [] [((0,0),(1,0))] [] none
DISCARD 7533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [7532] [] [] [] [((0,0),(1,0))] [7536,7537,7534,7535] CONDITIONAL_S
Y_MEAS 7535 [(1,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7536 [(0,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
DISCARD 7537 [(1,0)] 0 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7538 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7539 [(0,1)] D [] [] [] [] [] [] none
MERGE 7540 [(0,1),(0,0)] D [] [7544,7545,7542,7543] [] [] [((0,0),(0,1))] [] none
DISCARD 7541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [7540] [] [] [] [((0,0),(0,1))] [7544,7545,7542,7543] CONDITIONAL_S
Y_MEAS 7543 [(0,1)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7544 [(0,0)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
DISCARD 7545 [(0,1)] 0 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7546 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 7547 [(1,0)] D [] [] [] [] [] [] none
MERGE 7548 [(1,0),(0,0)] D [] [7552,7553,7550,7551] [] [] [((0,0),(1,0))] [] none
DISCARD 7549 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [7548] [] [] [] [((0,0),(1,0))] [7552,7553,7550,7551] CONDITIONAL_S
Y_MEAS 7551 [(1,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7552 [(0,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
DISCARD 7553 [(1,0)] 0 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7554 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7555 [(0,1)] D [] [] [] [] [] [] none
MERGE 7556 [(0,1),(0,0)] D [] [7560,7561,7558,7559] [] [] [((0,0),(0,1))] [] none
DISCARD 7557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [7556] [] [] [] [((0,0),(0,1))] [7560,7561,7558,7559] CONDITIONAL_S
Y_MEAS 7559 [(0,1)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7560 [(0,0)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
DISCARD 7561 [(0,1)] 0 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7562 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 7563 [(1,0)] D [] [] [] [] [] [] none
MERGE 7564 [(1,0),(0,0)] D [] [7568,7569,7566,7567] [] [] [((0,0),(1,0))] [] none
DISCARD 7565 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [7564] [] [] [] [((0,0),(1,0))] [7568,7569,7566,7567] CONDITIONAL_S
Y_MEAS 7567 [(1,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7568 [(0,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
DISCARD 7569 [(1,0)] 0 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7570 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7571 [(0,1)] D [] [] [] [] [] [] none
MERGE 7572 [(0,1),(0,0)] D [] [7576,7577,7574,7575] [] [] [((0,0),(0,1))] [] none
DISCARD 7573 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [7572] [] [] [] [((0,0),(0,1))] [7576,7577,7574,7575] CONDITIONAL_S
Y_MEAS 7575 [(0,1)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7576 [(0,0)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
DISCARD 7577 [(0,1)] 0 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7578 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 7579 [(1,0)] D [] [] [] [] [] [] none
MERGE 7580 [(1,0),(0,0)] D [] [7584,7585,7582,7583] [] [] [((0,0),(1,0))] [] none
DISCARD 7581 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [7580] [] [] [] [((0,0),(1,0))] [7584,7585,7582,7583] CONDITIONAL_S
Y_MEAS 7583 [(1,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7584 [(0,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
DISCARD 7585 [(1,0)] 0 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7586 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7587 [(0,1)] D [] [] [] [] [] [] none
MERGE 7588 [(0,1),(0,0)] D [] [7592,7593,7590,7591] [] [] [((0,0),(0,1))] [] none
DISCARD 7589 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [7588] [] [] [] [((0,0),(0,1))] [7592,7593,7590,7591] CONDITIONAL_S
Y_MEAS 7591 [(0,1)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7592 [(0,0)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
DISCARD 7593 [(0,1)] 0 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7594 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7595 [(1,0)] D [] [] [] [] [] [] none
MERGE 7596 [(1,0),(0,0)] D [] [7600,7601,7598,7599] [] [] [((0,0),(1,0))] [] none
DISCARD 7597 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [7596] [] [] [] [((0,0),(1,0))] [7600,7601,7598,7599] CONDITIONAL_S
Y_MEAS 7599 [(1,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7600 [(0,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
DISCARD 7601 [(1,0)] 0 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7602 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7603 [(0,1)] D [] [] [] [] [] [] none
MERGE 7604 [(0,1),(0,0)] D [] [7608,7609,7606,7607] [] [] [((0,0),(0,1))] [] none
DISCARD 7605 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [7604] [] [] [] [((0,0),(0,1))] [7608,7609,7606,7607] CONDITIONAL_S
Y_MEAS 7607 [(0,1)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7608 [(0,0)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
DISCARD 7609 [(0,1)] 0 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7610 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7611 [(1,0)] D [] [] [] [] [] [] none
MERGE 7612 [(1,0),(0,0)] D [] [7616,7617,7614,7615] [] [] [((0,0),(1,0))] [] none
DISCARD 7613 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [7612] [] [] [] [((0,0),(1,0))] [7616,7617,7614,7615] CONDITIONAL_S
Y_MEAS 7615 [(1,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7616 [(0,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
DISCARD 7617 [(1,0)] 0 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7618 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7619 [(0,1)] D [] [] [] [] [] [] none
MERGE 7620 [(0,1),(0,0)] D [] [7624,7625,7622,7623] [] [] [((0,0),(0,1))] [] none
DISCARD 7621 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [7620] [] [] [] [((0,0),(0,1))] [7624,7625,7622,7623] CONDITIONAL_S
Y_MEAS 7623 [(0,1)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7624 [(0,0)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
DISCARD 7625 [(0,1)] 0 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7626 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 7627 [(1,0)] D [] [] [] [] [] [] none
MERGE 7628 [(1,0),(0,0)] D [] [7632,7633,7630,7631] [] [] [((0,0),(1,0))] [] none
DISCARD 7629 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [7628] [] [] [] [((0,0),(1,0))] [7632,7633,7630,7631] CONDITIONAL_S
Y_MEAS 7631 [(1,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7632 [(0,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
DISCARD 7633 [(1,0)] 0 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7634 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 7635 [(0,1)] D [] [] [] [] [] [] none
MERGE 7636 [(0,1),(0,0)] D [] [7640,7641,7638,7639] [] [] [((0,0),(0,1))] [] none
DISCARD 7637 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [7636] [] [] [] [((0,0),(0,1))] [7640,7641,7638,7639] CONDITIONAL_S
Y_MEAS 7639 [(0,1)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7640 [(0,0)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
DISCARD 7641 [(0,1)] 0 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7642 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7643 [(1,0)] D [] [] [] [] [] [] none
MERGE 7644 [(1,0),(0,0)] D [] [7648,7649,7646,7647] [] [] [((0,0),(1,0))] [] none
DISCARD 7645 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [7644] [] [] [] [((0,0),(1,0))] [7648,7649,7646,7647] CONDITIONAL_S
Y_MEAS 7647 [(1,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7648 [(0,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
DISCARD 7649 [(1,0)] 0 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7650 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7651 [(0,1)] D [] [] [] [] [] [] none
MERGE 7652 [(0,1),(0,0)] D [] [7656,7657,7654,7655] [] [] [((0,0),(0,1))] [] none
DISCARD 7653 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [7652] [] [] [] [((0,0),(0,1))] [7656,7657,7654,7655] CONDITIONAL_S
Y_MEAS 7655 [(0,1)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7656 [(0,0)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
DISCARD 7657 [(0,1)] 0 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7658 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 7659 [(1,0)] D [] [] [] [] [] [] none
MERGE 7660 [(1,0),(0,0)] D [] [7664,7665,7662,7663] [] [] [((0,0),(1,0))] [] none
DISCARD 7661 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [7660] [] [] [] [((0,0),(1,0))] [7664,7665,7662,7663] CONDITIONAL_S
Y_MEAS 7663 [(1,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7664 [(0,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
DISCARD 7665 [(1,0)] 0 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7666 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7667 [(0,1)] D [] [] [] [] [] [] none
MERGE 7668 [(0,1),(0,0)] D [] [7672,7673,7670,7671] [] [] [((0,0),(0,1))] [] none
DISCARD 7669 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [7668] [] [] [] [((0,0),(0,1))] [7672,7673,7670,7671] CONDITIONAL_S
Y_MEAS 7671 [(0,1)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7672 [(0,0)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
DISCARD 7673 [(0,1)] 0 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7674 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7675 [(1,0)] D [] [] [] [] [] [] none
MERGE 7676 [(1,0),(0,0)] D [] [7680,7681,7678,7679] [] [] [((0,0),(1,0))] [] none
DISCARD 7677 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [7676] [] [] [] [((0,0),(1,0))] [7680,7681,7678,7679] CONDITIONAL_S
Y_MEAS 7679 [(1,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7680 [(0,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
DISCARD 7681 [(1,0)] 0 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7682 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7683 [(0,1)] D [] [] [] [] [] [] none
MERGE 7684 [(0,1),(0,0)] D [] [7688,7689,7686,7687] [] [] [((0,0),(0,1))] [] none
DISCARD 7685 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [7684] [] [] [] [((0,0),(0,1))] [7688,7689,7686,7687] CONDITIONAL_S
Y_MEAS 7687 [(0,1)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7688 [(0,0)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
DISCARD 7689 [(0,1)] 0 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7690 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7691 [(1,0)] D [] [] [] [] [] [] none
MERGE 7692 [(1,0),(0,0)] D [] [7696,7697,7694,7695] [] [] [((0,0),(1,0))] [] none
DISCARD 7693 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [7692] [] [] [] [((0,0),(1,0))] [7696,7697,7694,7695] CONDITIONAL_S
Y_MEAS 7695 [(1,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7696 [(0,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
DISCARD 7697 [(1,0)] 0 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7698 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 7699 [(0,1)] D [] [] [] [] [] [] none
MERGE 7700 [(0,1),(0,0)] D [] [7704,7705,7702,7703] [] [] [((0,0),(0,1))] [] none
DISCARD 7701 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [7700] [] [] [] [((0,0),(0,1))] [7704,7705,7702,7703] CONDITIONAL_S
Y_MEAS 7703 [(0,1)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7704 [(0,0)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
DISCARD 7705 [(0,1)] 0 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7706 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7707 [(1,0)] D [] [] [] [] [] [] none
MERGE 7708 [(1,0),(0,0)] D [] [7712,7713,7710,7711] [] [] [((0,0),(1,0))] [] none
DISCARD 7709 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [7708] [] [] [] [((0,0),(1,0))] [7712,7713,7710,7711] CONDITIONAL_S
Y_MEAS 7711 [(1,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7712 [(0,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
DISCARD 7713 [(1,0)] 0 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7714 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7715 [(0,1)] D [] [] [] [] [] [] none
MERGE 7716 [(0,1),(0,0)] D [] [7720,7721,7718,7719] [] [] [((0,0),(0,1))] [] none
DISCARD 7717 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [7716] [] [] [] [((0,0),(0,1))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(0,1)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(0,0)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(0,1)] 0 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7722 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7723 [(1,0)] D [] [] [] [] [] [] none
MERGE 7724 [(1,0),(0,0)] D [] [7728,7729,7726,7727] [] [] [((0,0),(1,0))] [] none
DISCARD 7725 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [7724] [] [] [] [((0,0),(1,0))] [7728,7729,7726,7727] CONDITIONAL_S
Y_MEAS 7727 [(1,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7728 [(0,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
DISCARD 7729 [(1,0)] 0 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7730 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 7731 [(0,1)] D [] [] [] [] [] [] none
MERGE 7732 [(0,1),(0,0)] D [] [7736,7737,7734,7735] [] [] [((0,0),(0,1))] [] none
DISCARD 7733 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [7732] [] [] [] [((0,0),(0,1))] [7736,7737,7734,7735] CONDITIONAL_S
Y_MEAS 7735 [(0,1)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7736 [(0,0)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
DISCARD 7737 [(0,1)] 0 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7738 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 7739 [(1,0)] D [] [] [] [] [] [] none
MERGE 7740 [(1,0),(0,0)] D [] [7744,7745,7742,7743] [] [] [((0,0),(1,0))] [] none
DISCARD 7741 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [7740] [] [] [] [((0,0),(1,0))] [7744,7745,7742,7743] CONDITIONAL_S
Y_MEAS 7743 [(1,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7744 [(0,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
DISCARD 7745 [(1,0)] 0 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7746 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7747 [(0,1)] D [] [] [] [] [] [] none
MERGE 7748 [(0,1),(0,0)] D [] [7752,7753,7750,7751] [] [] [((0,0),(0,1))] [] none
DISCARD 7749 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [7748] [] [] [] [((0,0),(0,1))] [7752,7753,7750,7751] CONDITIONAL_S
Y_MEAS 7751 [(0,1)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7752 [(0,0)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
DISCARD 7753 [(0,1)] 0 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7754 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7755 [(1,0)] D [] [] [] [] [] [] none
MERGE 7756 [(1,0),(0,0)] D [] [7760,7761,7758,7759] [] [] [((0,0),(1,0))] [] none
DISCARD 7757 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [7756] [] [] [] [((0,0),(1,0))] [7760,7761,7758,7759] CONDITIONAL_S
Y_MEAS 7759 [(1,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7760 [(0,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
DISCARD 7761 [(1,0)] 0 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7762 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 7763 [(0,1)] D [] [] [] [] [] [] none
MERGE 7764 [(0,1),(0,0)] D [] [7768,7769,7766,7767] [] [] [((0,0),(0,1))] [] none
DISCARD 7765 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [7764] [] [] [] [((0,0),(0,1))] [7768,7769,7766,7767] CONDITIONAL_S
Y_MEAS 7767 [(0,1)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7768 [(0,0)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
DISCARD 7769 [(0,1)] 0 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7770 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7771 [(1,0)] D [] [] [] [] [] [] none
MERGE 7772 [(1,0),(0,0)] D [] [7776,7777,7774,7775] [] [] [((0,0),(1,0))] [] none
DISCARD 7773 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [7772] [] [] [] [((0,0),(1,0))] [7776,7777,7774,7775] CONDITIONAL_S
Y_MEAS 7775 [(1,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7776 [(0,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
DISCARD 7777 [(1,0)] 0 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7778 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7779 [(0,1)] D [] [] [] [] [] [] none
MERGE 7780 [(0,1),(0,0)] D [] [7784,7785,7782,7783] [] [] [((0,0),(0,1))] [] none
DISCARD 7781 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [7780] [] [] [] [((0,0),(0,1))] [7784,7785,7782,7783] CONDITIONAL_S
Y_MEAS 7783 [(0,1)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7784 [(0,0)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
DISCARD 7785 [(0,1)] 0 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7786 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 7787 [(1,0)] D [] [] [] [] [] [] none
MERGE 7788 [(1,0),(0,0)] D [] [7792,7793,7790,7791] [] [] [((0,0),(1,0))] [] none
DISCARD 7789 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [7788] [] [] [] [((0,0),(1,0))] [7792,7793,7790,7791] CONDITIONAL_S
Y_MEAS 7791 [(1,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7792 [(0,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
DISCARD 7793 [(1,0)] 0 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7794 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7795 [(0,1)] D [] [] [] [] [] [] none
MERGE 7796 [(0,1),(0,0)] D [] [7800,7801,7798,7799] [] [] [((0,0),(0,1))] [] none
DISCARD 7797 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [7796] [] [] [] [((0,0),(0,1))] [7800,7801,7798,7799] CONDITIONAL_S
Y_MEAS 7799 [(0,1)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7800 [(0,0)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
DISCARD 7801 [(0,1)] 0 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7802 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7803 [(1,0)] D [] [] [] [] [] [] none
MERGE 7804 [(1,0),(0,0)] D [] [7808,7809,7806,7807] [] [] [((0,0),(1,0))] [] none
DISCARD 7805 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [7804] [] [] [] [((0,0),(1,0))] [7808,7809,7806,7807] CONDITIONAL_S
Y_MEAS 7807 [(1,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7808 [(0,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
DISCARD 7809 [(1,0)] 0 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7810 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7811 [(0,1)] D [] [] [] [] [] [] none
MERGE 7812 [(0,1),(0,0)] D [] [7816,7817,7814,7815] [] [] [((0,0),(0,1))] [] none
DISCARD 7813 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [7812] [] [] [] [((0,0),(0,1))] [7816,7817,7814,7815] CONDITIONAL_S
Y_MEAS 7815 [(0,1)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7816 [(0,0)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
DISCARD 7817 [(0,1)] 0 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7818 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 7819 [(1,0)] D [] [] [] [] [] [] none
MERGE 7820 [(1,0),(0,0)] D [] [7824,7825,7822,7823] [] [] [((0,0),(1,0))] [] none
DISCARD 7821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [7820] [] [] [] [((0,0),(1,0))] [7824,7825,7822,7823] CONDITIONAL_S
Y_MEAS 7823 [(1,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7824 [(0,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
DISCARD 7825 [(1,0)] 0 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7826 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 7827 [(0,1)] D [] [] [] [] [] [] none
MERGE 7828 [(0,1),(0,0)] D [] [7832,7833,7830,7831] [] [] [((0,0),(0,1))] [] none
DISCARD 7829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [7828] [] [] [] [((0,0),(0,1))] [7832,7833,7830,7831] CONDITIONAL_S
Y_MEAS 7831 [(0,1)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7832 [(0,0)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
DISCARD 7833 [(0,1)] 0 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7834 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7835 [(1,0)] D [] [] [] [] [] [] none
MERGE 7836 [(1,0),(0,0)] D [] [7840,7841,7838,7839] [] [] [((0,0),(1,0))] [] none
DISCARD 7837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [7836] [] [] [] [((0,0),(1,0))] [7840,7841,7838,7839] CONDITIONAL_S
Y_MEAS 7839 [(1,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7840 [(0,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
DISCARD 7841 [(1,0)] 0 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7842 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7843 [(0,1)] D [] [] [] [] [] [] none
MERGE 7844 [(0,1),(0,0)] D [] [7848,7849,7846,7847] [] [] [((0,0),(0,1))] [] none
DISCARD 7845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [7844] [] [] [] [((0,0),(0,1))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(0,1)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(0,0)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(0,1)] 0 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7850 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 7851 [(1,0)] D [] [] [] [] [] [] none
MERGE 7852 [(1,0),(0,0)] D [] [7856,7857,7854,7855] [] [] [((0,0),(1,0))] [] none
DISCARD 7853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [7852] [] [] [] [((0,0),(1,0))] [7856,7857,7854,7855] CONDITIONAL_S
Y_MEAS 7855 [(1,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7856 [(0,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
DISCARD 7857 [(1,0)] 0 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7858 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7859 [(0,1)] D [] [] [] [] [] [] none
MERGE 7860 [(0,1),(0,0)] D [] [7864,7865,7862,7863] [] [] [((0,0),(0,1))] [] none
DISCARD 7861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [7860] [] [] [] [((0,0),(0,1))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(0,1)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(0,0)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(0,1)] 0 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7866 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 7867 [(1,0)] D [] [] [] [] [] [] none
MERGE 7868 [(1,0),(0,0)] D [] [7872,7873,7870,7871] [] [] [((0,0),(1,0))] [] none
DISCARD 7869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [7868] [] [] [] [((0,0),(1,0))] [7872,7873,7870,7871] CONDITIONAL_S
Y_MEAS 7871 [(1,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7872 [(0,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
DISCARD 7873 [(1,0)] 0 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7874 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7875 [(0,1)] D [] [] [] [] [] [] none
MERGE 7876 [(0,1),(0,0)] D [] [7880,7881,7878,7879] [] [] [((0,0),(0,1))] [] none
DISCARD 7877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [7876] [] [] [] [((0,0),(0,1))] [7880,7881,7878,7879] CONDITIONAL_S
Y_MEAS 7879 [(0,1)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7880 [(0,0)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
DISCARD 7881 [(0,1)] 0 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7882 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 7883 [(1,0)] D [] [] [] [] [] [] none
MERGE 7884 [(1,0),(0,0)] D [] [7888,7889,7886,7887] [] [] [((0,0),(1,0))] [] none
DISCARD 7885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [7884] [] [] [] [((0,0),(1,0))] [7888,7889,7886,7887] CONDITIONAL_S
Y_MEAS 7887 [(1,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7888 [(0,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
DISCARD 7889 [(1,0)] 0 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7890 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7891 [(0,1)] D [] [] [] [] [] [] none
MERGE 7892 [(0,1),(0,0)] D [] [7896,7897,7894,7895] [] [] [((0,0),(0,1))] [] none
DISCARD 7893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [7892] [] [] [] [((0,0),(0,1))] [7896,7897,7894,7895] CONDITIONAL_S
Y_MEAS 7895 [(0,1)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7896 [(0,0)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
DISCARD 7897 [(0,1)] 0 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7898 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7899 [(1,0)] D [] [] [] [] [] [] none
MERGE 7900 [(1,0),(0,0)] D [] [7904,7905,7902,7903] [] [] [((0,0),(1,0))] [] none
DISCARD 7901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [7900] [] [] [] [((0,0),(1,0))] [7904,7905,7902,7903] CONDITIONAL_S
Y_MEAS 7903 [(1,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7904 [(0,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
DISCARD 7905 [(1,0)] 0 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7906 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7907 [(0,1)] D [] [] [] [] [] [] none
MERGE 7908 [(0,1),(0,0)] D [] [7912,7913,7910,7911] [] [] [((0,0),(0,1))] [] none
DISCARD 7909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [7908] [] [] [] [((0,0),(0,1))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(0,1)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(0,0)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(0,1)] 0 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7914 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7915 [(1,0)] D [] [] [] [] [] [] none
MERGE 7916 [(1,0),(0,0)] D [] [7920,7921,7918,7919] [] [] [((0,0),(1,0))] [] none
DISCARD 7917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [7916] [] [] [] [((0,0),(1,0))] [7920,7921,7918,7919] CONDITIONAL_S
Y_MEAS 7919 [(1,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7920 [(0,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
DISCARD 7921 [(1,0)] 0 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7922 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7923 [(0,1)] D [] [] [] [] [] [] none
MERGE 7924 [(0,1),(0,0)] D [] [7928,7929,7926,7927] [] [] [((0,0),(0,1))] [] none
DISCARD 7925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [7924] [] [] [] [((0,0),(0,1))] [7928,7929,7926,7927] CONDITIONAL_S
Y_MEAS 7927 [(0,1)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7928 [(0,0)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
DISCARD 7929 [(0,1)] 0 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7930 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7931 [(1,0)] D [] [] [] [] [] [] none
MERGE 7932 [(1,0),(0,0)] D [] [7936,7937,7934,7935] [] [] [((0,0),(1,0))] [] none
DISCARD 7933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [7932] [] [] [] [((0,0),(1,0))] [7936,7937,7934,7935] CONDITIONAL_S
Y_MEAS 7935 [(1,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7936 [(0,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
DISCARD 7937 [(1,0)] 0 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7938 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 7939 [(0,1)] D [] [] [] [] [] [] none
MERGE 7940 [(0,1),(0,0)] D [] [7944,7945,7942,7943] [] [] [((0,0),(0,1))] [] none
DISCARD 7941 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [7940] [] [] [] [((0,0),(0,1))] [7944,7945,7942,7943] CONDITIONAL_S
Y_MEAS 7943 [(0,1)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7944 [(0,0)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
DISCARD 7945 [(0,1)] 0 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7946 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 7947 [(1,0)] D [] [] [] [] [] [] none
MERGE 7948 [(1,0),(0,0)] D [] [7952,7953,7950,7951] [] [] [((0,0),(1,0))] [] none
DISCARD 7949 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [7948] [] [] [] [((0,0),(1,0))] [7952,7953,7950,7951] CONDITIONAL_S
Y_MEAS 7951 [(1,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7952 [(0,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
DISCARD 7953 [(1,0)] 0 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7954 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 7955 [(0,1)] D [] [] [] [] [] [] none
MERGE 7956 [(0,1),(0,0)] D [] [7960,7961,7958,7959] [] [] [((0,0),(0,1))] [] none
DISCARD 7957 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [7956] [] [] [] [((0,0),(0,1))] [7960,7961,7958,7959] CONDITIONAL_S
Y_MEAS 7959 [(0,1)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7960 [(0,0)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
DISCARD 7961 [(0,1)] 0 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7962 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 7963 [(1,0)] D [] [] [] [] [] [] none
MERGE 7964 [(1,0),(0,0)] D [] [7968,7969,7966,7967] [] [] [((0,0),(1,0))] [] none
DISCARD 7965 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [7964] [] [] [] [((0,0),(1,0))] [7968,7969,7966,7967] CONDITIONAL_S
Y_MEAS 7967 [(1,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7968 [(0,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
DISCARD 7969 [(1,0)] 0 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7970 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7971 [(0,1)] D [] [] [] [] [] [] none
MERGE 7972 [(0,1),(0,0)] D [] [7976,7977,7974,7975] [] [] [((0,0),(0,1))] [] none
DISCARD 7973 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [7972] [] [] [] [((0,0),(0,1))] [7976,7977,7974,7975] CONDITIONAL_S
Y_MEAS 7975 [(0,1)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7976 [(0,0)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
DISCARD 7977 [(0,1)] 0 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7978 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 7979 [(1,0)] D [] [] [] [] [] [] none
MERGE 7980 [(1,0),(0,0)] D [] [7984,7985,7982,7983] [] [] [((0,0),(1,0))] [] none
DISCARD 7981 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [7980] [] [] [] [((0,0),(1,0))] [7984,7985,7982,7983] CONDITIONAL_S
Y_MEAS 7983 [(1,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7984 [(0,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
DISCARD 7985 [(1,0)] 0 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7986 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7987 [(0,1)] D [] [] [] [] [] [] none
MERGE 7988 [(0,1),(0,0)] D [] [7992,7993,7990,7991] [] [] [((0,0),(0,1))] [] none
DISCARD 7989 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [7988] [] [] [] [((0,0),(0,1))] [7992,7993,7990,7991] CONDITIONAL_S
Y_MEAS 7991 [(0,1)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
IDLE 7992 [(0,0)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7993 [(0,1)] 0 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7994 [(0,0)] 0 [] [] [] [] [] [] none