DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
(DmPackageRef
library "hsio"
unitName "pkg_core_globals"
)
(DmPackageRef
library "unisim"
unitName "VCOMPONENTS"
)
]
instances [
(Instance
name "Umpower"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 13735,0
)
(Instance
name "Uobbco"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26641,0
)
(Instance
name "Uob1"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26662,0
)
(Instance
name "Uob0"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 26704,0
)
(Instance
name "Uoddrbco"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 27187,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 27757,0
)
(Instance
name "Uob4"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 27944,0
)
(Instance
name "Uob5"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 28077,0
)
(Instance
name "Uob6"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 28132,0
)
(Instance
name "Uob7"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 28153,0
)
(Instance
name "Uob2"
duLibraryName "unisim"
duName "OBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 28512,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 29850,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 29878,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 29906,0
)
(Instance
name "Uidelayblk"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "1+LINK_ID_MIN"
)
]
mwi 0
uid 30973,0
)
(Instance
name "Uib"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 32915,0
)
(Instance
name "Uidelayblk1"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "4+LINK_ID_MIN"
)
]
mwi 0
uid 33467,0
)
(Instance
name "Uib1"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 33512,0
)
(Instance
name "Uidelayblk2"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "7+LINK_ID_MIN"
)
]
mwi 0
uid 33599,0
)
(Instance
name "Uib2"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 33644,0
)
(Instance
name "Uidelayblk3"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "10+LINK_ID_MIN"
)
]
mwi 0
uid 33731,0
)
(Instance
name "Uib3"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 33776,0
)
(Instance
name "Uidelayblk4"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "20+LINK_ID_MIN"
)
]
mwi 0
uid 34571,0
)
(Instance
name "Uib4"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 34616,0
)
(Instance
name "Uidelayblk5"
duLibraryName "hsio"
duName "idelay_block"
elements [
(GiElement
name "LINK_ID"
type "integer"
value "2+LINK_ID_MIN"
)
]
mwi 0
uid 40863,0
)
(Instance
name "Uib5"
duLibraryName "unisim"
duName "IBUFDS"
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
mwi 0
uid 40908,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
]
frameInstances [
(FrameInstance
name "gdo1"
lb "12"
rb "19"
insts [
(Instance
name "U_5"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 29762,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 30764,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 30792,0
)
]
)
(FrameInstance
name "gdo2"
lb "0"
rb "7"
insts [
(Instance
name "Uoddr1"
duLibraryName "unisim"
duName "ODDR"
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
mwi 0
uid 32822,0
)
]
)
(FrameInstance
name "gdo3"
lb "21"
rb "23"
insts [
(Instance
name "U_9"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 38532,0
)
(Instance
name "U_12"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 38560,0
)
(Instance
name "U_13"
duLibraryName "moduleware"
duName "buff"
elements [
]
mwi 1
uid 38588,0
)
]
)
(FrameInstance
name "g0"
style 1
emInsts [
(EmbeddedInstance
name "eb7"
number "7"
)
]
)
]
libraryRefs [
"ieee"
"utils"
"hsio"
"unisim"
]
)
version "30.1"
appVersion "2013.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv/struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv/struct.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv"
)
(vvPair
variable "date"
value "08/14/14"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "14"
)
(vvPair
variable "entity_name"
value "dio_ibeos_drv"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "warren"
)
(vvPair
variable "graphical_source_date"
value "08/14/14"
)
(vvPair
variable "graphical_source_group"
value "man"
)
(vvPair
variable "graphical_source_time"
value "15:31:56"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc189.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "dio_ibeos_drv"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv/struct.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/dio_ibeos_drv/struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:41:17"
)
(vvPair
variable "unit"
value "dio_ibeos_drv"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2013.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2014"
)
(vvPair
variable "yy"
value "14"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,26000,-21000,30000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,26200,-31700,27200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-62000,27000,-58000,28000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-61800,27000,-60100,28000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-58000,29000,-41000,30000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-57800,29000,-47400,30000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-58000,27000,-41000,28000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-57800,27000,-47900,28000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-58000,28000,-41000,29000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-57800,28000,-47700,29000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-41000,25000,-37000,26000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-40800,25000,-37900,26000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-62000,29000,-58000,30000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-61800,29000,-59100,30000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-62000,28000,-58000,29000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-61800,28000,-59800,29000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-62000,25000,-41000,27000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "-54950,25500,-48050,26500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-37000,25000,-21000,26000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-36800,25000,-35200,26000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-62000,25000,-21000,30000"
)
oxt "14000,66000,55000,71000"
)
*12 (CommentText
uid 1324,0
shape (Rectangle
uid 1325,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "62000,26000,79000,30000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1326,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "62200,26200,76500,28600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*13 (CommentText
uid 1327,0
shape (Rectangle
uid 1328,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "61000,59000,78000,63000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1329,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "61200,59200,75500,61600"
st "
Note: BCO is on PP-DCLK line
and DCLK on PP-BC
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 17000
)
)
*14 (CommentText
uid 1330,0
shape (Rectangle
uid 1331,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-7000,67000,9000,69000"
)
oxt "0,0,15000,5000"
text (MLText
uid 1332,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "-6800,67200,7600,68400"
st "
Make sure we don't get a half clock pulse
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 15600
)
)
*15 (Net
uid 5043,0
decl (Decl
n "LO"
t "std_logic"
o 27
suid 138,0
)
declText (MLText
uid 5044,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-63000,15000,-49600,16200"
st "signal LO             : std_logic"
)
)
*16 (SaComponent
uid 13735,0
optionalChildren [
*17 (CptPort
uid 13748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,19625,-25250,20375"
)
tg (CPTG
uid 13750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13751,0
va (VaSet
)
xt "-27700,19500,-27000,20500"
st "lo"
ju 2
blo "-27000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*18 (CptPort
uid 13744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 13745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-26000,18625,-25250,19375"
)
tg (CPTG
uid 13746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 13747,0
va (VaSet
)
xt "-27700,18500,-27000,19500"
st "hi"
ju 2
blo "-27000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Rectangle
uid 13736,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-34000,18000,-26000,21000"
)
oxt "14000,9000,20000,12000"
ttg (MlTextGroup
uid 13737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*19 (Text
uid 13738,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,18000,-31700,19000"
st "utils"
blo "-33400,18800"
tm "BdLibraryNameMgr"
)
*20 (Text
uid 13739,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,19000,-29800,20000"
st "m_power"
blo "-33400,19800"
tm "CptNameMgr"
)
*21 (Text
uid 13740,0
va (VaSet
font "helvetica,8,1"
)
xt "-33400,20000,-29700,21000"
st "Umpower"
blo "-33400,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 13741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 13742,0
text (MLText
uid 13743,0
va (VaSet
font "clean,8,0"
)
xt "-29500,10000,-29500,10000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*22 (PortIoIn
uid 26361,0
shape (CompositeShape
uid 26362,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26363,0
sl 0
ro 270
xt "-63000,-38375,-61500,-37625"
)
(Line
uid 26364,0
sl 0
ro 270
xt "-61500,-38000,-61000,-38000"
pts [
"-61500,-38000"
"-61000,-38000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26365,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26366,0
va (VaSet
isHidden 1
)
xt "-65000,-38500,-64000,-37500"
st "clk"
ju 2
blo "-64000,-37700"
tm "WireNameMgr"
)
)
)
*23 (PortIoIn
uid 26373,0
shape (CompositeShape
uid 26374,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26375,0
sl 0
ro 270
xt "-63000,-37375,-61500,-36625"
)
(Line
uid 26376,0
sl 0
ro 270
xt "-61500,-37000,-61000,-37000"
pts [
"-61500,-37000"
"-61000,-37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26377,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26378,0
va (VaSet
isHidden 1
)
xt "-65000,-37500,-64000,-36500"
st "rst"
ju 2
blo "-64000,-36700"
tm "WireNameMgr"
)
)
)
*24 (SaComponent
uid 26641,0
optionalChildren [
*25 (CptPort
uid 26650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-34375,60750,-33625"
)
tg (CPTG
uid 26652,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26653,0
va (VaSet
)
xt "58400,-34500,59000,-33500"
st "O"
ju 2
blo "59000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*26 (CptPort
uid 26654,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26655,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-33375,60750,-32625"
)
tg (CPTG
uid 26656,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26657,0
va (VaSet
)
xt "57800,-33500,59000,-32500"
st "OB"
ju 2
blo "59000,-32700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*27 (CptPort
uid 26658,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26659,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-34375,55000,-33625"
)
tg (CPTG
uid 26660,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26661,0
va (VaSet
)
xt "56000,-34500,56200,-33500"
st "I"
blo "56000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 26642,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-35000,60000,-32000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26643,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 26644,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-34000,57850,-33000"
st "unisim"
blo "55250,-33200"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 26645,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-33000,58750,-32000"
st "OBUFDS"
blo "55250,-32200"
tm "CptNameMgr"
)
*30 (Text
uid 26646,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-33000,58250,-32000"
st "Uobbco"
blo "55250,-32200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26647,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26648,0
text (MLText
uid 26649,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-36600,73000,-35000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*31 (SaComponent
uid 26662,0
optionalChildren [
*32 (CptPort
uid 26671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-21375,60750,-20625"
)
tg (CPTG
uid 26673,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26674,0
va (VaSet
)
xt "58400,-21500,59000,-20500"
st "O"
ju 2
blo "59000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*33 (CptPort
uid 26675,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26676,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-20375,60750,-19625"
)
tg (CPTG
uid 26677,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26678,0
va (VaSet
)
xt "57800,-20500,59000,-19500"
st "OB"
ju 2
blo "59000,-19700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*34 (CptPort
uid 26679,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26680,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-21375,55000,-20625"
)
tg (CPTG
uid 26681,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26682,0
va (VaSet
)
xt "56000,-21500,56200,-20500"
st "I"
blo "56000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 26663,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-22000,60000,-19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26664,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 26665,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-21000,57850,-20000"
st "unisim"
blo "55250,-20200"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 26666,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-20000,58750,-19000"
st "OBUFDS"
blo "55250,-19200"
tm "CptNameMgr"
)
*37 (Text
uid 26667,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-20000,57350,-19000"
st "Uob1"
blo "55250,-19200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26668,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26669,0
text (MLText
uid 26670,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-23600,73000,-22000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*38 (SaComponent
uid 26704,0
optionalChildren [
*39 (CptPort
uid 26713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26714,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-24375,60750,-23625"
)
tg (CPTG
uid 26715,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26716,0
va (VaSet
)
xt "58400,-24500,59000,-23500"
st "O"
ju 2
blo "59000,-23700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*40 (CptPort
uid 26717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-23375,60750,-22625"
)
tg (CPTG
uid 26719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 26720,0
va (VaSet
)
xt "57800,-23500,59000,-22500"
st "OB"
ju 2
blo "59000,-22700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
*41 (CptPort
uid 26721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26722,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-24375,55000,-23625"
)
tg (CPTG
uid 26723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26724,0
va (VaSet
)
xt "56000,-24500,56200,-23500"
st "I"
blo "56000,-23700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
]
shape (Rectangle
uid 26705,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-25000,60000,-22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 26706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 26707,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-24000,57850,-23000"
st "unisim"
blo "55250,-23200"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 26708,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-23000,58750,-22000"
st "OBUFDS"
blo "55250,-22200"
tm "CptNameMgr"
)
*44 (Text
uid 26709,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-23000,57350,-22000"
st "Uob0"
blo "55250,-22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 26710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 26711,0
text (MLText
uid 26712,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-26600,73000,-25000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*45 (PortIoOut
uid 26725,0
shape (CompositeShape
uid 26726,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26727,0
sl 0
ro 270
xt "69500,-34375,71000,-33625"
)
(Line
uid 26728,0
sl 0
ro 270
xt "69000,-34000,69500,-34000"
pts [
"69000,-34000"
"69500,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26729,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26730,0
va (VaSet
isHidden 1
)
xt "72000,-34500,74900,-33500"
st "bco_po"
blo "72000,-33700"
tm "WireNameMgr"
)
)
)
*46 (PortIoOut
uid 26743,0
shape (CompositeShape
uid 26744,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26745,0
sl 0
ro 270
xt "69500,-21375,71000,-20625"
)
(Line
uid 26746,0
sl 0
ro 270
xt "69000,-21000,69500,-21000"
pts [
"69000,-21000"
"69500,-21000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26747,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26748,0
va (VaSet
isHidden 1
)
xt "72000,-21500,75000,-20500"
st "l1r3_po"
blo "72000,-20700"
tm "WireNameMgr"
)
)
)
*47 (PortIoOut
uid 26749,0
shape (CompositeShape
uid 26750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26751,0
sl 0
ro 270
xt "69500,-24375,71000,-23625"
)
(Line
uid 26752,0
sl 0
ro 270
xt "69000,-24000,69500,-24000"
pts [
"69000,-24000"
"69500,-24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26753,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26754,0
va (VaSet
isHidden 1
)
xt "72000,-24500,75700,-23500"
st "coml0_po"
blo "72000,-23700"
tm "WireNameMgr"
)
)
)
*48 (PortIoOut
uid 26761,0
shape (CompositeShape
uid 26762,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26763,0
sl 0
ro 270
xt "69500,-20375,71000,-19625"
)
(Line
uid 26764,0
sl 0
ro 270
xt "69000,-20000,69500,-20000"
pts [
"69000,-20000"
"69500,-20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26765,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26766,0
va (VaSet
isHidden 1
)
xt "72000,-20500,75000,-19500"
st "l1r3_no"
blo "72000,-19700"
tm "WireNameMgr"
)
)
)
*49 (PortIoOut
uid 26767,0
shape (CompositeShape
uid 26768,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26769,0
sl 0
ro 270
xt "69500,-23375,71000,-22625"
)
(Line
uid 26770,0
sl 0
ro 270
xt "69000,-23000,69500,-23000"
pts [
"69000,-23000"
"69500,-23000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26771,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26772,0
va (VaSet
isHidden 1
)
xt "72000,-23500,75700,-22500"
st "coml0_no"
blo "72000,-22700"
tm "WireNameMgr"
)
)
)
*50 (PortIoOut
uid 26779,0
shape (CompositeShape
uid 26780,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 26781,0
sl 0
ro 270
xt "69500,-33375,71000,-32625"
)
(Line
uid 26782,0
sl 0
ro 270
xt "69000,-33000,69500,-33000"
pts [
"69000,-33000"
"69500,-33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 26783,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26784,0
va (VaSet
isHidden 1
)
xt "72000,-33500,74900,-32500"
st "bco_no"
blo "72000,-32700"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 27073,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 276,0
)
declText (MLText
uid 27074,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-32000,-1000,-21800,200"
st "clk            : std_logic"
)
)
*52 (Net
uid 27075,0
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 12
suid 277,0
)
declText (MLText
uid 27076,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-4600,-35800"
st "bco_po         : std_logic -- HARDRESET (J32.5/J33.13) HRST (J26.A3)"
)
)
*53 (Net
uid 27107,0
decl (Decl
n "rst"
t "std_logic"
o 8
suid 293,0
)
declText (MLText
uid 27108,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-32000,8600,-22000,9800"
st "rst            : std_logic"
)
)
*54 (Net
uid 27113,0
decl (Decl
n "bco"
t "std_logic"
o 28
suid 296,0
)
declText (MLText
uid 27114,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-24500,-35800"
st "signal bco            : std_logic"
)
)
*55 (Net
uid 27115,0
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 11
suid 297,0
)
declText (MLText
uid 27116,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-3500,-35800"
st "bco_no         : std_logic -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
)
)
*56 (Net
uid 27135,0
decl (Decl
n "txsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 303,0
)
declText (MLText
uid 27136,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-14600,-35800"
st "signal txsigs         : std_logic_vector(15 downto 0)"
)
)
*57 (SaComponent
uid 27187,0
optionalChildren [
*58 (CptPort
uid 27196,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27197,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-35375,15000,-34625"
)
tg (CPTG
uid 27198,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27199,0
va (VaSet
)
xt "16000,-35500,16600,-34500"
st "C"
blo "16000,-34700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*59 (CptPort
uid 27200,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27201,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,-34375,27750,-33625"
)
tg (CPTG
uid 27202,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27203,0
va (VaSet
)
xt "25400,-34500,26000,-33500"
st "Q"
ju 2
blo "26000,-33700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*60 (CptPort
uid 27204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-33375,15000,-32625"
)
tg (CPTG
uid 27206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27207,0
va (VaSet
)
xt "16000,-33500,17100,-32500"
st "D1"
blo "16000,-32700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*61 (CptPort
uid 27208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-32375,15000,-31625"
)
tg (CPTG
uid 27210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27211,0
va (VaSet
)
xt "16000,-32500,17100,-31500"
st "D2"
blo "16000,-31700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*62 (CptPort
uid 27212,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27213,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-34375,15000,-33625"
)
tg (CPTG
uid 27214,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27215,0
va (VaSet
)
xt "16000,-34500,17200,-33500"
st "CE"
blo "16000,-33700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*63 (CptPort
uid 27216,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27217,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-30375,15000,-29625"
)
tg (CPTG
uid 27218,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27219,0
va (VaSet
)
xt "16000,-30500,16600,-29500"
st "S"
blo "16000,-29700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*64 (CptPort
uid 27220,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27221,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-31375,15000,-30625"
)
tg (CPTG
uid 27222,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27223,0
va (VaSet
)
xt "16000,-31500,16600,-30500"
st "R"
blo "16000,-30700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 27188,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-36000,27000,-29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27189,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 27190,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-36000,21300,-35000"
st "unisim"
blo "18700,-35200"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 27191,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-35000,21100,-34000"
st "ODDR"
blo "18700,-34200"
tm "CptNameMgr"
)
*67 (Text
uid 27192,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-34000,22500,-33000"
st "Uoddrbco"
blo "18700,-33200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27193,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27194,0
text (MLText
uid 27195,0
va (VaSet
font "clean,8,0"
)
xt "14000,-38400,35500,-36000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*68 (Net
uid 27432,0
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 312,0
)
declText (MLText
uid 27433,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "3000,-17600,14600,-16400"
st "strobe40_i     : std_logic"
)
)
*69 (Net
uid 27604,0
decl (Decl
n "HI"
t "std_ulogic"
o 26
suid 325,0
)
declText (MLText
uid 27605,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-24000,-35800"
st "signal HI             : std_ulogic"
)
)
*70 (Net
uid 27612,0
decl (Decl
n "l1r3_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 19
suid 328,0
)
declText (MLText
uid 27613,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-7300,-35800"
st "l1r3_po        : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*71 (Net
uid 27614,0
decl (Decl
n "l1r3_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 18
suid 329,0
)
declText (MLText
uid 27615,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-5500,-35800"
st "l1r3_no        : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*72 (MWC
uid 27757,0
optionalChildren [
*73 (CptPort
uid 27744,0
optionalChildren [
*74 (Line
uid 27748,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "0,-32000,1000,-32000"
pts [
"0,-32000"
"1000,-32000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 27745,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "-750,-32375,0,-31625"
)
tg (CPTG
uid 27746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27747,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-3000,-32500,-1500,-31600"
st "din"
blo "-3000,-31800"
)
s (Text
uid 27766,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "-3000,-31600,-3000,-31600"
blo "-3000,-31600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 29
suid 1,0
)
)
)
*75 (CptPort
uid 27749,0
optionalChildren [
*76 (Line
uid 27753,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "4750,-32000,5000,-32000"
pts [
"5000,-32000"
"4750,-32000"
]
)
*77 (Circle
uid 27754,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "4000,-32375,4750,-31625"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 27750,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "5000,-32375,5750,-31625"
)
tg (CPTG
uid 27751,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27752,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "6750,-32500,8750,-31600"
st "dout"
ju 2
blo "8750,-31800"
)
s (Text
uid 27767,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "8750,-31600,8750,-31600"
ju 2
blo "8750,-31600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 30
suid 2,0
)
)
)
*78 (CommentGraphic
uid 27755,0
shape (CustomPolygon
pts [
"1000,-34000"
"4000,-32000"
"1000,-30000"
"1000,-34000"
]
uid 27756,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "1000,-34000,4000,-30000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 27758,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "0,-34000,5000,-30000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 27759,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*79 (Text
uid 27760,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-31800,7650,-30800"
st "moduleware"
blo "2350,-31000"
)
*80 (Text
uid 27761,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-30900,3550,-29900"
st "inv"
blo "2350,-30100"
)
*81 (Text
uid 27762,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "2350,-30800,3950,-29800"
st "U_0"
blo "2350,-30000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27763,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27764,0
text (MLText
uid 27765,0
va (VaSet
font "clean,8,0"
)
xt "-3000,-52700,-3000,-52700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*82 (SaComponent
uid 27944,0
optionalChildren [
*83 (CptPort
uid 27961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-12375,55000,-11625"
)
tg (CPTG
uid 27963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 27964,0
va (VaSet
)
xt "56000,-12500,56200,-11500"
st "I"
blo "56000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*84 (CptPort
uid 27953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27954,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-12375,60750,-11625"
)
tg (CPTG
uid 27955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27956,0
va (VaSet
)
xt "58400,-12500,59000,-11500"
st "O"
ju 2
blo "59000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*85 (CptPort
uid 27957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 27958,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-11375,60750,-10625"
)
tg (CPTG
uid 27959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 27960,0
va (VaSet
)
xt "57800,-11500,59000,-10500"
st "OB"
ju 2
blo "59000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 27945,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-13000,60000,-10000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 27946,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
uid 27947,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-12000,57850,-11000"
st "unisim"
blo "55250,-11200"
tm "BdLibraryNameMgr"
)
*87 (Text
uid 27948,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-11000,58750,-10000"
st "OBUFDS"
blo "55250,-10200"
tm "CptNameMgr"
)
*88 (Text
uid 27949,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-11000,57350,-10000"
st "Uob4"
blo "55250,-10200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 27950,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 27951,0
text (MLText
uid 27952,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-14600,73000,-13000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*89 (Net
uid 28055,0
decl (Decl
n "ddro"
t "std_logic_vector"
b "(7 downto 0)"
o 35
suid 345,0
)
declText (MLText
uid 28056,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-14600,-35800"
st "signal ddro           : std_logic_vector(7 downto 0)"
)
)
*90 (SaComponent
uid 28077,0
optionalChildren [
*91 (CptPort
uid 28086,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28087,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-9375,55000,-8625"
)
tg (CPTG
uid 28088,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28089,0
va (VaSet
)
xt "56000,-9500,56200,-8500"
st "I"
blo "56000,-8700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*92 (CptPort
uid 28090,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28091,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-9375,60750,-8625"
)
tg (CPTG
uid 28092,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28093,0
va (VaSet
)
xt "58400,-9500,59000,-8500"
st "O"
ju 2
blo "59000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*93 (CptPort
uid 28094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28095,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-8375,60750,-7625"
)
tg (CPTG
uid 28096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28097,0
va (VaSet
)
xt "57800,-8500,59000,-7500"
st "OB"
ju 2
blo "59000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 28078,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-10000,60000,-7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28079,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
uid 28080,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-9000,57850,-8000"
st "unisim"
blo "55250,-8200"
tm "BdLibraryNameMgr"
)
*95 (Text
uid 28081,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-8000,58750,-7000"
st "OBUFDS"
blo "55250,-7200"
tm "CptNameMgr"
)
*96 (Text
uid 28082,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-8000,57350,-7000"
st "Uob5"
blo "55250,-7200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28083,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28084,0
text (MLText
uid 28085,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-11600,73000,-10000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*97 (SaComponent
uid 28132,0
optionalChildren [
*98 (CptPort
uid 28141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-6375,55000,-5625"
)
tg (CPTG
uid 28143,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28144,0
va (VaSet
)
xt "56000,-6500,56200,-5500"
st "I"
blo "56000,-5700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*99 (CptPort
uid 28145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28146,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-6375,60750,-5625"
)
tg (CPTG
uid 28147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28148,0
va (VaSet
)
xt "58400,-6500,59000,-5500"
st "O"
ju 2
blo "59000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*100 (CptPort
uid 28149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-5375,60750,-4625"
)
tg (CPTG
uid 28151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28152,0
va (VaSet
)
xt "57800,-5500,59000,-4500"
st "OB"
ju 2
blo "59000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 28133,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-7000,60000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28134,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
uid 28135,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-6000,57850,-5000"
st "unisim"
blo "55250,-5200"
tm "BdLibraryNameMgr"
)
*102 (Text
uid 28136,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-5000,58750,-4000"
st "OBUFDS"
blo "55250,-4200"
tm "CptNameMgr"
)
*103 (Text
uid 28137,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-5000,57350,-4000"
st "Uob6"
blo "55250,-4200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28138,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28139,0
text (MLText
uid 28140,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-8600,73000,-7000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*104 (SaComponent
uid 28153,0
optionalChildren [
*105 (CptPort
uid 28162,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28163,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-3375,55000,-2625"
)
tg (CPTG
uid 28164,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28165,0
va (VaSet
)
xt "56000,-3500,56200,-2500"
st "I"
blo "56000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*106 (CptPort
uid 28166,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28167,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-3375,60750,-2625"
)
tg (CPTG
uid 28168,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28169,0
va (VaSet
)
xt "58400,-3500,59000,-2500"
st "O"
ju 2
blo "59000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*107 (CptPort
uid 28170,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28171,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-2375,60750,-1625"
)
tg (CPTG
uid 28172,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28173,0
va (VaSet
)
xt "57800,-2500,59000,-1500"
st "OB"
ju 2
blo "59000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 28154,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-4000,60000,-1000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28155,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 28156,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-3000,57850,-2000"
st "unisim"
blo "55250,-2200"
tm "BdLibraryNameMgr"
)
*109 (Text
uid 28157,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-2000,58750,-1000"
st "OBUFDS"
blo "55250,-1200"
tm "CptNameMgr"
)
*110 (Text
uid 28158,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-2000,57350,-1000"
st "Uob7"
blo "55250,-1200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28159,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28160,0
text (MLText
uid 28161,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-5600,73000,-4000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*111 (SaComponent
uid 28512,0
optionalChildren [
*112 (CptPort
uid 28521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28522,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54250,-18375,55000,-17625"
)
tg (CPTG
uid 28523,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28524,0
va (VaSet
)
xt "56000,-18500,56200,-17500"
st "I"
blo "56000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 3
)
)
)
*113 (CptPort
uid 28525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28526,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-18375,60750,-17625"
)
tg (CPTG
uid 28527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28528,0
va (VaSet
)
xt "58400,-18500,59000,-17500"
st "O"
ju 2
blo "59000,-17700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
*114 (CptPort
uid 28529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28530,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "60000,-17375,60750,-16625"
)
tg (CPTG
uid 28531,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 28532,0
va (VaSet
)
xt "57800,-17500,59000,-16500"
st "OB"
ju 2
blo "59000,-16700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "OB"
t "std_ulogic"
o 2
)
)
)
]
shape (Rectangle
uid 28513,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "55000,-19000,60000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 28514,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 28515,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-18000,57850,-17000"
st "unisim"
blo "55250,-17200"
tm "BdLibraryNameMgr"
)
*116 (Text
uid 28516,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "55250,-17000,58750,-16000"
st "OBUFDS"
blo "55250,-16200"
tm "CptNameMgr"
)
*117 (Text
uid 28517,0
va (VaSet
font "helvetica,8,1"
)
xt "55250,-17000,57350,-16000"
st "Uob2"
blo "55250,-16200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 28518,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 28519,0
text (MLText
uid 28520,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "52000,-20600,73000,-19000"
st "CAPACITANCE = \"DONT_CARE\"    ( string )  
IOSTANDARD  = \"LVDS_25\"      ( string )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*118 (PortIoOut
uid 28533,0
shape (CompositeShape
uid 28534,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28535,0
sl 0
ro 270
xt "69500,-18375,71000,-17625"
)
(Line
uid 28536,0
sl 0
ro 270
xt "69000,-18000,69500,-18000"
pts [
"69000,-18000"
"69500,-18000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28537,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28538,0
va (VaSet
isHidden 1
)
xt "72000,-18500,75500,-17500"
st "spare_po"
blo "72000,-17700"
tm "WireNameMgr"
)
)
)
*119 (PortIoOut
uid 28539,0
shape (CompositeShape
uid 28540,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28541,0
sl 0
ro 270
xt "69500,-17375,71000,-16625"
)
(Line
uid 28542,0
sl 0
ro 270
xt "69000,-17000,69500,-17000"
pts [
"69000,-17000"
"69500,-17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28543,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28544,0
va (VaSet
isHidden 1
)
xt "72000,-17500,75500,-16500"
st "spare_no"
blo "72000,-16700"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 28563,0
decl (Decl
n "spare_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 23
suid 372,0
)
declText (MLText
uid 28564,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-7100,-35800"
st "spare_po       : std_logic -- LONE (J32.9/J33.5) LONE_IN (J26.E3)"
)
)
*121 (Net
uid 28565,0
decl (Decl
n "spare_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 22
suid 373,0
)
declText (MLText
uid 28566,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-5300,-35800"
st "spare_no       : std_logic -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
)
)
*122 (Net
uid 28571,0
decl (Decl
n "ddri"
t "std_logic_vector"
b "(7 DOWNTO 4)"
o 32
suid 374,0
)
declText (MLText
uid 28572,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-13900,-35800"
st "signal ddri           : std_logic_vector(7 DOWNTO 4)"
)
)
*123 (PortIoOut
uid 28766,0
shape (CompositeShape
uid 28767,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 28768,0
sl 0
ro 90
xt "-21000,10625,-19500,11375"
)
(Line
uid 28769,0
sl 0
ro 90
xt "-19500,11000,-19000,11000"
pts [
"-19000,11000"
"-19500,11000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 28770,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28771,0
va (VaSet
isHidden 1
)
xt "-25900,10500,-22000,11500"
st "rx_strm_o"
ju 2
blo "-22000,11300"
tm "WireNameMgr"
)
)
)
*124 (PortIoIn
uid 29393,0
shape (CompositeShape
uid 29394,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29395,0
sl 0
ro 270
xt "-63000,-10375,-61500,-9625"
)
(Line
uid 29396,0
sl 0
ro 270
xt "-61500,-10000,-61000,-10000"
pts [
"-61500,-10000"
"-61000,-10000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29397,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29398,0
va (VaSet
isHidden 1
)
xt "-67500,-10500,-64000,-9500"
st "rawsigs_i"
ju 2
blo "-64000,-9700"
tm "WireNameMgr"
)
)
)
*125 (Net
uid 29405,0
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 378,0
)
declText (MLText
uid 29406,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-38000,-37000,-16700,-35800"
st "rawsigs_i      : std_logic_vector(15 downto 0)"
)
)
*126 (Net
uid 29487,0
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 381,0
)
declText (MLText
uid 29488,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-71000,-9000,-60300,-7800"
st "l1r3_i         : std_logic"
)
)
*127 (PortIoIn
uid 29491,0
shape (CompositeShape
uid 29492,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29493,0
sl 0
ro 270
xt "-63000,-7375,-61500,-6625"
)
(Line
uid 29494,0
sl 0
ro 270
xt "-61500,-7000,-61000,-7000"
pts [
"-61500,-7000"
"-61000,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29495,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29496,0
va (VaSet
isHidden 1
)
xt "-66900,-7500,-64000,-6500"
st "coml0_i"
ju 2
blo "-64000,-6700"
tm "WireNameMgr"
)
)
)
*128 (PortIoIn
uid 29497,0
shape (CompositeShape
uid 29498,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29499,0
sl 0
ro 270
xt "-63000,-6375,-61500,-5625"
)
(Line
uid 29500,0
sl 0
ro 270
xt "-61500,-6000,-61000,-6000"
pts [
"-61500,-6000"
"-61000,-6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29501,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29502,0
va (VaSet
isHidden 1
)
xt "-66200,-6500,-64000,-5500"
st "l1r3_i"
ju 2
blo "-64000,-5700"
tm "WireNameMgr"
)
)
)
*129 (HdlText
uid 29527,0
optionalChildren [
*130 (EmbeddedText
uid 29532,0
commentText (CommentText
uid 29533,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29534,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-50000,-13000,-8000,3000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29535,0
va (VaSet
font "clean,8,0"
)
xt "-49800,-12800,-17300,0"
st "
prc_modes : process (rawout_en, reg, coml0_i, l1r3_i, txsigs)
begin
  if (rawout_en = '1') then
    txsigs <= rawsigs_i;
  else
     txsigs(OD_COML0) <= coml0_i;
     txsigs(OD_L1R3) <=  l1r3_i;
     txsigs(OD_SPARE) <= reg(R_CONTROL1)(CTL_DRV_SP0); --SCAN_EN
     txsigs(3) <=  '0'; -- n/a
     txsigs(4) <=  reg(R_CONTROL1)(CTL_DRV_DXOUT0); -- DXL
     txsigs(5) <=  reg(R_CONTROL1)(CTL_DRV_DXOUT1); -- DXR
     txsigs(6) <=  reg(R_CONTROL1)(CTL_DRV_DXOUT2); -- SDO_BC
     txsigs(7) <=  reg(R_CONTROL1)(CTL_DRV_DXOUT3); -- SDO_CLK
     txsigs(15 downto 8) <= txsigs(7 downto 0);
  end if;
end process;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 16000
visibleWidth 42000
)
)
)
]
shape (Rectangle
uid 29528,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-51000,-14000,-7000,-4000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29529,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
uid 29530,0
va (VaSet
font "charter,8,0"
)
xt "-50700,-14000,-49300,-13000"
st "eb1"
blo "-50700,-13200"
tm "HdlTextNameMgr"
)
*132 (Text
uid 29531,0
va (VaSet
font "charter,8,0"
)
xt "-50700,-13000,-50200,-12000"
st "1"
blo "-50700,-12200"
tm "HdlTextNumberMgr"
)
]
)
)
*133 (Net
uid 29572,0
decl (Decl
n "dat_pio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 25
suid 388,0
)
declText (MLText
uid 29573,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-114000,-19000,-73400,-17800"
st "dat_pio        : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*134 (Net
uid 29574,0
decl (Decl
n "dat_nio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 24
suid 389,0
)
declText (MLText
uid 29575,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-114000,-19000,-73400,-17800"
st "dat_nio        : std_logic_vector(23 DOWNTO 0) -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
)
)
*135 (PortIoInOut
uid 29576,0
shape (CompositeShape
uid 29577,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29578,0
sl 0
xt "69500,-375,71000,375"
)
(Line
uid 29579,0
sl 0
xt "69000,0,69500,0"
pts [
"69000,0"
"69500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29580,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29581,0
va (VaSet
isHidden 1
)
xt "72000,-500,74900,500"
st "dat_pio"
blo "72000,300"
tm "WireNameMgr"
)
)
)
*136 (PortIoInOut
uid 29582,0
shape (CompositeShape
uid 29583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 29584,0
sl 0
xt "69500,625,71000,1375"
)
(Line
uid 29585,0
sl 0
xt "69000,1000,69500,1000"
pts [
"69000,1000"
"69500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29586,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29587,0
va (VaSet
isHidden 1
)
xt "72000,500,74900,1500"
st "dat_nio"
blo "72000,1300"
tm "WireNameMgr"
)
)
)
*137 (PortIoIn
uid 29736,0
shape (CompositeShape
uid 29737,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29738,0
sl 0
ro 270
xt "-63000,-5375,-61500,-4625"
)
(Line
uid 29739,0
sl 0
ro 270
xt "-61500,-5000,-61000,-5000"
pts [
"-61500,-5000"
"-61000,-5000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29740,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29741,0
va (VaSet
isHidden 1
)
xt "-66700,-5500,-64000,-4500"
st "noise_i"
ju 2
blo "-64000,-4700"
tm "WireNameMgr"
)
)
)
*138 (Net
uid 29748,0
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 390,0
)
declText (MLText
uid 29749,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-53100,-13800"
st "noise_i        : std_logic"
)
)
*139 (Frame
uid 29752,0
shape (RectFrame
uid 29753,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "70000,57000,104000,66000"
)
title (TextAssociate
uid 29754,0
ps "TopLeftStrategy"
text (MLText
uid 29755,0
va (VaSet
font "charter,10,0"
)
xt "69750,55400,88250,56600"
st "gdo1: FOR ni IN 12 TO 19 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 29756,0
ps "TopLeftStrategy"
shape (Rectangle
uid 29757,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "70500,57200,71500,58800"
)
num (Text
uid 29758,0
va (VaSet
font "charter,10,0"
)
xt "70700,57400,71300,58600"
st "8"
blo "70700,58400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 29759,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
uid 29760,0
va (VaSet
font "charter,10,1"
)
xt "95000,66000,106200,67300"
st "Frame Declarations"
blo "95000,67000"
)
*141 (MLText
uid 29761,0
va (VaSet
font "charter,10,0"
)
xt "95000,67300,95000,67300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "12"
rb "19"
)
*142 (MWC
uid 29762,0
optionalChildren [
*143 (CptPort
uid 29771,0
optionalChildren [
*144 (Line
uid 29776,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,60000,95000,60000"
pts [
"95000,60000"
"94000,60000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29772,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,59625,95750,60375"
)
tg (CPTG
uid 29773,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29774,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,59500,273250,60400"
st "din"
ju 2
blo "273250,60200"
)
s (Text
uid 29775,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,60400,273250,60400"
ju 2
blo "273250,60400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*145 (CptPort
uid 29777,0
optionalChildren [
*146 (Line
uid 29782,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,60000,91000,60000"
pts [
"90000,60000"
"91000,60000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29778,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,59625,90000,60375"
)
tg (CPTG
uid 29779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29780,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,59500,271250,60400"
st "dout"
blo "269250,60200"
)
s (Text
uid 29781,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,60400,269250,60400"
blo "269250,60400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 21
)
)
)
*147 (Grouping
uid 29783,0
optionalChildren [
*148 (CommentGraphic
uid 29785,0
shape (CustomPolygon
pts [
"94000,58000"
"94000,62000"
"91000,60000"
"94000,58000"
]
uid 29786,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,58000,94000,62000"
)
oxt "7000,6000,10000,10000"
)
*149 (CommentText
uid 29787,0
shape (Rectangle
uid 29788,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,59000,94000,61000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 29789,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,59550,93875,60450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 29784,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,58000,94000,62000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29763,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,58000,95000,62000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29764,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*150 (Text
uid 29765,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,60200,97650,61200"
st "moduleware"
blo "92350,61000"
)
*151 (Text
uid 29766,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,61100,93950,62100"
st "buff"
blo "92350,61900"
)
*152 (Text
uid 29767,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,61200,93950,62200"
st "U_5"
blo "92350,62000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29768,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29769,0
text (MLText
uid 29770,0
va (VaSet
font "clean,8,0"
)
xt "87000,39300,87000,39300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*153 (PortIoOut
uid 29806,0
shape (CompositeShape
uid 29807,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29808,0
sl 0
ro 270
xt "36500,-9375,38000,-8625"
)
(Line
uid 29809,0
sl 0
ro 270
xt "36000,-9000,36500,-9000"
pts [
"36000,-9000"
"36500,-9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29810,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29811,0
va (VaSet
isHidden 1
)
xt "39000,-9500,44700,-8500"
st "dbg_coml0_o"
blo "39000,-8700"
tm "WireNameMgr"
)
)
)
*154 (PortIoOut
uid 29812,0
shape (CompositeShape
uid 29813,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29814,0
sl 0
ro 270
xt "36500,-8375,38000,-7625"
)
(Line
uid 29815,0
sl 0
ro 270
xt "36000,-8000,36500,-8000"
pts [
"36000,-8000"
"36500,-8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29816,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29817,0
va (VaSet
isHidden 1
)
xt "39000,-8500,44000,-7500"
st "dbg_l1r3_o"
blo "39000,-7700"
tm "WireNameMgr"
)
)
)
*155 (PortIoOut
uid 29818,0
shape (CompositeShape
uid 29819,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 29820,0
sl 0
ro 270
xt "36500,-7375,38000,-6625"
)
(Line
uid 29821,0
sl 0
ro 270
xt "36000,-7000,36500,-7000"
pts [
"36000,-7000"
"36500,-7000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 29822,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29823,0
va (VaSet
isHidden 1
)
xt "39000,-7500,44500,-6500"
st "dbg_spare_o"
blo "39000,-6700"
tm "WireNameMgr"
)
)
)
*156 (MWC
uid 29850,0
optionalChildren [
*157 (CptPort
uid 29859,0
optionalChildren [
*158 (Line
uid 29864,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-9000,23000,-9000"
pts [
"22000,-9000"
"23000,-9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29860,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "21250,-9375,22000,-8625"
)
tg (CPTG
uid 29861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29862,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "359000,-9500,360500,-8600"
st "din"
blo "359000,-8800"
)
s (Text
uid 29863,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "359000,-8600,359000,-8600"
blo "359000,-8600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 37
)
)
)
*159 (CptPort
uid 29865,0
optionalChildren [
*160 (Line
uid 29870,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "26000,-9000,27000,-9000"
pts [
"27000,-9000"
"26000,-9000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29866,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "27000,-9375,27750,-8625"
)
tg (CPTG
uid 29867,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29868,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "368000,-9500,370000,-8600"
st "dout"
ju 2
blo "370000,-8800"
)
s (Text
uid 29869,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "370000,-8600,370000,-8600"
ju 2
blo "370000,-8600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
)
)
)
*161 (Grouping
uid 29871,0
optionalChildren [
*162 (CommentGraphic
uid 29873,0
shape (CustomPolygon
pts [
"23000,-11000"
"26000,-9000"
"23000,-7000"
"23000,-11000"
]
uid 29874,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "23000,-11000,26000,-7000"
)
oxt "7000,6000,10000,10000"
)
*163 (CommentText
uid 29875,0
shape (Rectangle
uid 29876,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "23000,-10000,25250,-8000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 29877,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "23125,-9450,25125,-8550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 29872,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,-11000,26000,-7000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29851,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "22000,-11000,27000,-7000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29852,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
uid 29853,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-8800,29650,-7800"
st "moduleware"
blo "24350,-8000"
)
*165 (Text
uid 29854,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-7900,25950,-6900"
st "buff"
blo "24350,-7100"
)
*166 (Text
uid 29855,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-7800,25950,-6800"
st "U_6"
blo "24350,-7000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29856,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29857,0
text (MLText
uid 29858,0
va (VaSet
font "clean,8,0"
)
xt "19000,-29700,19000,-29700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*167 (MWC
uid 29878,0
optionalChildren [
*168 (CptPort
uid 29887,0
optionalChildren [
*169 (Line
uid 29892,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-8000,23000,-8000"
pts [
"22000,-8000"
"23000,-8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29888,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "21250,-8375,22000,-7625"
)
tg (CPTG
uid 29889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29890,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "359000,-8500,360500,-7600"
st "din"
blo "359000,-7800"
)
s (Text
uid 29891,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "359000,-7600,359000,-7600"
blo "359000,-7600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 37
)
)
)
*170 (CptPort
uid 29893,0
optionalChildren [
*171 (Line
uid 29898,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "26000,-8000,27000,-8000"
pts [
"27000,-8000"
"26000,-8000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29894,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "27000,-8375,27750,-7625"
)
tg (CPTG
uid 29895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29896,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "368000,-8500,370000,-7600"
st "dout"
ju 2
blo "370000,-7800"
)
s (Text
uid 29897,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "370000,-7600,370000,-7600"
ju 2
blo "370000,-7600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
)
)
)
*172 (Grouping
uid 29899,0
optionalChildren [
*173 (CommentGraphic
uid 29901,0
shape (CustomPolygon
pts [
"23000,-10000"
"26000,-8000"
"23000,-6000"
"23000,-10000"
]
uid 29902,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "23000,-10000,26000,-6000"
)
oxt "7000,6000,10000,10000"
)
*174 (CommentText
uid 29903,0
shape (Rectangle
uid 29904,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "23000,-9000,25250,-7000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 29905,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "23125,-8450,25125,-7550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 29900,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,-10000,26000,-6000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29879,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "22000,-10000,27000,-6000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*175 (Text
uid 29881,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-7800,29650,-6800"
st "moduleware"
blo "24350,-7000"
)
*176 (Text
uid 29882,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-6900,25950,-5900"
st "buff"
blo "24350,-6100"
)
*177 (Text
uid 29883,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-6800,25950,-5800"
st "U_7"
blo "24350,-6000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29884,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29885,0
text (MLText
uid 29886,0
va (VaSet
font "clean,8,0"
)
xt "19000,-28700,19000,-28700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*178 (MWC
uid 29906,0
optionalChildren [
*179 (CptPort
uid 29915,0
optionalChildren [
*180 (Line
uid 29920,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "22000,-7000,23000,-7000"
pts [
"22000,-7000"
"23000,-7000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29916,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "21250,-7375,22000,-6625"
)
tg (CPTG
uid 29917,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 29918,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "359000,-7500,360500,-6600"
st "din"
blo "359000,-6800"
)
s (Text
uid 29919,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "359000,-6600,359000,-6600"
blo "359000,-6600"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 37
)
)
)
*181 (CptPort
uid 29921,0
optionalChildren [
*182 (Line
uid 29926,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "26000,-7000,27000,-7000"
pts [
"27000,-7000"
"26000,-7000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 29922,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "27000,-7375,27750,-6625"
)
tg (CPTG
uid 29923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 29924,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "368000,-7500,370000,-6600"
st "dout"
ju 2
blo "370000,-6800"
)
s (Text
uid 29925,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "370000,-6600,370000,-6600"
ju 2
blo "370000,-6600"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
)
)
)
*183 (Grouping
uid 29927,0
optionalChildren [
*184 (CommentGraphic
uid 29929,0
shape (CustomPolygon
pts [
"23000,-9000"
"26000,-7000"
"23000,-5000"
"23000,-9000"
]
uid 29930,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "23000,-9000,26000,-5000"
)
oxt "7000,6000,10000,10000"
)
*185 (CommentText
uid 29931,0
shape (Rectangle
uid 29932,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "23000,-8000,25250,-6000"
)
oxt "7000,7000,9250,9000"
text (MLText
uid 29933,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "23125,-7450,25125,-6550"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 29928,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "23000,-9000,26000,-5000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 29907,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "22000,-9000,27000,-5000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 29908,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 29909,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-6800,29650,-5800"
st "moduleware"
blo "24350,-6000"
)
*187 (Text
uid 29910,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-5900,25950,-4900"
st "buff"
blo "24350,-5100"
)
*188 (Text
uid 29911,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "24350,-5800,25950,-4800"
st "U_8"
blo "24350,-5000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 29912,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 29913,0
text (MLText
uid 29914,0
va (VaSet
font "clean,8,0"
)
xt "19000,-27700,19000,-27700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*189 (Net
uid 29934,0
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
suid 395,0
)
declText (MLText
uid 29935,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-49800,-12600"
st "--dbg_sig_o  : out    std_logic;
dbg_spare_o    : std_logic"
)
)
*190 (Net
uid 29936,0
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
suid 396,0
)
declText (MLText
uid 29937,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-49800,-12600"
st "--dbg_sig_o  : out    std_logic;
dbg_l1r3_o     : std_logic"
)
)
*191 (CommentText
uid 30304,0
shape (Rectangle
uid 30305,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "2000,-39000,9000,-35000"
)
oxt "0,0,15000,5000"
text (MLText
uid 30306,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "2200,-38800,8900,-35200"
st "
For compat reasons BCO is inverted
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 7000
)
)
*192 (Net
uid 30690,0
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 21
suid 398,0
)
declText (MLText
uid 30691,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-42300,-13800"
st "rx_strm_o      : std_logic_vector(47 downto 0)"
)
)
*193 (Net
uid 30698,0
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 399,0
)
declText (MLText
uid 30699,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-37900,-10200"
st "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);
idelay_ctl_i   : t_idelay_ctl"
)
)
*194 (PortIoIn
uid 30706,0
shape (CompositeShape
uid 30707,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30708,0
sl 0
ro 270
xt "-21000,5625,-19500,6375"
)
(Line
uid 30709,0
sl 0
ro 270
xt "-19500,6000,-19000,6000"
pts [
"-19500,6000"
"-19000,6000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30710,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30711,0
va (VaSet
isHidden 1
)
xt "-26700,5500,-22000,6500"
st "idelay_ctl_i"
ju 2
blo "-22000,6300"
tm "WireNameMgr"
)
)
)
*195 (Net
uid 30748,0
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 20
suid 403,0
)
declText (MLText
uid 30749,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-15000,-41800,-13800"
st "rx_link_idly_o : std_logic_vector(23 downto 0)"
)
)
*196 (MWC
uid 30764,0
optionalChildren [
*197 (CptPort
uid 30773,0
optionalChildren [
*198 (Line
uid 30778,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,63000,95000,63000"
pts [
"95000,63000"
"94000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 30774,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,62625,95750,63375"
)
tg (CPTG
uid 30775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30776,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,62500,273250,63400"
st "din"
ju 2
blo "273250,63200"
)
s (Text
uid 30777,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,63400,273250,63400"
ju 2
blo "273250,63400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*199 (CptPort
uid 30779,0
optionalChildren [
*200 (Line
uid 30784,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,63000,91000,63000"
pts [
"90000,63000"
"91000,63000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 30780,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,62625,90000,63375"
)
tg (CPTG
uid 30781,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30782,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,62500,271250,63400"
st "dout"
blo "269250,63200"
)
s (Text
uid 30783,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,63400,269250,63400"
blo "269250,63400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*201 (Grouping
uid 30785,0
optionalChildren [
*202 (CommentGraphic
uid 30787,0
shape (CustomPolygon
pts [
"94000,61000"
"94000,65000"
"91000,63000"
"94000,61000"
]
uid 30788,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,61000,94000,65000"
)
oxt "7000,6000,10000,10000"
)
*203 (CommentText
uid 30789,0
shape (Rectangle
uid 30790,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,62000,94000,64000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 30791,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,62550,93875,63450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 30786,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,61000,94000,65000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 30765,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,61000,95000,65000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 30766,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*204 (Text
uid 30767,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,63200,97650,64200"
st "moduleware"
blo "92350,64000"
)
*205 (Text
uid 30768,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,64100,93950,65100"
st "buff"
blo "92350,64900"
)
*206 (Text
uid 30769,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,64200,94450,65200"
st "U_10"
blo "92350,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30770,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30771,0
text (MLText
uid 30772,0
va (VaSet
font "clean,8,0"
)
xt "87000,42300,87000,42300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*207 (MWC
uid 30792,0
optionalChildren [
*208 (CptPort
uid 30801,0
optionalChildren [
*209 (Line
uid 30806,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,61000,95000,61000"
pts [
"95000,61000"
"94000,61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 30802,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,60625,95750,61375"
)
tg (CPTG
uid 30803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30804,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,60500,273250,61400"
st "din"
ju 2
blo "273250,61200"
)
s (Text
uid 30805,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,61400,273250,61400"
ju 2
blo "273250,61400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*210 (CptPort
uid 30807,0
optionalChildren [
*211 (Line
uid 30812,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,61000,91000,61000"
pts [
"90000,61000"
"91000,61000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 30808,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,60625,90000,61375"
)
tg (CPTG
uid 30809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30810,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,60500,271250,61400"
st "dout"
blo "269250,61200"
)
s (Text
uid 30811,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,61400,269250,61400"
blo "269250,61400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 21
)
)
)
*212 (Grouping
uid 30813,0
optionalChildren [
*213 (CommentGraphic
uid 30815,0
shape (CustomPolygon
pts [
"94000,59000"
"94000,63000"
"91000,61000"
"94000,59000"
]
uid 30816,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,59000,94000,63000"
)
oxt "7000,6000,10000,10000"
)
*214 (CommentText
uid 30817,0
shape (Rectangle
uid 30818,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,60000,94000,62000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 30819,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,60550,93875,61450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 30814,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,59000,94000,63000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 30793,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,59000,95000,63000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 30794,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 30795,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,61200,97650,62200"
st "moduleware"
blo "92350,62000"
)
*216 (Text
uid 30796,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,62100,93950,63100"
st "buff"
blo "92350,62900"
)
*217 (Text
uid 30797,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,62200,94450,63200"
st "U_11"
blo "92350,63000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30798,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30799,0
text (MLText
uid 30800,0
va (VaSet
font "clean,8,0"
)
xt "87000,40300,87000,40300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*218 (HdlText
uid 30846,0
optionalChildren [
*219 (EmbeddedText
uid 30851,0
commentText (CommentText
uid 30852,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 30853,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-50000,-36000,-12000,-30000"
)
oxt "0,0,18000,5000"
text (MLText
uid 30854,0
va (VaSet
font "clean,8,0"
)
xt "-49800,-35800,-16800,-31000"
st "
-- eb1 1
bco_en <= reg(R_COM_ENA)(B_BCO_EN);
-- for compat reasons bco is inverted
bco_ddr <= strobe40_i when (reg(R_COM_ENA)(B_BCO_INV) = '1') else
            not strobe40_i;


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 38000
)
)
)
]
shape (Rectangle
uid 30847,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-51000,-37000,-11000,-31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 30848,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 30849,0
va (VaSet
font "charter,8,0"
)
xt "-50700,-37000,-49300,-36000"
st "eb2"
blo "-50700,-36200"
tm "HdlTextNameMgr"
)
*221 (Text
uid 30850,0
va (VaSet
font "charter,8,0"
)
xt "-50700,-36000,-50200,-35000"
st "2"
blo "-50700,-35200"
tm "HdlTextNumberMgr"
)
]
)
)
*222 (Net
uid 30889,0
decl (Decl
n "bco_en"
t "std_logic"
o 31
suid 406,0
)
declText (MLText
uid 30890,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-129000,13000,-114800,14200"
st "signal bco_en         : std_logic"
)
)
*223 (PortIoIn
uid 30911,0
shape (CompositeShape
uid 30912,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30913,0
sl 0
ro 270
xt "-63000,-32375,-61500,-31625"
)
(Line
uid 30914,0
sl 0
ro 270
xt "-61500,-32000,-61000,-32000"
pts [
"-61500,-32000"
"-61000,-32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30915,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30916,0
va (VaSet
isHidden 1
)
xt "-68600,-32500,-64000,-31500"
st "strobe40_i"
ju 2
blo "-64000,-31700"
tm "WireNameMgr"
)
)
)
*224 (Net
uid 30917,0
decl (Decl
n "bco_ddr"
t "std_logic"
o 29
suid 408,0
)
declText (MLText
uid 30918,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-18000,-49400,-16800"
st "signal bco_ddr        : std_logic"
)
)
*225 (Net
uid 30921,0
decl (Decl
n "bco_ddr_n"
t "std_logic"
o 30
suid 410,0
)
declText (MLText
uid 30922,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-18000,-48900,-16800"
st "signal bco_ddr_n      : std_logic"
)
)
*226 (PortIoOut
uid 30935,0
shape (CompositeShape
uid 30936,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30937,0
sl 0
ro 90
xt "-21000,12625,-19500,13375"
)
(Line
uid 30938,0
sl 0
ro 90
xt "-19500,13000,-19000,13000"
pts [
"-19000,13000"
"-19500,13000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30939,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30940,0
va (VaSet
isHidden 1
)
xt "-27900,12500,-22000,13500"
st "rx_link_idly_o"
ju 2
blo "-22000,13300"
tm "WireNameMgr"
)
)
)
*227 (SaComponent
uid 30973,0
optionalChildren [
*228 (CptPort
uid 30941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,11625,27750,12375"
)
tg (CPTG
uid 30943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 30944,0
va (VaSet
)
xt "22400,11500,26000,12500"
st "ddrdata_i"
ju 2
blo "26000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
suid 1,0
)
)
)
*229 (CptPort
uid 30945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30946,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,3625,15000,4375"
)
tg (CPTG
uid 30947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30948,0
va (VaSet
)
xt "16000,3500,17000,4500"
st "clk"
blo "16000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*230 (CptPort
uid 30949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,4625,15000,5375"
)
tg (CPTG
uid 30951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30952,0
va (VaSet
)
xt "16000,4500,17000,5500"
st "rst"
blo "16000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 3,0
)
)
)
*231 (CptPort
uid 30953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30954,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 30955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30956,0
va (VaSet
)
xt "16000,11500,19900,12500"
st "stream0_o"
blo "16000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
suid 8,0
)
)
)
*232 (CptPort
uid 30957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 30959,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30960,0
va (VaSet
)
xt "16000,12500,19900,13500"
st "stream1_o"
blo "16000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
suid 9,0
)
)
)
*233 (CptPort
uid 30961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30962,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,13625,15000,14375"
)
tg (CPTG
uid 30963,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30964,0
va (VaSet
)
xt "16000,13500,25900,14500"
st "dbg_ddrdata_idelayed_o"
blo "16000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
suid 10,0
)
)
)
*234 (CptPort
uid 30969,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30970,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,6625,15000,7375"
)
tg (CPTG
uid 30971,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30972,0
va (VaSet
)
xt "16000,6500,20700,7500"
st "idelay_ctl_i"
blo "16000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 14,0
)
)
)
*235 (CptPort
uid 32102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32103,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,8625,15000,9375"
)
tg (CPTG
uid 32104,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32105,0
va (VaSet
)
xt "16000,8500,21000,9500"
st "loopdata0_i"
blo "16000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
suid 15,0
)
)
)
*236 (CptPort
uid 32106,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32107,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,9625,15000,10375"
)
tg (CPTG
uid 32108,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32109,0
va (VaSet
)
xt "16000,9500,21000,10500"
st "loopdata1_i"
blo "16000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
suid 16,0
)
)
)
]
shape (Rectangle
uid 30974,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,3000,27000,15000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 30975,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
uid 30976,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,3000,21550,4000"
st "hsio"
blo "19850,3800"
tm "BdLibraryNameMgr"
)
*238 (Text
uid 30977,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,4000,25350,5000"
st "idelay_block"
blo "19850,4800"
tm "CptNameMgr"
)
*239 (Text
uid 30978,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,5000,24550,6000"
st "Uidelayblk"
blo "19850,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 30979,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 30980,0
text (MLText
uid 30981,0
va (VaSet
)
xt "15000,2000,30500,3000"
st "LINK_ID = 1+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "1+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*240 (Net
uid 30992,0
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 411,0
)
declText (MLText
uid 30993,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-64000,-19200,-53400,-16800"
st "-- registers
reg            : t_reg_bus"
)
)
*241 (PortIoIn
uid 30994,0
shape (CompositeShape
uid 30995,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 30996,0
sl 0
ro 270
xt "-63000,-34375,-61500,-33625"
)
(Line
uid 30997,0
sl 0
ro 270
xt "-61500,-34000,-61000,-34000"
pts [
"-61500,-34000"
"-61000,-34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 30998,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30999,0
va (VaSet
isHidden 1
)
xt "-65200,-34500,-64000,-33500"
st "reg"
ju 2
blo "-64000,-33700"
tm "WireNameMgr"
)
)
)
*242 (Net
uid 32464,0
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 414,0
)
declText (MLText
uid 32465,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,11400,1200"
st "coml0_i        : std_logic"
)
)
*243 (Net
uid 32466,0
decl (Decl
n "coml0_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 14
suid 415,0
)
declText (MLText
uid 32467,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,34100,1200"
st "coml0_po       : std_logic -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
)
)
*244 (Net
uid 32468,0
decl (Decl
n "coml0_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 13
suid 416,0
)
declText (MLText
uid 32469,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,34600,1200"
st "coml0_no       : std_logic -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
)
)
*245 (Net
uid 32476,0
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
suid 417,0
)
declText (MLText
uid 32477,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14200,2400"
st "--dbg_sig_o  : out    std_logic;
dbg_coml0_o    : std_logic"
)
)
*246 (SaComponent
uid 32822,0
optionalChildren [
*247 (CptPort
uid 32831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-22375,15000,-21625"
)
tg (CPTG
uid 32833,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32834,0
va (VaSet
)
xt "16000,-22500,16600,-21500"
st "C"
blo "16000,-21700"
)
)
thePort (LogicalPort
decl (Decl
n "C"
t "std_ulogic"
o 2
)
)
)
*248 (CptPort
uid 32835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,-21375,27750,-20625"
)
tg (CPTG
uid 32837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32838,0
va (VaSet
)
xt "25400,-21500,26000,-20500"
st "Q"
ju 2
blo "26000,-20700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Q"
t "std_ulogic"
o 1
)
)
)
*249 (CptPort
uid 32839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-20375,15000,-19625"
)
tg (CPTG
uid 32841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32842,0
va (VaSet
)
xt "16000,-20500,17100,-19500"
st "D1"
blo "16000,-19700"
)
)
thePort (LogicalPort
decl (Decl
n "D1"
t "std_ulogic"
o 4
)
)
)
*250 (CptPort
uid 32843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-19375,15000,-18625"
)
tg (CPTG
uid 32845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32846,0
va (VaSet
)
xt "16000,-19500,17100,-18500"
st "D2"
blo "16000,-18700"
)
)
thePort (LogicalPort
decl (Decl
n "D2"
t "std_ulogic"
o 5
)
)
)
*251 (CptPort
uid 32847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-21375,15000,-20625"
)
tg (CPTG
uid 32849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32850,0
va (VaSet
)
xt "16000,-21500,17200,-20500"
st "CE"
blo "16000,-20700"
)
)
thePort (LogicalPort
decl (Decl
n "CE"
t "std_ulogic"
o 3
)
)
)
*252 (CptPort
uid 32851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-17375,15000,-16625"
)
tg (CPTG
uid 32853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32854,0
va (VaSet
)
xt "16000,-17500,16600,-16500"
st "S"
blo "16000,-16700"
)
)
thePort (LogicalPort
decl (Decl
n "S"
t "std_ulogic"
o 7
)
)
)
*253 (CptPort
uid 32855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-18375,15000,-17625"
)
tg (CPTG
uid 32857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32858,0
va (VaSet
)
xt "16000,-18500,16600,-17500"
st "R"
blo "16000,-17700"
)
)
thePort (LogicalPort
decl (Decl
n "R"
t "std_ulogic"
o 6
)
)
)
]
shape (Rectangle
uid 32823,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-23000,27000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 32824,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 32825,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-23000,21300,-22000"
st "unisim"
blo "18700,-22200"
tm "BdLibraryNameMgr"
)
*255 (Text
uid 32826,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-22000,21100,-21000"
st "ODDR"
blo "18700,-21200"
tm "CptNameMgr"
)
*256 (Text
uid 32827,0
va (VaSet
font "helvetica,8,1"
)
xt "18700,-21000,21600,-20000"
st "Uoddr1"
blo "18700,-20200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32828,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32829,0
text (MLText
uid 32830,0
va (VaSet
font "clean,8,0"
)
xt "15000,-25400,36500,-23000"
st "DDR_CLK_EDGE = \"SAME_EDGE\"    ( string )  
INIT         = '0'            ( bit    )  
SRTYPE       = \"SYNC\"         ( string )  "
)
header ""
)
elements [
(GiElement
name "DDR_CLK_EDGE"
type "string"
value "\"SAME_EDGE\""
)
(GiElement
name "INIT"
type "bit"
value "'0'"
)
(GiElement
name "SRTYPE"
type "string"
value "\"SYNC\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*257 (Frame
uid 32905,0
shape (RectFrame
uid 32906,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "-1000,-27000,36000,-15000"
)
title (TextAssociate
uid 32907,0
ps "TopLeftStrategy"
text (MLText
uid 32908,0
va (VaSet
font "charter,10,0"
)
xt "-1450,-28600,15450,-27400"
st "gdo2: FOR c IN 0 TO 7 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 32909,0
ps "TopLeftStrategy"
shape (Rectangle
uid 32910,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "-500,-26800,500,-25200"
)
num (Text
uid 32911,0
va (VaSet
font "charter,10,0"
)
xt "-300,-26600,300,-25400"
st "9"
blo "-300,-25600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 32912,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*258 (Text
uid 32913,0
va (VaSet
font "charter,10,1"
)
xt "27000,-15000,38200,-13700"
st "Frame Declarations"
blo "27000,-14000"
)
*259 (MLText
uid 32914,0
va (VaSet
font "charter,10,0"
)
xt "27000,-13700,27000,-13700"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "7"
)
*260 (SaComponent
uid 32915,0
optionalChildren [
*261 (CptPort
uid 32924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32925,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,12625,41750,13375"
)
tg (CPTG
uid 32926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32927,0
va (VaSet
)
xt "39200,12500,40000,13500"
st "IB"
ju 2
blo "40000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*262 (CptPort
uid 32928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32929,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,11625,41750,12375"
)
tg (CPTG
uid 32930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32931,0
va (VaSet
)
xt "39800,11500,40000,12500"
st "I"
ju 2
blo "40000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*263 (CptPort
uid 32932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32933,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,11625,36000,12375"
)
tg (CPTG
uid 32934,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 32935,0
va (VaSet
)
xt "37000,11500,37600,12500"
st "O"
blo "37000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 32916,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,11000,41000,14000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 32917,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*264 (Text
uid 32918,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,12000,39050,13000"
st "unisim"
blo "36450,12800"
tm "BdLibraryNameMgr"
)
*265 (Text
uid 32919,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,13000,39550,14000"
st "IBUFDS"
blo "36450,13800"
tm "CptNameMgr"
)
*266 (Text
uid 32920,0
va (VaSet
font "helvetica,8,1"
)
xt "36450,13000,37750,14000"
st "Uib"
blo "36450,13800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 32921,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 32922,0
text (MLText
uid 32923,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "33000,7000,57000,11000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*267 (CommentText
uid 33126,0
shape (Rectangle
uid 33127,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "42000,4000,48000,6000"
)
oxt "0,0,15000,5000"
text (MLText
uid 33128,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "42200,4200,47600,5400"
st "
1, 4, 7, 10
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
)
*268 (SaComponent
uid 33467,0
optionalChildren [
*269 (CptPort
uid 33476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33477,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,26625,27750,27375"
)
tg (CPTG
uid 33478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33479,0
va (VaSet
)
xt "22400,26500,26000,27500"
st "ddrdata_i"
ju 2
blo "26000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*270 (CptPort
uid 33480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 33482,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33483,0
va (VaSet
)
xt "16000,18500,17000,19500"
st "clk"
blo "16000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*271 (CptPort
uid 33484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,19625,15000,20375"
)
tg (CPTG
uid 33486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33487,0
va (VaSet
)
xt "16000,19500,17000,20500"
st "rst"
blo "16000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*272 (CptPort
uid 33488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 33490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33491,0
va (VaSet
)
xt "16000,26500,19900,27500"
st "stream0_o"
blo "16000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*273 (CptPort
uid 33492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33493,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 33494,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33495,0
va (VaSet
)
xt "16000,27500,19900,28500"
st "stream1_o"
blo "16000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*274 (CptPort
uid 33496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33497,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,28625,15000,29375"
)
tg (CPTG
uid 33498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33499,0
va (VaSet
)
xt "16000,28500,25900,29500"
st "dbg_ddrdata_idelayed_o"
blo "16000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*275 (CptPort
uid 33500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 33502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33503,0
va (VaSet
)
xt "16000,21500,20700,22500"
st "idelay_ctl_i"
blo "16000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*276 (CptPort
uid 33504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 33506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33507,0
va (VaSet
)
xt "16000,23500,21000,24500"
st "loopdata0_i"
blo "16000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
)
)
)
*277 (CptPort
uid 33508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 33510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33511,0
va (VaSet
)
xt "16000,24500,21000,25500"
st "loopdata1_i"
blo "16000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 33468,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,18000,27000,30000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 33469,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*278 (Text
uid 33470,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,18000,21550,19000"
st "hsio"
blo "19850,18800"
tm "BdLibraryNameMgr"
)
*279 (Text
uid 33471,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,19000,25350,20000"
st "idelay_block"
blo "19850,19800"
tm "CptNameMgr"
)
*280 (Text
uid 33472,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,20000,25050,21000"
st "Uidelayblk1"
blo "19850,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33473,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33474,0
text (MLText
uid 33475,0
va (VaSet
)
xt "15000,17000,30500,18000"
st "LINK_ID = 4+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "4+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*281 (SaComponent
uid 33512,0
optionalChildren [
*282 (CptPort
uid 33521,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33522,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,27625,41750,28375"
)
tg (CPTG
uid 33523,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33524,0
va (VaSet
)
xt "39200,27500,40000,28500"
st "IB"
ju 2
blo "40000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*283 (CptPort
uid 33525,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33526,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,26625,41750,27375"
)
tg (CPTG
uid 33527,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33528,0
va (VaSet
)
xt "39800,26500,40000,27500"
st "I"
ju 2
blo "40000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*284 (CptPort
uid 33529,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33530,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,26625,36000,27375"
)
tg (CPTG
uid 33531,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33532,0
va (VaSet
)
xt "37000,26500,37600,27500"
st "O"
blo "37000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 33513,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,26000,41000,29000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33514,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*285 (Text
uid 33515,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,27000,39050,28000"
st "unisim"
blo "36450,27800"
tm "BdLibraryNameMgr"
)
*286 (Text
uid 33516,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,28000,39550,29000"
st "IBUFDS"
blo "36450,28800"
tm "CptNameMgr"
)
*287 (Text
uid 33517,0
va (VaSet
font "helvetica,8,1"
)
xt "36450,28000,38250,29000"
st "Uib1"
blo "36450,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33518,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33519,0
text (MLText
uid 33520,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "33000,22000,57000,26000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*288 (SaComponent
uid 33599,0
optionalChildren [
*289 (CptPort
uid 33608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33609,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,41625,27750,42375"
)
tg (CPTG
uid 33610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33611,0
va (VaSet
)
xt "22400,41500,26000,42500"
st "ddrdata_i"
ju 2
blo "26000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*290 (CptPort
uid 33612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,33625,15000,34375"
)
tg (CPTG
uid 33614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33615,0
va (VaSet
)
xt "16000,33500,17000,34500"
st "clk"
blo "16000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*291 (CptPort
uid 33616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,34625,15000,35375"
)
tg (CPTG
uid 33618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33619,0
va (VaSet
)
xt "16000,34500,17000,35500"
st "rst"
blo "16000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*292 (CptPort
uid 33620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33621,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 33622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33623,0
va (VaSet
)
xt "16000,41500,19900,42500"
st "stream0_o"
blo "16000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*293 (CptPort
uid 33624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 33626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33627,0
va (VaSet
)
xt "16000,42500,19900,43500"
st "stream1_o"
blo "16000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*294 (CptPort
uid 33628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33629,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 33630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33631,0
va (VaSet
)
xt "16000,43500,25900,44500"
st "dbg_ddrdata_idelayed_o"
blo "16000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*295 (CptPort
uid 33632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 33634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33635,0
va (VaSet
)
xt "16000,36500,20700,37500"
st "idelay_ctl_i"
blo "16000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*296 (CptPort
uid 33636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 33638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33639,0
va (VaSet
)
xt "16000,38500,21000,39500"
st "loopdata0_i"
blo "16000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
)
)
)
*297 (CptPort
uid 33640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 33642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33643,0
va (VaSet
)
xt "16000,39500,21000,40500"
st "loopdata1_i"
blo "16000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 33600,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,33000,27000,45000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 33601,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
uid 33602,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,33000,21550,34000"
st "hsio"
blo "19850,33800"
tm "BdLibraryNameMgr"
)
*299 (Text
uid 33603,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,34000,25350,35000"
st "idelay_block"
blo "19850,34800"
tm "CptNameMgr"
)
*300 (Text
uid 33604,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,35000,25050,36000"
st "Uidelayblk2"
blo "19850,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33605,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33606,0
text (MLText
uid 33607,0
va (VaSet
)
xt "15000,32000,30500,33000"
st "LINK_ID = 7+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "7+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*301 (SaComponent
uid 33644,0
optionalChildren [
*302 (CptPort
uid 33653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,42625,41750,43375"
)
tg (CPTG
uid 33655,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33656,0
va (VaSet
)
xt "39200,42500,40000,43500"
st "IB"
ju 2
blo "40000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*303 (CptPort
uid 33657,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33658,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,41625,41750,42375"
)
tg (CPTG
uid 33659,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33660,0
va (VaSet
)
xt "39800,41500,40000,42500"
st "I"
ju 2
blo "40000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*304 (CptPort
uid 33661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,41625,36000,42375"
)
tg (CPTG
uid 33663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33664,0
va (VaSet
)
xt "37000,41500,37600,42500"
st "O"
blo "37000,42300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 33645,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,41000,41000,44000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33646,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 33647,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,42000,39050,43000"
st "unisim"
blo "36450,42800"
tm "BdLibraryNameMgr"
)
*306 (Text
uid 33648,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,43000,39550,44000"
st "IBUFDS"
blo "36450,43800"
tm "CptNameMgr"
)
*307 (Text
uid 33649,0
va (VaSet
font "helvetica,8,1"
)
xt "36450,43000,38250,44000"
st "Uib2"
blo "36450,43800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33650,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33651,0
text (MLText
uid 33652,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "33000,37000,57000,41000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*308 (SaComponent
uid 33731,0
optionalChildren [
*309 (CptPort
uid 33740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27000,56625,27750,57375"
)
tg (CPTG
uid 33742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33743,0
va (VaSet
)
xt "22400,56500,26000,57500"
st "ddrdata_i"
ju 2
blo "26000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*310 (CptPort
uid 33744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,48625,15000,49375"
)
tg (CPTG
uid 33746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33747,0
va (VaSet
)
xt "16000,48500,17000,49500"
st "clk"
blo "16000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*311 (CptPort
uid 33748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,49625,15000,50375"
)
tg (CPTG
uid 33750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33751,0
va (VaSet
)
xt "16000,49500,17000,50500"
st "rst"
blo "16000,50300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*312 (CptPort
uid 33752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33753,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,56625,15000,57375"
)
tg (CPTG
uid 33754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33755,0
va (VaSet
)
xt "16000,56500,19900,57500"
st "stream0_o"
blo "16000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*313 (CptPort
uid 33756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33757,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,57625,15000,58375"
)
tg (CPTG
uid 33758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33759,0
va (VaSet
)
xt "16000,57500,19900,58500"
st "stream1_o"
blo "16000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*314 (CptPort
uid 33760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,58625,15000,59375"
)
tg (CPTG
uid 33762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33763,0
va (VaSet
)
xt "16000,58500,25900,59500"
st "dbg_ddrdata_idelayed_o"
blo "16000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*315 (CptPort
uid 33764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,51625,15000,52375"
)
tg (CPTG
uid 33766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33767,0
va (VaSet
)
xt "16000,51500,20700,52500"
st "idelay_ctl_i"
blo "16000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*316 (CptPort
uid 33768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,53625,15000,54375"
)
tg (CPTG
uid 33770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33771,0
va (VaSet
)
xt "16000,53500,21000,54500"
st "loopdata0_i"
blo "16000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
)
)
)
*317 (CptPort
uid 33772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,54625,15000,55375"
)
tg (CPTG
uid 33774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33775,0
va (VaSet
)
xt "16000,54500,21000,55500"
st "loopdata1_i"
blo "16000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 33732,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,48000,27000,60000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 33733,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
uid 33734,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,48000,21550,49000"
st "hsio"
blo "19850,48800"
tm "BdLibraryNameMgr"
)
*319 (Text
uid 33735,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,49000,25350,50000"
st "idelay_block"
blo "19850,49800"
tm "CptNameMgr"
)
*320 (Text
uid 33736,0
va (VaSet
font "helvetica,8,1"
)
xt "19850,50000,25050,51000"
st "Uidelayblk3"
blo "19850,50800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33737,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33738,0
text (MLText
uid 33739,0
va (VaSet
)
xt "15000,47000,31000,48000"
st "LINK_ID = 10+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "10+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*321 (SaComponent
uid 33776,0
optionalChildren [
*322 (CptPort
uid 33785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33786,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,57625,41750,58375"
)
tg (CPTG
uid 33787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33788,0
va (VaSet
)
xt "39200,57500,40000,58500"
st "IB"
ju 2
blo "40000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*323 (CptPort
uid 33789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33790,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41000,56625,41750,57375"
)
tg (CPTG
uid 33791,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 33792,0
va (VaSet
)
xt "39800,56500,40000,57500"
st "I"
ju 2
blo "40000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*324 (CptPort
uid 33793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 33794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35250,56625,36000,57375"
)
tg (CPTG
uid 33795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 33796,0
va (VaSet
)
xt "37000,56500,37600,57500"
st "O"
blo "37000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 33777,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "36000,56000,41000,59000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33778,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*325 (Text
uid 33779,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,57000,39050,58000"
st "unisim"
blo "36450,57800"
tm "BdLibraryNameMgr"
)
*326 (Text
uid 33780,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "36450,58000,39550,59000"
st "IBUFDS"
blo "36450,58800"
tm "CptNameMgr"
)
*327 (Text
uid 33781,0
va (VaSet
font "helvetica,8,1"
)
xt "36450,58000,38250,59000"
st "Uib3"
blo "36450,58800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 33782,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 33783,0
text (MLText
uid 33784,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "33000,52000,57000,56000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*328 (HdlText
uid 33869,0
optionalChildren [
*329 (EmbeddedText
uid 33874,0
commentText (CommentText
uid 33875,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 33876,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "70000,30000,82000,54000"
)
oxt "0,0,18000,5000"
text (MLText
uid 33877,0
va (VaSet
font "clean,8,0"
)
xt "70200,30200,81700,49400"
st "
rx_strm_o(0) <= '0';
rx_strm_o(1) <= '0';


--rx_strm_o(4) <= '0';
--rx_strm_o(5) <= '0';
rx_strm_o(6) <= '0';
rx_strm_o(7) <= '0';


rx_strm_o(10) <= '0';
rx_strm_o(11) <= '0';
rx_strm_o(12) <= '0';
rx_strm_o(13) <= '0';


rx_strm_o(16) <= '0';
rx_strm_o(17) <= '0';
rx_strm_o(18) <= '0';
rx_strm_o(19) <= '0';


rx_strm_o(22) <= '0';
rx_strm_o(23) <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 24000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 33870,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "69000,29000,84000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33871,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 33872,0
va (VaSet
font "charter,8,0"
)
xt "69300,29000,70700,30000"
st "eb3"
blo "69300,29800"
tm "HdlTextNameMgr"
)
*331 (Text
uid 33873,0
va (VaSet
font "charter,8,0"
)
xt "69300,30000,69800,31000"
st "3"
blo "69300,30800"
tm "HdlTextNumberMgr"
)
]
)
)
*332 (HdlText
uid 33878,0
optionalChildren [
*333 (EmbeddedText
uid 33883,0
commentText (CommentText
uid 33884,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 33885,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "88000,30000,102000,43000"
)
oxt "0,0,18000,5000"
text (MLText
uid 33886,0
va (VaSet
font "clean,8,0"
)
xt "88200,30200,102200,39800"
st "
rx_link_idly_o(0) <= '0';

--rx_link_idly_o(2) <= '0';
rx_link_idly_o(3) <= '0';

rx_link_idly_o(5) <= '0';
rx_link_idly_o(6) <= '0';

rx_link_idly_o(8) <= '0';
rx_link_idly_o(9) <= '0';

rx_link_idly_o(11) <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 13000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 33879,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "87000,29000,103000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33880,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*334 (Text
uid 33881,0
va (VaSet
font "charter,8,0"
)
xt "87300,29000,88700,30000"
st "eb4"
blo "87300,29800"
tm "HdlTextNameMgr"
)
*335 (Text
uid 33882,0
va (VaSet
font "charter,8,0"
)
xt "87300,30000,87800,31000"
st "4"
blo "87300,30800"
tm "HdlTextNumberMgr"
)
]
)
)
*336 (HdlText
uid 34321,0
optionalChildren [
*337 (EmbeddedText
uid 34326,0
commentText (CommentText
uid 34327,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 34328,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "82000,-37000,121000,-16000"
)
oxt "0,0,18000,5000"
text (MLText
uid 34329,0
va (VaSet
font "clean,8,0"
)
xt "82200,-36800,118700,-21600"
st "
-- eb5 5 --------------------------
dat_pio(19) <= '0';
dat_nio(19) <= '0';  -- 49 D19M
--t_pio(18)          -- 48 D18P
dat_nio(18) <= '0';  -- 47 D18M
dat_pio(17) <= '0';  -- 46 D17P
dat_nio(17) <= '0';  -- 45 D17M
dat_pio(16) <= '0';  -- 44 D16P
dat_nio(16) <= '0';  -- 43 D16M

dat_pio(15) <= reg(R_DRV_CONF)( 8); -- rst_ext        -- 42 D15P, VIO20P
dat_nio(15) <= reg(R_DRV_CONF)( 7); -- tmu_coml0_swap -- 41 D15M, VIO20M
dat_pio(14) <= reg(R_DRV_CONF)( 6); --                -- 40 D14P, VIO19P
dat_nio(14) <= reg(R_DRV_CONF)( 5); --                -- 39 D14M, VIO19M
dat_pio(13) <= reg(R_DRV_CONF)( 4); --                -- 38 D13P, VIO18P
dat_nio(13) <= reg(R_DRV_CONF)( 3); --                -- 37 D13M, VIO18M
dat_pio(12) <= reg(R_DRV_CONF)( 2); --                -- 36 D12P, VIO17P
dat_nio(12) <= reg(R_DRV_CONF)( 1); --                -- 35 D12M, VIO17M
dat_pio(11) <= reg(R_DRV_CONF)( 0); --                -- 34 D11P, VIO16P

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 21000
visibleWidth 39000
)
)
)
]
shape (Rectangle
uid 34322,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "81000,-38000,99000,-27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 34323,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*338 (Text
uid 34324,0
va (VaSet
font "charter,8,0"
)
xt "81300,-38000,82700,-37000"
st "eb5"
blo "81300,-37200"
tm "HdlTextNameMgr"
)
*339 (Text
uid 34325,0
va (VaSet
font "charter,8,0"
)
xt "81300,-37000,81800,-36000"
st "5"
blo "81300,-36200"
tm "HdlTextNumberMgr"
)
]
)
)
*340 (PortIoIn
uid 34340,0
shape (CompositeShape
uid 34341,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 34342,0
sl 0
ro 270
xt "-63250,-41375,-61750,-40625"
)
(Line
uid 34343,0
sl 0
ro 270
xt "-61750,-41000,-61250,-41000"
pts [
"-61750,-41000"
"-61250,-41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 34344,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34345,0
va (VaSet
isHidden 1
)
xt "-67500,-41500,-64000,-40500"
st "rst_drv_i"
ju 2
blo "-64000,-40700"
tm "WireNameMgr"
)
)
)
*341 (Net
uid 34348,0
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 422,0
)
declText (MLText
uid 34349,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,11100,1200"
st "rst_drv_i      : std_logic"
)
)
*342 (SaComponent
uid 34571,0
optionalChildren [
*343 (CptPort
uid 34580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34581,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "89000,17625,89750,18375"
)
tg (CPTG
uid 34582,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34583,0
va (VaSet
)
xt "84400,17500,88000,18500"
st "ddrdata_i"
ju 2
blo "88000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*344 (CptPort
uid 34584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,9625,77000,10375"
)
tg (CPTG
uid 34586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34587,0
va (VaSet
)
xt "78000,9500,79000,10500"
st "clk"
blo "78000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*345 (CptPort
uid 34588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,10625,77000,11375"
)
tg (CPTG
uid 34590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34591,0
va (VaSet
)
xt "78000,10500,79000,11500"
st "rst"
blo "78000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*346 (CptPort
uid 34592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34593,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,17625,77000,18375"
)
tg (CPTG
uid 34594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34595,0
va (VaSet
)
xt "78000,17500,81900,18500"
st "stream0_o"
blo "78000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*347 (CptPort
uid 34596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34597,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,18625,77000,19375"
)
tg (CPTG
uid 34598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34599,0
va (VaSet
)
xt "78000,18500,81900,19500"
st "stream1_o"
blo "78000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*348 (CptPort
uid 34600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34601,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,19625,77000,20375"
)
tg (CPTG
uid 34602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34603,0
va (VaSet
)
xt "78000,19500,87900,20500"
st "dbg_ddrdata_idelayed_o"
blo "78000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*349 (CptPort
uid 34604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,12625,77000,13375"
)
tg (CPTG
uid 34606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34607,0
va (VaSet
)
xt "78000,12500,82700,13500"
st "idelay_ctl_i"
blo "78000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*350 (CptPort
uid 34608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,14625,77000,15375"
)
tg (CPTG
uid 34610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34611,0
va (VaSet
)
xt "78000,14500,83000,15500"
st "loopdata0_i"
blo "78000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
)
)
)
*351 (CptPort
uid 34612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,15625,77000,16375"
)
tg (CPTG
uid 34614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34615,0
va (VaSet
)
xt "78000,15500,83000,16500"
st "loopdata1_i"
blo "78000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 34572,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,9000,89000,21000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 34573,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 34574,0
va (VaSet
font "helvetica,8,1"
)
xt "81850,9000,83550,10000"
st "hsio"
blo "81850,9800"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 34575,0
va (VaSet
font "helvetica,8,1"
)
xt "81850,10000,87350,11000"
st "idelay_block"
blo "81850,10800"
tm "CptNameMgr"
)
*354 (Text
uid 34576,0
va (VaSet
font "helvetica,8,1"
)
xt "81850,11000,87050,12000"
st "Uidelayblk4"
blo "81850,11800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34577,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34578,0
text (MLText
uid 34579,0
va (VaSet
)
xt "77000,8000,93000,9000"
st "LINK_ID = 20+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "20+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*355 (SaComponent
uid 34616,0
optionalChildren [
*356 (CptPort
uid 34625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34626,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,18625,103750,19375"
)
tg (CPTG
uid 34627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34628,0
va (VaSet
)
xt "101200,18500,102000,19500"
st "IB"
ju 2
blo "102000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*357 (CptPort
uid 34629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34630,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,17625,103750,18375"
)
tg (CPTG
uid 34631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 34632,0
va (VaSet
)
xt "101800,17500,102000,18500"
st "I"
ju 2
blo "102000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*358 (CptPort
uid 34633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 34634,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "97250,17625,98000,18375"
)
tg (CPTG
uid 34635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34636,0
va (VaSet
)
xt "99000,17500,99600,18500"
st "O"
blo "99000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 34617,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "98000,17000,103000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 34618,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*359 (Text
uid 34619,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "98450,18000,101050,19000"
st "unisim"
blo "98450,18800"
tm "BdLibraryNameMgr"
)
*360 (Text
uid 34620,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "98450,19000,101550,20000"
st "IBUFDS"
blo "98450,19800"
tm "CptNameMgr"
)
*361 (Text
uid 34621,0
va (VaSet
font "helvetica,8,1"
)
xt "98450,19000,100250,20000"
st "Uib4"
blo "98450,19800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 34622,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 34623,0
text (MLText
uid 34624,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "95000,13000,119000,17000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*362 (CommentText
uid 36943,0
shape (Rectangle
uid 36944,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "77000,5000,96000,7000"
)
oxt "0,0,15000,5000"
text (MLText
uid 36945,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "77200,5200,86700,6400"
st "
TMU link on Driver
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 19000
)
)
*363 (HdlText
uid 37564,0
optionalChildren [
*364 (EmbeddedText
uid 37569,0
commentText (CommentText
uid 37570,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 37571,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-53000,-24000,-27000,-23000"
)
oxt "0,0,18000,5000"
text (MLText
uid 37572,0
va (VaSet
font "clean,8,0"
)
xt "-52800,-23800,-30300,-23000"
st "
rawout_en <= reg(R_CONTROL1)(CTL_RAWOUT_EN);
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 1000
visibleWidth 26000
)
)
)
]
shape (Buf
uid 37565,0
ro 90
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-41000,-23000,-38000,-19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 37566,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 37567,0
va (VaSet
font "charter,8,0"
)
xt "-40700,-22000,-39300,-21000"
st "eb6"
blo "-40700,-21200"
tm "HdlTextNameMgr"
)
*366 (Text
uid 37568,0
va (VaSet
font "charter,8,0"
)
xt "-40700,-21000,-40200,-20000"
st "6"
blo "-40700,-20200"
tm "HdlTextNumberMgr"
)
]
)
)
*367 (Net
uid 37593,0
decl (Decl
n "rawout_en"
t "std_logic"
o 36
suid 446,0
)
declText (MLText
uid 37594,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,14900,1200"
st "signal rawout_en      : std_logic"
)
)
*368 (MWC
uid 38532,0
optionalChildren [
*369 (CptPort
uid 38541,0
optionalChildren [
*370 (Line
uid 38546,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,72000,95000,72000"
pts [
"95000,72000"
"94000,72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38542,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,71625,95750,72375"
)
tg (CPTG
uid 38543,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38544,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,71500,273250,72400"
st "din"
ju 2
blo "273250,72200"
)
s (Text
uid 38545,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,72400,273250,72400"
ju 2
blo "273250,72400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*371 (CptPort
uid 38547,0
optionalChildren [
*372 (Line
uid 38552,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,72000,91000,72000"
pts [
"90000,72000"
"91000,72000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38548,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,71625,90000,72375"
)
tg (CPTG
uid 38549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38550,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,71500,271250,72400"
st "dout"
blo "269250,72200"
)
s (Text
uid 38551,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,72400,269250,72400"
blo "269250,72400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 21
)
)
)
*373 (Grouping
uid 38553,0
optionalChildren [
*374 (CommentGraphic
uid 38555,0
shape (CustomPolygon
pts [
"94000,70000"
"94000,74000"
"91000,72000"
"94000,70000"
]
uid 38556,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,70000,94000,74000"
)
oxt "7000,6000,10000,10000"
)
*375 (CommentText
uid 38557,0
shape (Rectangle
uid 38558,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,71000,94000,73000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 38559,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,71550,93875,72450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 38554,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,70000,94000,74000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 38533,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,70000,95000,74000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 38534,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 38535,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,72200,97650,73200"
st "moduleware"
blo "92350,73000"
)
*377 (Text
uid 38536,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,73100,93950,74100"
st "buff"
blo "92350,73900"
)
*378 (Text
uid 38537,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,73200,93950,74200"
st "U_9"
blo "92350,74000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 38538,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 38539,0
text (MLText
uid 38540,0
va (VaSet
font "clean,8,0"
)
xt "87000,51300,87000,51300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*379 (MWC
uid 38560,0
optionalChildren [
*380 (CptPort
uid 38569,0
optionalChildren [
*381 (Line
uid 38574,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,73000,95000,73000"
pts [
"95000,73000"
"94000,73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38570,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,72625,95750,73375"
)
tg (CPTG
uid 38571,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38572,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,72500,273250,73400"
st "din"
ju 2
blo "273250,73200"
)
s (Text
uid 38573,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,73400,273250,73400"
ju 2
blo "273250,73400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*382 (CptPort
uid 38575,0
optionalChildren [
*383 (Line
uid 38580,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,73000,91000,73000"
pts [
"90000,73000"
"91000,73000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38576,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,72625,90000,73375"
)
tg (CPTG
uid 38577,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38578,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,72500,271250,73400"
st "dout"
blo "269250,73200"
)
s (Text
uid 38579,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,73400,269250,73400"
blo "269250,73400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 21
)
)
)
*384 (Grouping
uid 38581,0
optionalChildren [
*385 (CommentGraphic
uid 38583,0
shape (CustomPolygon
pts [
"94000,71000"
"94000,75000"
"91000,73000"
"94000,71000"
]
uid 38584,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,71000,94000,75000"
)
oxt "7000,6000,10000,10000"
)
*386 (CommentText
uid 38585,0
shape (Rectangle
uid 38586,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,72000,94000,74000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 38587,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,72550,93875,73450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 38582,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,71000,94000,75000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 38561,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,71000,95000,75000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 38562,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*387 (Text
uid 38563,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,73200,97650,74200"
st "moduleware"
blo "92350,74000"
)
*388 (Text
uid 38564,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,74100,93950,75100"
st "buff"
blo "92350,74900"
)
*389 (Text
uid 38565,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,74200,94450,75200"
st "U_12"
blo "92350,75000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 38566,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 38567,0
text (MLText
uid 38568,0
va (VaSet
font "clean,8,0"
)
xt "87000,52300,87000,52300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*390 (MWC
uid 38588,0
optionalChildren [
*391 (CptPort
uid 38597,0
optionalChildren [
*392 (Line
uid 38602,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "94000,75000,95000,75000"
pts [
"95000,75000"
"94000,75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38598,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "95000,74625,95750,75375"
)
tg (CPTG
uid 38599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 38600,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "271750,74500,273250,75400"
st "din"
ju 2
blo "273250,75200"
)
s (Text
uid 38601,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "273250,75400,273250,75400"
ju 2
blo "273250,75400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 27
)
)
)
*393 (CptPort
uid 38603,0
optionalChildren [
*394 (Line
uid 38608,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "90000,75000,91000,75000"
pts [
"90000,75000"
"91000,75000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 38604,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "89250,74625,90000,75375"
)
tg (CPTG
uid 38605,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38606,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "269250,74500,271250,75400"
st "dout"
blo "269250,75200"
)
s (Text
uid 38607,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "269250,75400,269250,75400"
blo "269250,75400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 20
)
)
)
*395 (Grouping
uid 38609,0
optionalChildren [
*396 (CommentGraphic
uid 38611,0
shape (CustomPolygon
pts [
"94000,73000"
"94000,77000"
"91000,75000"
"94000,73000"
]
uid 38612,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "91000,73000,94000,77000"
)
oxt "7000,6000,10000,10000"
)
*397 (CommentText
uid 38613,0
shape (Rectangle
uid 38614,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "65535,65535,65535"
)
xt "91750,74000,94000,76000"
)
oxt "7750,7000,10000,9000"
text (MLText
uid 38615,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "91875,74550,93875,75450"
st "
Buff
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2250
)
position 4
ignorePrefs 1
)
]
shape (GroupingShape
uid 38610,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "91000,73000,94000,77000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 38589,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "90000,73000,95000,77000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 38590,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*398 (Text
uid 38591,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,75200,97650,76200"
st "moduleware"
blo "92350,76000"
)
*399 (Text
uid 38592,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,76100,93950,77100"
st "buff"
blo "92350,76900"
)
*400 (Text
uid 38593,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "92350,76200,94450,77200"
st "U_13"
blo "92350,77000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 38594,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 38595,0
text (MLText
uid 38596,0
va (VaSet
font "clean,8,0"
)
xt "87000,54300,87000,54300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*401 (Frame
uid 38616,0
shape (RectFrame
uid 38617,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "70000,69000,104000,78000"
)
title (TextAssociate
uid 38618,0
ps "TopLeftStrategy"
text (MLText
uid 38619,0
va (VaSet
font "charter,10,0"
)
xt "69750,67400,88850,68600"
st "gdo3: FOR ni2 IN 21 TO 23 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 38620,0
ps "TopLeftStrategy"
shape (Rectangle
uid 38621,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "70500,69200,71500,70800"
)
num (Text
uid 38622,0
va (VaSet
font "charter,10,0"
)
xt "70400,69400,71600,70600"
st "10"
blo "70400,70400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 38623,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*402 (Text
uid 38624,0
va (VaSet
font "charter,10,1"
)
xt "95000,78000,106200,79300"
st "Frame Declarations"
blo "95000,79000"
)
*403 (MLText
uid 38625,0
va (VaSet
font "charter,10,0"
)
xt "95000,79300,95000,79300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "21"
rb "23"
)
*404 (SaComponent
uid 40863,0
optionalChildren [
*405 (CptPort
uid 40872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40873,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "138000,6625,138750,7375"
)
tg (CPTG
uid 40874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40875,0
va (VaSet
)
xt "133400,6500,137000,7500"
st "ddrdata_i"
ju 2
blo "137000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "ddrdata_i"
t "std_logic"
o 2
)
)
)
*406 (CptPort
uid 40876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-1375,126000,-625"
)
tg (CPTG
uid 40878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40879,0
va (VaSet
)
xt "127000,-1500,128000,-500"
st "clk"
blo "127000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*407 (CptPort
uid 40880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,-375,126000,375"
)
tg (CPTG
uid 40882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40883,0
va (VaSet
)
xt "127000,-500,128000,500"
st "rst"
blo "127000,300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
)
)
)
*408 (CptPort
uid 40884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40885,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,6625,126000,7375"
)
tg (CPTG
uid 40886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40887,0
va (VaSet
)
xt "127000,6500,130900,7500"
st "stream0_o"
blo "127000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream0_o"
t "std_logic"
o 8
)
)
)
*409 (CptPort
uid 40888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40889,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,7625,126000,8375"
)
tg (CPTG
uid 40890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40891,0
va (VaSet
)
xt "127000,7500,130900,8500"
st "stream1_o"
blo "127000,8300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stream1_o"
t "std_logic"
o 9
)
)
)
*410 (CptPort
uid 40892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,8625,126000,9375"
)
tg (CPTG
uid 40894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40895,0
va (VaSet
)
xt "127000,8500,136900,9500"
st "dbg_ddrdata_idelayed_o"
blo "127000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dbg_ddrdata_idelayed_o"
t "std_logic"
o 7
)
)
)
*411 (CptPort
uid 40896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,1625,126000,2375"
)
tg (CPTG
uid 40898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40899,0
va (VaSet
)
xt "127000,1500,131700,2500"
st "idelay_ctl_i"
blo "127000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
)
)
)
*412 (CptPort
uid 40900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,3625,126000,4375"
)
tg (CPTG
uid 40902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40903,0
va (VaSet
)
xt "127000,3500,132000,4500"
st "loopdata0_i"
blo "127000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata0_i"
t "std_logic"
o 4
)
)
)
*413 (CptPort
uid 40904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125250,4625,126000,5375"
)
tg (CPTG
uid 40906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40907,0
va (VaSet
)
xt "127000,4500,132000,5500"
st "loopdata1_i"
blo "127000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "loopdata1_i"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 40864,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,-2000,138000,10000"
)
oxt "15000,16000,31000,26000"
ttg (MlTextGroup
uid 40865,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*414 (Text
uid 40866,0
va (VaSet
font "helvetica,8,1"
)
xt "130850,-2000,132550,-1000"
st "hsio"
blo "130850,-1200"
tm "BdLibraryNameMgr"
)
*415 (Text
uid 40867,0
va (VaSet
font "helvetica,8,1"
)
xt "130850,-1000,136350,0"
st "idelay_block"
blo "130850,-200"
tm "CptNameMgr"
)
*416 (Text
uid 40868,0
va (VaSet
font "helvetica,8,1"
)
xt "130850,0,136050,1000"
st "Uidelayblk5"
blo "130850,800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40869,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40870,0
text (MLText
uid 40871,0
va (VaSet
)
xt "126000,-3000,141500,-2000"
st "LINK_ID = 2+LINK_ID_MIN    ( integer )  "
)
header ""
)
elements [
(GiElement
name "LINK_ID"
type "integer"
value "2+LINK_ID_MIN"
)
]
)
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*417 (SaComponent
uid 40908,0
optionalChildren [
*418 (CptPort
uid 40917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40918,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152000,7625,152750,8375"
)
tg (CPTG
uid 40919,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40920,0
va (VaSet
)
xt "150200,7500,151000,8500"
st "IB"
ju 2
blo "151000,8300"
)
)
thePort (LogicalPort
decl (Decl
n "IB"
t "std_ulogic"
o 3
)
)
)
*419 (CptPort
uid 40921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40922,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "152000,6625,152750,7375"
)
tg (CPTG
uid 40923,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40924,0
va (VaSet
)
xt "150800,6500,151000,7500"
st "I"
ju 2
blo "151000,7300"
)
)
thePort (LogicalPort
decl (Decl
n "I"
t "std_ulogic"
o 2
)
)
)
*420 (CptPort
uid 40925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40926,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146250,6625,147000,7375"
)
tg (CPTG
uid 40927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 40928,0
va (VaSet
)
xt "148000,6500,148600,7500"
st "O"
blo "148000,7300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "O"
t "std_ulogic"
o 1
)
)
)
]
shape (Rectangle
uid 40909,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "147000,6000,152000,9000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 40910,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*421 (Text
uid 40911,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "147450,7000,150050,8000"
st "unisim"
blo "147450,7800"
tm "BdLibraryNameMgr"
)
*422 (Text
uid 40912,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "147450,8000,150550,9000"
st "IBUFDS"
blo "147450,8800"
tm "CptNameMgr"
)
*423 (Text
uid 40913,0
va (VaSet
font "helvetica,8,1"
)
xt "147450,8000,149250,9000"
st "Uib5"
blo "147450,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 40914,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 40915,0
text (MLText
uid 40916,0
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "144000,2000,168000,6000"
st "CAPACITANCE      = \"DONT_CARE\"    ( string  )  
DIFF_TERM        = TRUE           ( boolean )  
IBUF_DELAY_VALUE = \"0\"            ( string  )  
IFD_DELAY_VALUE  = \"AUTO\"         ( string  )  
IOSTANDARD       = \"LVDS_25\"      ( string  )  "
)
header ""
)
elements [
(GiElement
name "CAPACITANCE"
type "string"
value "\"DONT_CARE\""
)
(GiElement
name "DIFF_TERM"
type "boolean"
value "TRUE"
)
(GiElement
name "IBUF_DELAY_VALUE"
type "string"
value "\"0\""
)
(GiElement
name "IFD_DELAY_VALUE"
type "string"
value "\"AUTO\""
)
(GiElement
name "IOSTANDARD"
type "string"
value "\"LVDS_25\""
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*424 (CommentText
uid 40929,0
shape (Rectangle
uid 40930,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "126000,-6000,145000,-4000"
)
oxt "0,0,15000,5000"
text (MLText
uid 40931,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "126200,-5800,135100,-4600"
st "
TMU link on Atlys
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 19000
)
)
*425 (Net
uid 41000,0
decl (Decl
n "ddri_drv_tmu"
t "std_logic"
o 34
suid 449,0
)
declText (MLText
uid 41001,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15700,1200"
st "signal ddri_drv_tmu   : std_logic"
)
)
*426 (Net
uid 41002,0
decl (Decl
n "ddri_atl_tmu"
t "std_logic"
o 33
suid 450,0
)
declText (MLText
uid 41003,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "0,0,15200,1200"
st "signal ddri_atl_tmu   : std_logic"
)
)
*427 (HdlText
uid 41331,0
optionalChildren [
*428 (EmbeddedText
uid 41336,0
commentText (CommentText
uid 41337,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 41338,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "132000,-44000,168000,-17000"
)
oxt "0,0,18000,5000"
text (MLText
uid 41339,0
va (VaSet
font "clean,8,0"
)
xt "132200,-43800,162700,-18200"
st "
-- eb5 5 -----------------------------  pcb name only
dat_pio(11) <= reg(R_DRV_CONF)( 0);  -- RSTB         34 D11P
dat_nio(12) <= reg(R_DRV_CONF)( 1);  -- SHUNT_CTL_SW 35 D12M
dat_pio(12) <= reg(R_DRV_CONF)( 2);  -- REG_ENA      36 D12P
dat_nio(13) <= reg(R_DRV_CONF)( 3);  -- REG_END      37 D13M
dat_pio(13) <= reg(R_DRV_CONF)( 4);  -- TERM         38 D13P
dat_nio(14) <= reg(R_DRV_CONF)( 5);  -- ADDR0        39 D14M
dat_pio(14) <= reg(R_DRV_CONF)( 6);  -- ADDR1        40 D14P
dat_nio(15) <= reg(R_DRV_CONF)( 7);  -- ADDR2        41 D15M
dat_pio(15) <= reg(R_DRV_CONF)( 8);  -- ADDR3        42 D15P
dat_nio(16) <= reg(R_DRV_CONF)( 9);  -- ADDR4        43 D16M
dat_pio(16) <= reg(R_DRV_CONF)(10);  -- SCAN_EN      44 D16P
dat_nio(17) <= reg(R_DRV_CONF)(11);  -- SDI_BC       45 D17M
dat_pio(17) <= reg(R_DRV_CONF)(12);  -- SDO_BC       46 D17P
dat_nio(18) <= reg(R_DRV_CONF)(13);  -- SDI_CLK      47 D18M
--t_pio(18)                          --              48 D18P
dat_nio(19) <= reg(R_DRV_CONF)(14);  -- SDO_CLK      49 D19M
dat_pio(19) <= reg(R_DRV_CONF)(15)
               or  rst_drv_i;        -- SW1          50 D19P

-- following 2 used as TMU data return
--t_nio(20) <= reg(R_DRV_CONF)(10);  -- ABCUP      P2 1 D20M
--t_pio(20) <= reg(R_DRV_CONF)(11);  -- SPARE1     P2 2 D20P

-- SPARE
--dat_nio(21) <= ;  -- SPARE2     P2 3 D21M
--dat_pio(21) <= ;  -- SPARE3     P2 4 D21P
--dat_nio(22) <= ;  -- SPARE4     P2 5 D22M
--dat_pio(22) <= ;  -- SPARE5     P2 6 D22P




"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 27000
visibleWidth 36000
)
)
)
]
shape (Rectangle
uid 41332,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "131000,-45000,149000,-16000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 41333,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*429 (Text
uid 41334,0
va (VaSet
font "charter,8,0"
)
xt "131300,-45000,132700,-44000"
st "eb7"
blo "131300,-44200"
tm "HdlTextNameMgr"
)
*430 (Text
uid 41335,0
va (VaSet
font "charter,8,0"
)
xt "131300,-44000,131800,-43000"
st "7"
blo "131300,-43200"
tm "HdlTextNumberMgr"
)
]
)
)
*431 (Frame
uid 41340,0
shape (RectFrame
uid 41341,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "128000,-47000,174000,-14000"
)
title (TextAssociate
uid 41342,0
ps "TopLeftStrategy"
text (MLText
uid 41343,0
va (VaSet
font "charter,10,0"
)
xt "128450,-48600,139650,-47400"
st "g0: IF 1=2 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 41344,0
ps "TopLeftStrategy"
shape (Rectangle
uid 41345,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "128500,-46800,129500,-45200"
)
num (Text
uid 41346,0
va (VaSet
font "charter,10,0"
)
xt "128700,-46600,129300,-45400"
st "1"
blo "128700,-45600"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 41347,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*432 (Text
uid 41348,0
va (VaSet
font "charter,10,1"
)
xt "165000,-14000,176200,-12700"
st "Frame Declarations"
blo "165000,-13000"
)
*433 (MLText
uid 41349,0
va (VaSet
font "charter,10,0"
)
xt "165000,-12700,165000,-12700"
tm "BdFrameDeclTextMgr"
)
]
)
style 1
)
*434 (Wire
uid 13758,0
shape (OrthoPolyLine
uid 13759,0
va (VaSet
vasetType 3
)
xt "-25250,20000,-22000,20000"
pts [
"-25250,20000"
"-22000,20000"
]
)
start &17
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 13762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 13763,0
va (VaSet
)
xt "-24000,19000,-22900,20000"
st "LO"
blo "-24000,19800"
tm "WireNameMgr"
)
)
on &15
)
*435 (Wire
uid 26805,0
shape (OrthoPolyLine
uid 26806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-24000,54250,-24000"
pts [
"44000,-24000"
"54250,-24000"
]
)
end &41
es 0
sat 16
eat 32
sty 1
sl "(OD_COML0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26807,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26808,0
va (VaSet
)
xt "45000,-25000,52500,-24000"
st "ddro(OD_COML0)"
blo "45000,-24200"
tm "WireNameMgr"
)
)
on &89
)
*436 (Wire
uid 26809,0
shape (OrthoPolyLine
uid 26810,0
va (VaSet
vasetType 3
)
xt "-61000,-38000,-56000,-38000"
pts [
"-61000,-38000"
"-56000,-38000"
]
)
start &22
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26814,0
va (VaSet
)
xt "-61000,-39000,-60000,-38000"
st "clk"
blo "-61000,-38200"
tm "WireNameMgr"
)
)
on &51
)
*437 (Wire
uid 26815,0
shape (OrthoPolyLine
uid 26816,0
va (VaSet
vasetType 3
)
xt "60750,-34000,69000,-34000"
pts [
"60750,-34000"
"69000,-34000"
]
)
start &25
end &45
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26818,0
va (VaSet
)
xt "62000,-35000,64900,-34000"
st "bco_po"
blo "62000,-34200"
tm "WireNameMgr"
)
)
on &52
)
*438 (Wire
uid 26847,0
shape (OrthoPolyLine
uid 26848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,-21000,54250,-21000"
pts [
"38000,-21000"
"44000,-21000"
"54250,-21000"
]
)
end &34
es 0
sat 16
eat 32
sty 1
sl "(OD_L1R3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26850,0
va (VaSet
)
xt "45000,-22000,51700,-21000"
st "ddro(OD_L1R3)"
blo "45000,-21200"
tm "WireNameMgr"
)
)
on &89
)
*439 (Wire
uid 26897,0
shape (OrthoPolyLine
uid 26898,0
va (VaSet
vasetType 3
)
xt "60750,-23000,69000,-23000"
pts [
"60750,-23000"
"69000,-23000"
]
)
start &40
end &49
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26900,0
va (VaSet
)
xt "62000,-24000,65700,-23000"
st "coml0_no"
blo "62000,-23200"
tm "WireNameMgr"
)
)
on &244
)
*440 (Wire
uid 26901,0
shape (OrthoPolyLine
uid 26902,0
va (VaSet
vasetType 3
)
xt "60750,-20000,69000,-20000"
pts [
"60750,-20000"
"69000,-20000"
]
)
start &33
end &48
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26904,0
va (VaSet
)
xt "62000,-21000,65000,-20000"
st "l1r3_no"
blo "62000,-20200"
tm "WireNameMgr"
)
)
on &71
)
*441 (Wire
uid 26929,0
shape (OrthoPolyLine
uid 26930,0
va (VaSet
vasetType 3
)
xt "60750,-24000,69000,-24000"
pts [
"60750,-24000"
"69000,-24000"
]
)
start &39
end &47
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26932,0
va (VaSet
)
xt "62000,-25000,65700,-24000"
st "coml0_po"
blo "62000,-24200"
tm "WireNameMgr"
)
)
on &243
)
*442 (Wire
uid 26977,0
shape (OrthoPolyLine
uid 26978,0
va (VaSet
vasetType 3
)
xt "60750,-33000,69000,-33000"
pts [
"60750,-33000"
"69000,-33000"
]
)
start &26
end &50
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26980,0
va (VaSet
)
xt "62000,-34000,64900,-33000"
st "bco_no"
blo "62000,-33200"
tm "WireNameMgr"
)
)
on &55
)
*443 (Wire
uid 27003,0
shape (OrthoPolyLine
uid 27004,0
va (VaSet
vasetType 3
)
xt "60750,-21000,69000,-21000"
pts [
"60750,-21000"
"69000,-21000"
]
)
start &32
end &46
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27005,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27006,0
va (VaSet
)
xt "62000,-22000,65000,-21000"
st "l1r3_po"
blo "62000,-21200"
tm "WireNameMgr"
)
)
on &70
)
*444 (Wire
uid 27019,0
shape (OrthoPolyLine
uid 27020,0
va (VaSet
vasetType 3
)
xt "-61000,-37000,-56000,-37000"
pts [
"-61000,-37000"
"-56000,-37000"
]
)
start &23
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27024,0
va (VaSet
)
xt "-61000,-38000,-60000,-37000"
st "rst"
blo "-61000,-37200"
tm "WireNameMgr"
)
)
on &53
)
*445 (Wire
uid 27127,0
shape (OrthoPolyLine
uid 27128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-7000,-6000,-1000,-6000"
pts [
"-7000,-6000"
"-1000,-6000"
]
)
start &129
es 0
sat 2
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27134,0
va (VaSet
)
xt "-6000,-7000,-3700,-6000"
st "txsigs"
blo "-6000,-6200"
tm "WireNameMgr"
)
)
on &56
)
*446 (Wire
uid 27224,0
shape (OrthoPolyLine
uid 27225,0
va (VaSet
vasetType 3
)
xt "27750,-34000,54250,-34000"
pts [
"27750,-34000"
"38000,-34000"
"43000,-34000"
"54250,-34000"
]
)
start &59
end &27
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27229,0
va (VaSet
)
xt "29000,-35000,30400,-34000"
st "bco"
blo "29000,-34200"
tm "WireNameMgr"
)
)
on &54
)
*447 (Wire
uid 27230,0
shape (OrthoPolyLine
uid 27231,0
va (VaSet
vasetType 3
)
xt "11000,-35000,14250,-35000"
pts [
"11000,-35000"
"14250,-35000"
]
)
end &58
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27235,0
va (VaSet
)
xt "12000,-36000,13000,-35000"
st "clk"
blo "12000,-35200"
tm "WireNameMgr"
)
)
on &51
)
*448 (Wire
uid 27236,0
shape (OrthoPolyLine
uid 27237,0
va (VaSet
vasetType 3
)
xt "11000,-30000,14250,-30000"
pts [
"11000,-30000"
"14250,-30000"
]
)
end &63
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27241,0
va (VaSet
)
xt "12000,-31000,13100,-30000"
st "LO"
blo "12000,-30200"
tm "WireNameMgr"
)
)
on &15
)
*449 (Wire
uid 27248,0
shape (OrthoPolyLine
uid 27249,0
va (VaSet
vasetType 3
)
xt "11000,-31000,14250,-31000"
pts [
"11000,-31000"
"14250,-31000"
]
)
end &64
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27253,0
va (VaSet
)
xt "12000,-32000,13000,-31000"
st "rst"
blo "12000,-31200"
tm "WireNameMgr"
)
)
on &53
)
*450 (Wire
uid 27424,0
shape (OrthoPolyLine
uid 27425,0
va (VaSet
vasetType 3
)
xt "5000,-32000,14250,-32000"
pts [
"5000,-32000"
"11000,-32000"
"14250,-32000"
]
)
start &75
end &61
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27431,0
va (VaSet
)
xt "6000,-33000,10200,-32000"
st "bco_ddr_n"
blo "6000,-32200"
tm "WireNameMgr"
)
)
on &225
)
*451 (Wire
uid 27738,0
shape (OrthoPolyLine
uid 27739,0
va (VaSet
vasetType 3
)
xt "11000,-34000,14250,-34000"
pts [
"11000,-34000"
"14250,-34000"
]
)
end &62
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27743,0
va (VaSet
)
xt "12000,-35000,12800,-34000"
st "HI"
blo "12000,-34200"
tm "WireNameMgr"
)
)
on &69
)
*452 (Wire
uid 27770,0
shape (OrthoPolyLine
uid 27771,0
va (VaSet
vasetType 3
)
xt "-986,-32999,0,-32000"
pts [
"-986,-32999"
"-986,-32000"
"0,-32000"
]
)
start *453 (BdJunction
uid 27774,0
ps "OnConnectorStrategy"
shape (Circle
uid 27775,0
va (VaSet
vasetType 1
)
xt "-1386,-33399,-586,-32599"
radius 400
)
)
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27773,0
va (VaSet
)
xt "6000,-34000,9200,-33000"
st "bco_ddr"
blo "6000,-33200"
tm "WireNameMgr"
)
)
on &224
)
*454 (Wire
uid 27965,0
shape (OrthoPolyLine
uid 27966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-12000,54250,-12000"
pts [
"44000,-12000"
"54250,-12000"
]
)
end &83
es 0
sat 16
eat 32
sty 1
sl "(OD_DX0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27968,0
va (VaSet
)
xt "45000,-13000,51300,-12000"
st "ddro(OD_DX0)"
blo "45000,-12200"
tm "WireNameMgr"
)
)
on &89
)
*455 (Wire
uid 28114,0
shape (OrthoPolyLine
uid 28115,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-9000,54250,-9000"
pts [
"44000,-9000"
"54250,-9000"
]
)
end &91
sat 16
eat 32
sty 1
sl "(OD_DX1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28119,0
va (VaSet
)
xt "45000,-10000,51300,-9000"
st "ddro(OD_DX1)"
blo "45000,-9200"
tm "WireNameMgr"
)
)
on &89
)
*456 (Wire
uid 28202,0
shape (OrthoPolyLine
uid 28203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-6000,54250,-6000"
pts [
"44000,-6000"
"54250,-6000"
]
)
end &98
sat 16
eat 32
sty 1
sl "(OD_DX2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28207,0
va (VaSet
)
xt "45000,-7000,51300,-6000"
st "ddro(OD_DX2)"
blo "45000,-6200"
tm "WireNameMgr"
)
)
on &89
)
*457 (Wire
uid 28216,0
shape (OrthoPolyLine
uid 28217,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-3000,54250,-3000"
pts [
"44000,-3000"
"54250,-3000"
]
)
end &105
es 0
sat 16
eat 32
sty 1
sl "(OD_DX3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28221,0
va (VaSet
)
xt "45000,-4000,51300,-3000"
st "ddro(OD_DX3)"
blo "45000,-3200"
tm "WireNameMgr"
)
)
on &89
)
*458 (Wire
uid 28545,0
shape (OrthoPolyLine
uid 28546,0
va (VaSet
vasetType 3
)
xt "60750,-18000,69000,-18000"
pts [
"60750,-18000"
"69000,-18000"
]
)
start &113
end &118
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28548,0
va (VaSet
)
xt "62000,-19000,65500,-18000"
st "spare_po"
blo "62000,-18200"
tm "WireNameMgr"
)
)
on &120
)
*459 (Wire
uid 28549,0
shape (OrthoPolyLine
uid 28550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-18000,54250,-18000"
pts [
"44000,-18000"
"54250,-18000"
]
)
end &112
sat 16
eat 32
sty 1
sl "(OD_SPARE)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28553,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28554,0
va (VaSet
)
xt "45000,-19000,52600,-18000"
st "ddro(OD_SPARE)"
blo "45000,-18200"
tm "WireNameMgr"
)
)
on &89
)
*460 (Wire
uid 28555,0
shape (OrthoPolyLine
uid 28556,0
va (VaSet
vasetType 3
)
xt "60750,-17000,69000,-17000"
pts [
"60750,-17000"
"69000,-17000"
]
)
start &114
end &119
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28558,0
va (VaSet
)
xt "62000,-18000,65500,-17000"
st "spare_no"
blo "62000,-17200"
tm "WireNameMgr"
)
)
on &121
)
*461 (Wire
uid 28605,0
shape (OrthoPolyLine
uid 28606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,12000,35250,12000"
pts [
"27750,12000"
"35250,12000"
]
)
start &228
end &263
es 0
sat 32
eat 32
sty 1
sl "(ID_DX0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28612,0
va (VaSet
)
xt "29000,11000,34600,12000"
st "ddri(ID_DX0)"
blo "29000,11800"
tm "WireNameMgr"
)
)
on &122
)
*462 (Wire
uid 28631,0
shape (OrthoPolyLine
uid 28632,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,13000,14250,13000"
pts [
"1000,13000"
"14250,13000"
]
)
end &232
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28638,0
va (VaSet
)
xt "2000,12000,7500,13000"
st "rx_strm_o(3)"
blo "2000,12800"
tm "WireNameMgr"
)
)
on &192
)
*463 (Wire
uid 28639,0
shape (OrthoPolyLine
uid 28640,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,12000,14250,12000"
pts [
"1000,12000"
"14250,12000"
]
)
end &231
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28646,0
va (VaSet
)
xt "2000,11000,7500,12000"
st "rx_strm_o(2)"
blo "2000,11800"
tm "WireNameMgr"
)
)
on &192
)
*464 (Wire
uid 28740,0
shape (OrthoPolyLine
uid 28741,0
va (VaSet
vasetType 3
)
xt "-25250,19000,-22000,19000"
pts [
"-25250,19000"
"-22000,19000"
]
)
start &18
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28745,0
va (VaSet
)
xt "-24000,18000,-23200,19000"
st "HI"
blo "-24000,18800"
tm "WireNameMgr"
)
)
on &69
)
*465 (Wire
uid 28760,0
shape (OrthoPolyLine
uid 28761,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19000,11000,-9000,11000"
pts [
"-19000,11000"
"-9000,11000"
]
)
start &123
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 28764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28765,0
va (VaSet
)
xt "-18000,10000,-14100,11000"
st "rx_strm_o"
blo "-18000,10800"
tm "WireNameMgr"
)
)
on &192
)
*466 (Wire
uid 29399,0
shape (OrthoPolyLine
uid 29400,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-10000,-51000,-10000"
pts [
"-61000,-10000"
"-51000,-10000"
]
)
start &124
end &129
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29404,0
va (VaSet
)
xt "-61000,-11000,-57500,-10000"
st "rawsigs_i"
blo "-61000,-10200"
tm "WireNameMgr"
)
)
on &125
)
*467 (Wire
uid 29467,0
shape (OrthoPolyLine
uid 29468,0
va (VaSet
vasetType 3
)
xt "-61000,-7000,-51000,-7000"
pts [
"-61000,-7000"
"-51000,-7000"
]
)
start &127
end &129
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29474,0
va (VaSet
)
xt "-61000,-8000,-58100,-7000"
st "coml0_i"
blo "-61000,-7200"
tm "WireNameMgr"
)
)
on &242
)
*468 (Wire
uid 29475,0
shape (OrthoPolyLine
uid 29476,0
va (VaSet
vasetType 3
)
xt "-61000,-6000,-51000,-6000"
pts [
"-61000,-6000"
"-51000,-6000"
]
)
start &128
end &129
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29482,0
va (VaSet
)
xt "-61000,-7000,-58800,-6000"
st "l1r3_i"
blo "-61000,-6200"
tm "WireNameMgr"
)
)
on &126
)
*469 (Wire
uid 29503,0
shape (OrthoPolyLine
uid 29504,0
va (VaSet
vasetType 3
)
xt "-59000,-12000,-51000,-12000"
pts [
"-59000,-12000"
"-51000,-12000"
]
)
end &129
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29510,0
va (VaSet
)
xt "-58000,-13000,-54100,-12000"
st "rawout_en"
blo "-58000,-12200"
tm "WireNameMgr"
)
)
on &367
)
*470 (Wire
uid 29560,0
shape (OrthoPolyLine
uid 29561,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,0,69000,0"
pts [
"69000,0"
"61000,0"
]
)
start &135
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29564,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29565,0
va (VaSet
)
xt "62000,-1000,64900,0"
st "dat_pio"
blo "62000,-200"
tm "WireNameMgr"
)
)
on &133
)
*471 (Wire
uid 29566,0
shape (OrthoPolyLine
uid 29567,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,1000,69000,1000"
pts [
"69000,1000"
"61000,1000"
]
)
start &136
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29570,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29571,0
va (VaSet
)
xt "62000,0,64900,1000"
st "dat_nio"
blo "62000,800"
tm "WireNameMgr"
)
)
on &134
)
*472 (Wire
uid 29672,0
shape (OrthoPolyLine
uid 29673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-11000,70000,-11000"
pts [
"70000,-11000"
"60750,-11000"
]
)
end &85
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29678,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29679,0
va (VaSet
)
xt "62000,-12000,66500,-11000"
st "dat_nio(0)"
blo "62000,-11200"
tm "WireNameMgr"
)
)
on &134
)
*473 (Wire
uid 29680,0
shape (OrthoPolyLine
uid 29681,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-6000,70000,-6000"
pts [
"70000,-6000"
"60750,-6000"
]
)
end &99
sat 16
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29686,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29687,0
va (VaSet
)
xt "62000,-7000,66500,-6000"
st "dat_pio(6)"
blo "62000,-6200"
tm "WireNameMgr"
)
)
on &133
)
*474 (Wire
uid 29688,0
shape (OrthoPolyLine
uid 29689,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-9000,70000,-9000"
pts [
"70000,-9000"
"60750,-9000"
]
)
end &92
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29694,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29695,0
va (VaSet
)
xt "62000,-10000,66500,-9000"
st "dat_pio(3)"
blo "62000,-9200"
tm "WireNameMgr"
)
)
on &133
)
*475 (Wire
uid 29696,0
shape (OrthoPolyLine
uid 29697,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-8000,70000,-8000"
pts [
"70000,-8000"
"60750,-8000"
]
)
end &93
sat 16
eat 32
sty 1
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29703,0
va (VaSet
)
xt "62000,-9000,66500,-8000"
st "dat_nio(3)"
blo "62000,-8200"
tm "WireNameMgr"
)
)
on &134
)
*476 (Wire
uid 29704,0
shape (OrthoPolyLine
uid 29705,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-3000,70000,-3000"
pts [
"70000,-3000"
"60750,-3000"
]
)
end &106
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29711,0
va (VaSet
)
xt "62000,-4000,66500,-3000"
st "dat_pio(9)"
blo "62000,-3200"
tm "WireNameMgr"
)
)
on &133
)
*477 (Wire
uid 29712,0
shape (OrthoPolyLine
uid 29713,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-2000,70000,-2000"
pts [
"70000,-2000"
"60750,-2000"
]
)
end &107
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29719,0
va (VaSet
)
xt "62000,-3000,66500,-2000"
st "dat_nio(9)"
blo "62000,-2200"
tm "WireNameMgr"
)
)
on &134
)
*478 (Wire
uid 29720,0
shape (OrthoPolyLine
uid 29721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-12000,70000,-12000"
pts [
"70000,-12000"
"60750,-12000"
]
)
end &84
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29726,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29727,0
va (VaSet
)
xt "62000,-13000,66500,-12000"
st "dat_pio(0)"
blo "62000,-12200"
tm "WireNameMgr"
)
)
on &133
)
*479 (Wire
uid 29728,0
shape (OrthoPolyLine
uid 29729,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60750,-5000,70000,-5000"
pts [
"70000,-5000"
"60750,-5000"
]
)
end &100
sat 16
eat 32
sty 1
sl "(6)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29735,0
va (VaSet
)
xt "62000,-6000,66500,-5000"
st "dat_nio(6)"
blo "62000,-5200"
tm "WireNameMgr"
)
)
on &134
)
*480 (Wire
uid 29742,0
shape (OrthoPolyLine
uid 29743,0
va (VaSet
vasetType 3
)
xt "-61000,-5000,-51000,-5000"
pts [
"-61000,-5000"
"-51000,-5000"
]
)
start &137
end &129
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29746,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29747,0
va (VaSet
)
xt "-61000,-6000,-58300,-5000"
st "noise_i"
blo "-61000,-5200"
tm "WireNameMgr"
)
)
on &138
)
*481 (Wire
uid 29790,0
shape (OrthoPolyLine
uid 29791,0
va (VaSet
vasetType 3
)
xt "95000,60000,102000,60000"
pts [
"102000,60000"
"95000,60000"
]
)
end &143
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29796,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29797,0
va (VaSet
)
xt "100000,59000,101100,60000"
st "LO"
blo "100000,59800"
tm "WireNameMgr"
)
)
on &15
)
*482 (Wire
uid 29798,0
shape (OrthoPolyLine
uid 29799,0
va (VaSet
vasetType 3
)
xt "72000,60000,90000,60000"
pts [
"72000,60000"
"90000,60000"
]
)
end &145
sat 16
eat 32
sl "(ni*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29804,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29805,0
va (VaSet
)
xt "73000,59000,79500,60000"
st "rx_strm_o(ni*2)"
blo "73000,59800"
tm "WireNameMgr"
)
)
on &192
)
*483 (Wire
uid 29824,0
shape (OrthoPolyLine
uid 29825,0
va (VaSet
vasetType 3
)
xt "27000,-9000,36000,-9000"
pts [
"27000,-9000"
"36000,-9000"
]
)
start &159
end &153
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29828,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29829,0
va (VaSet
)
xt "28000,-10000,33700,-9000"
st "dbg_coml0_o"
blo "28000,-9200"
tm "WireNameMgr"
)
)
on &245
)
*484 (Wire
uid 29830,0
shape (OrthoPolyLine
uid 29831,0
va (VaSet
vasetType 3
)
xt "27000,-7000,36000,-7000"
pts [
"27000,-7000"
"36000,-7000"
]
)
start &181
end &155
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29834,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29835,0
va (VaSet
)
xt "28000,-8000,33500,-7000"
st "dbg_spare_o"
blo "28000,-7200"
tm "WireNameMgr"
)
)
on &189
)
*485 (Wire
uid 29836,0
shape (OrthoPolyLine
uid 29837,0
va (VaSet
vasetType 3
)
xt "27000,-8000,36000,-8000"
pts [
"27000,-8000"
"36000,-8000"
]
)
start &170
end &154
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29840,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29841,0
va (VaSet
)
xt "28000,-9000,33000,-8000"
st "dbg_l1r3_o"
blo "28000,-8200"
tm "WireNameMgr"
)
)
on &190
)
*486 (Wire
uid 29940,0
shape (OrthoPolyLine
uid 29941,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,-9000,22000,-9000"
pts [
"13000,-9000"
"22000,-9000"
]
)
end &157
sat 16
eat 32
sty 1
sl "(OD_COML0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29947,0
va (VaSet
)
xt "14000,-10000,22000,-9000"
st "txsigs(OD_COML0)"
blo "14000,-9200"
tm "WireNameMgr"
)
)
on &56
)
*487 (Wire
uid 29948,0
shape (OrthoPolyLine
uid 29949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,-8000,22000,-8000"
pts [
"13000,-8000"
"22000,-8000"
]
)
end &168
sat 16
eat 32
sty 1
sl "(OD_L1R3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29955,0
va (VaSet
)
xt "14000,-9000,21200,-8000"
st "txsigs(OD_L1R3)"
blo "14000,-8200"
tm "WireNameMgr"
)
)
on &56
)
*488 (Wire
uid 29956,0
shape (OrthoPolyLine
uid 29957,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "13000,-7000,22000,-7000"
pts [
"13000,-7000"
"22000,-7000"
]
)
end &179
sat 16
eat 32
sty 1
sl "(OD_SPARE)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29962,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29963,0
va (VaSet
)
xt "14000,-8000,22100,-7000"
st "txsigs(OD_SPARE)"
blo "14000,-7200"
tm "WireNameMgr"
)
)
on &56
)
*489 (Wire
uid 30700,0
shape (OrthoPolyLine
uid 30701,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19000,6000,-9000,6000"
pts [
"-19000,6000"
"-9000,6000"
]
)
start &194
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30704,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30705,0
va (VaSet
)
xt "-18000,5000,-13300,6000"
st "idelay_ctl_i"
blo "-18000,5800"
tm "WireNameMgr"
)
)
on &193
)
*490 (Wire
uid 30712,0
shape (OrthoPolyLine
uid 30713,0
va (VaSet
vasetType 3
)
xt "11000,4000,14250,4000"
pts [
"11000,4000"
"14250,4000"
]
)
end &229
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30717,0
va (VaSet
)
xt "12000,3000,13000,4000"
st "clk"
blo "12000,3800"
tm "WireNameMgr"
)
)
on &51
)
*491 (Wire
uid 30718,0
shape (OrthoPolyLine
uid 30719,0
va (VaSet
vasetType 3
)
xt "11000,5000,14250,5000"
pts [
"11000,5000"
"14250,5000"
]
)
end &230
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30723,0
va (VaSet
)
xt "12000,4000,13000,5000"
st "rst"
blo "12000,4800"
tm "WireNameMgr"
)
)
on &53
)
*492 (Wire
uid 30740,0
shape (OrthoPolyLine
uid 30741,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,14000,14250,14000"
pts [
"14250,14000"
"1000,14000"
]
)
start &233
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30745,0
va (VaSet
)
xt "2000,13000,9000,14000"
st "rx_link_idly_o(1)"
blo "2000,13800"
tm "WireNameMgr"
)
)
on &195
)
*493 (Wire
uid 30756,0
shape (OrthoPolyLine
uid 30757,0
va (VaSet
vasetType 3
)
xt "72000,63000,90000,63000"
pts [
"90000,63000"
"72000,63000"
]
)
start &199
ss 0
sat 32
eat 16
sl "(ni)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30763,0
va (VaSet
)
xt "73000,62000,80200,63000"
st "rx_link_idly_o(ni)"
blo "73000,62800"
tm "WireNameMgr"
)
)
on &195
)
*494 (Wire
uid 30820,0
shape (OrthoPolyLine
uid 30821,0
va (VaSet
vasetType 3
)
xt "95000,61000,102000,61000"
pts [
"102000,61000"
"95000,61000"
]
)
end &208
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30825,0
va (VaSet
)
xt "100000,60000,101100,61000"
st "LO"
blo "100000,60800"
tm "WireNameMgr"
)
)
on &15
)
*495 (Wire
uid 30826,0
shape (OrthoPolyLine
uid 30827,0
va (VaSet
vasetType 3
)
xt "72000,61000,90000,61000"
pts [
"72000,61000"
"90000,61000"
]
)
end &210
sat 16
eat 32
sl "(ni*2+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30831,0
va (VaSet
)
xt "73000,60000,80500,61000"
st "rx_strm_o(ni*2+1)"
blo "73000,60800"
tm "WireNameMgr"
)
)
on &192
)
*496 (Wire
uid 30832,0
shape (OrthoPolyLine
uid 30833,0
va (VaSet
vasetType 3
)
xt "95000,63000,102000,63000"
pts [
"102000,63000"
"95000,63000"
]
)
end &197
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30839,0
va (VaSet
)
xt "100000,62000,101100,63000"
st "LO"
blo "100000,62800"
tm "WireNameMgr"
)
)
on &15
)
*497 (Wire
uid 30869,0
shape (OrthoPolyLine
uid 30870,0
va (VaSet
vasetType 3
)
xt "-11000,-34000,-4000,-34000"
pts [
"-11000,-34000"
"-4000,-34000"
]
)
start &218
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30876,0
va (VaSet
)
xt "-10000,-35000,-7200,-34000"
st "bco_en"
blo "-10000,-34200"
tm "WireNameMgr"
)
)
on &222
)
*498 (Wire
uid 30877,0
optionalChildren [
&453
]
shape (OrthoPolyLine
uid 30878,0
va (VaSet
vasetType 3
)
xt "-11000,-33000,14250,-33000"
pts [
"-11000,-33000"
"2000,-33000"
"14250,-33000"
]
)
start &218
end &60
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30884,0
va (VaSet
)
xt "-10000,-34000,-6800,-33000"
st "bco_ddr"
blo "-10000,-33200"
tm "WireNameMgr"
)
)
on &224
)
*499 (Wire
uid 30901,0
shape (OrthoPolyLine
uid 30902,0
va (VaSet
vasetType 3
)
xt "-61000,-32000,-51000,-32000"
pts [
"-61000,-32000"
"-56000,-32000"
"-51000,-32000"
]
)
start &223
end &218
ss 0
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30908,0
va (VaSet
)
xt "-61000,-33000,-56400,-32000"
st "strobe40_i"
blo "-61000,-32200"
tm "WireNameMgr"
)
)
on &68
)
*500 (Wire
uid 30927,0
shape (OrthoPolyLine
uid 30928,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-19000,13000,-9000,13000"
pts [
"-9000,13000"
"-19000,13000"
]
)
end &226
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30934,0
va (VaSet
)
xt "-18000,12000,-12100,13000"
st "rx_link_idly_o"
blo "-18000,12800"
tm "WireNameMgr"
)
)
on &195
)
*501 (Wire
uid 30984,0
shape (OrthoPolyLine
uid 30985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-61000,-34000,-51000,-34000"
pts [
"-61000,-34000"
"-51000,-34000"
]
)
start &241
end &218
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 30990,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30991,0
va (VaSet
)
xt "-61000,-35000,-59800,-34000"
st "reg"
blo "-61000,-34200"
tm "WireNameMgr"
)
)
on &240
)
*502 (Wire
uid 32859,0
shape (OrthoPolyLine
uid 32860,0
va (VaSet
vasetType 3
)
xt "1000,-19000,14250,-19000"
pts [
"1000,-19000"
"14250,-19000"
]
)
end &250
sat 16
eat 32
sl "(c+8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32864,0
va (VaSet
)
xt "2000,-20000,6800,-19000"
st "txsigs(c+8)"
blo "2000,-19200"
tm "WireNameMgr"
)
)
on &56
)
*503 (Wire
uid 32867,0
shape (OrthoPolyLine
uid 32868,0
va (VaSet
vasetType 3
)
xt "1000,-20000,14250,-20000"
pts [
"1000,-20000"
"14250,-20000"
]
)
end &249
sat 16
eat 32
sl "(c)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32871,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32872,0
va (VaSet
)
xt "2000,-21000,5300,-20000"
st "txsigs(c)"
blo "2000,-20200"
tm "WireNameMgr"
)
)
on &56
)
*504 (Wire
uid 32875,0
shape (OrthoPolyLine
uid 32876,0
va (VaSet
vasetType 3
)
xt "11000,-17000,14250,-17000"
pts [
"11000,-17000"
"14250,-17000"
]
)
end &252
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32880,0
va (VaSet
)
xt "12000,-18000,13100,-17000"
st "LO"
blo "12000,-17200"
tm "WireNameMgr"
)
)
on &15
)
*505 (Wire
uid 32881,0
shape (OrthoPolyLine
uid 32882,0
va (VaSet
vasetType 3
)
xt "11000,-18000,14250,-18000"
pts [
"11000,-18000"
"14250,-18000"
]
)
end &253
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32886,0
va (VaSet
)
xt "12000,-19000,13000,-18000"
st "rst"
blo "12000,-18200"
tm "WireNameMgr"
)
)
on &53
)
*506 (Wire
uid 32887,0
shape (OrthoPolyLine
uid 32888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,-21000,34000,-21000"
pts [
"27750,-21000"
"34000,-21000"
]
)
start &248
sat 32
eat 16
sty 1
sl "(c)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32892,0
va (VaSet
)
xt "29000,-22000,31800,-21000"
st "ddro(c)"
blo "29000,-21200"
tm "WireNameMgr"
)
)
on &89
)
*507 (Wire
uid 32893,0
shape (OrthoPolyLine
uid 32894,0
va (VaSet
vasetType 3
)
xt "11000,-22000,14250,-22000"
pts [
"11000,-22000"
"14250,-22000"
]
)
end &247
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32898,0
va (VaSet
)
xt "12000,-23000,13000,-22000"
st "clk"
blo "12000,-22200"
tm "WireNameMgr"
)
)
on &51
)
*508 (Wire
uid 32899,0
shape (OrthoPolyLine
uid 32900,0
va (VaSet
vasetType 3
)
xt "11000,-21000,14250,-21000"
pts [
"11000,-21000"
"14250,-21000"
]
)
end &251
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32903,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32904,0
va (VaSet
)
xt "12000,-22000,12800,-21000"
st "HI"
blo "12000,-21200"
tm "WireNameMgr"
)
)
on &69
)
*509 (Wire
uid 32936,0
shape (OrthoPolyLine
uid 32937,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,13000,51000,13000"
pts [
"51000,13000"
"41750,13000"
]
)
end &261
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32941,0
va (VaSet
)
xt "43000,12000,47500,13000"
st "dat_nio(1)"
blo "43000,12800"
tm "WireNameMgr"
)
)
on &134
)
*510 (Wire
uid 32948,0
shape (OrthoPolyLine
uid 32949,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,12000,51000,12000"
pts [
"51000,12000"
"41750,12000"
]
)
end &262
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32953,0
va (VaSet
)
xt "43000,11000,47500,12000"
st "dat_pio(1)"
blo "43000,11800"
tm "WireNameMgr"
)
)
on &133
)
*511 (Wire
uid 33459,0
shape (OrthoPolyLine
uid 33460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,7000,14250,7000"
pts [
"7000,7000"
"14250,7000"
]
)
end &234
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33466,0
va (VaSet
)
xt "8000,6000,12700,7000"
st "idelay_ctl_i"
blo "8000,6800"
tm "WireNameMgr"
)
)
on &193
)
*512 (Wire
uid 33545,0
shape (OrthoPolyLine
uid 33546,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,28000,51000,28000"
pts [
"51000,28000"
"41750,28000"
]
)
end &282
es 0
sat 16
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33550,0
va (VaSet
)
xt "43000,27000,47500,28000"
st "dat_nio(4)"
blo "43000,27800"
tm "WireNameMgr"
)
)
on &134
)
*513 (Wire
uid 33551,0
shape (OrthoPolyLine
uid 33552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,27000,51000,27000"
pts [
"51000,27000"
"41750,27000"
]
)
end &283
es 0
sat 16
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33556,0
va (VaSet
)
xt "43000,26000,47500,27000"
st "dat_pio(4)"
blo "43000,26800"
tm "WireNameMgr"
)
)
on &133
)
*514 (Wire
uid 33557,0
shape (OrthoPolyLine
uid 33558,0
va (VaSet
vasetType 3
)
xt "11000,19000,14250,19000"
pts [
"11000,19000"
"14250,19000"
]
)
end &270
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33562,0
va (VaSet
)
xt "12000,18000,13000,19000"
st "clk"
blo "12000,18800"
tm "WireNameMgr"
)
)
on &51
)
*515 (Wire
uid 33563,0
shape (OrthoPolyLine
uid 33564,0
va (VaSet
vasetType 3
)
xt "11000,20000,14250,20000"
pts [
"11000,20000"
"14250,20000"
]
)
end &271
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33568,0
va (VaSet
)
xt "12000,19000,13000,20000"
st "rst"
blo "12000,19800"
tm "WireNameMgr"
)
)
on &53
)
*516 (Wire
uid 33569,0
shape (OrthoPolyLine
uid 33570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,29000,14250,29000"
pts [
"14250,29000"
"1000,29000"
]
)
start &274
sat 32
eat 16
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33574,0
va (VaSet
)
xt "2000,28000,9000,29000"
st "rx_link_idly_o(4)"
blo "2000,28800"
tm "WireNameMgr"
)
)
on &195
)
*517 (Wire
uid 33575,0
shape (OrthoPolyLine
uid 33576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,22000,14250,22000"
pts [
"7000,22000"
"14250,22000"
]
)
end &275
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33580,0
va (VaSet
)
xt "8000,21000,12700,22000"
st "idelay_ctl_i"
blo "8000,21800"
tm "WireNameMgr"
)
)
on &193
)
*518 (Wire
uid 33581,0
shape (OrthoPolyLine
uid 33582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,27000,35250,27000"
pts [
"27750,27000"
"35250,27000"
]
)
start &269
end &284
es 0
sat 32
eat 32
sty 1
sl "(ID_DX1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33584,0
va (VaSet
)
xt "29000,26000,34600,27000"
st "ddri(ID_DX1)"
blo "29000,26800"
tm "WireNameMgr"
)
)
on &122
)
*519 (Wire
uid 33585,0
shape (OrthoPolyLine
uid 33586,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,28000,14250,28000"
pts [
"1000,28000"
"14250,28000"
]
)
end &273
sat 16
eat 32
sty 1
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33590,0
va (VaSet
)
xt "2000,27000,7500,28000"
st "rx_strm_o(9)"
blo "2000,27800"
tm "WireNameMgr"
)
)
on &192
)
*520 (Wire
uid 33591,0
shape (OrthoPolyLine
uid 33592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,27000,14250,27000"
pts [
"1000,27000"
"14250,27000"
]
)
end &272
sat 16
eat 32
sty 1
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33595,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33596,0
va (VaSet
)
xt "2000,26000,7500,27000"
st "rx_strm_o(8)"
blo "2000,26800"
tm "WireNameMgr"
)
)
on &192
)
*521 (Wire
uid 33677,0
shape (OrthoPolyLine
uid 33678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,43000,51000,43000"
pts [
"51000,43000"
"41750,43000"
]
)
end &302
es 0
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33682,0
va (VaSet
)
xt "43000,42000,47500,43000"
st "dat_nio(7)"
blo "43000,42800"
tm "WireNameMgr"
)
)
on &134
)
*522 (Wire
uid 33683,0
shape (OrthoPolyLine
uid 33684,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,42000,51000,42000"
pts [
"51000,42000"
"41750,42000"
]
)
end &303
es 0
sat 16
eat 32
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33688,0
va (VaSet
)
xt "43000,41000,47500,42000"
st "dat_pio(7)"
blo "43000,41800"
tm "WireNameMgr"
)
)
on &133
)
*523 (Wire
uid 33689,0
shape (OrthoPolyLine
uid 33690,0
va (VaSet
vasetType 3
)
xt "11000,34000,14250,34000"
pts [
"11000,34000"
"14250,34000"
]
)
end &290
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33694,0
va (VaSet
)
xt "12000,33000,13000,34000"
st "clk"
blo "12000,33800"
tm "WireNameMgr"
)
)
on &51
)
*524 (Wire
uid 33695,0
shape (OrthoPolyLine
uid 33696,0
va (VaSet
vasetType 3
)
xt "11000,35000,14250,35000"
pts [
"11000,35000"
"14250,35000"
]
)
end &291
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33700,0
va (VaSet
)
xt "12000,34000,13000,35000"
st "rst"
blo "12000,34800"
tm "WireNameMgr"
)
)
on &53
)
*525 (Wire
uid 33701,0
shape (OrthoPolyLine
uid 33702,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,44000,14250,44000"
pts [
"14250,44000"
"1000,44000"
]
)
start &294
sat 32
eat 16
sty 1
sl "(7)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33706,0
va (VaSet
)
xt "2000,43000,9000,44000"
st "rx_link_idly_o(7)"
blo "2000,43800"
tm "WireNameMgr"
)
)
on &195
)
*526 (Wire
uid 33707,0
shape (OrthoPolyLine
uid 33708,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,37000,14250,37000"
pts [
"7000,37000"
"14250,37000"
]
)
end &295
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33712,0
va (VaSet
)
xt "8000,36000,12700,37000"
st "idelay_ctl_i"
blo "8000,36800"
tm "WireNameMgr"
)
)
on &193
)
*527 (Wire
uid 33713,0
shape (OrthoPolyLine
uid 33714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,42000,35250,42000"
pts [
"27750,42000"
"35250,42000"
]
)
start &289
end &304
es 0
sat 32
eat 32
sty 1
sl "(ID_DX2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33716,0
va (VaSet
)
xt "29000,41000,34600,42000"
st "ddri(ID_DX2)"
blo "29000,41800"
tm "WireNameMgr"
)
)
on &122
)
*528 (Wire
uid 33717,0
shape (OrthoPolyLine
uid 33718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,43000,14250,43000"
pts [
"1000,43000"
"14250,43000"
]
)
end &293
sat 16
eat 32
sty 1
sl "(15)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33721,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33722,0
va (VaSet
)
xt "2000,42000,8000,43000"
st "rx_strm_o(15)"
blo "2000,42800"
tm "WireNameMgr"
)
)
on &192
)
*529 (Wire
uid 33723,0
shape (OrthoPolyLine
uid 33724,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,42000,14250,42000"
pts [
"1000,42000"
"14250,42000"
]
)
end &292
sat 16
eat 32
sty 1
sl "(14)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33727,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33728,0
va (VaSet
)
xt "2000,41000,8000,42000"
st "rx_strm_o(14)"
blo "2000,41800"
tm "WireNameMgr"
)
)
on &192
)
*530 (Wire
uid 33809,0
shape (OrthoPolyLine
uid 33810,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,58000,51000,58000"
pts [
"51000,58000"
"41750,58000"
]
)
end &322
es 0
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33813,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33814,0
va (VaSet
)
xt "43000,57000,48000,58000"
st "dat_nio(10)"
blo "43000,57800"
tm "WireNameMgr"
)
)
on &134
)
*531 (Wire
uid 33815,0
shape (OrthoPolyLine
uid 33816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41750,57000,51000,57000"
pts [
"51000,57000"
"41750,57000"
]
)
end &323
es 0
sat 16
eat 32
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33820,0
va (VaSet
)
xt "43000,56000,48000,57000"
st "dat_pio(10)"
blo "43000,56800"
tm "WireNameMgr"
)
)
on &133
)
*532 (Wire
uid 33821,0
shape (OrthoPolyLine
uid 33822,0
va (VaSet
vasetType 3
)
xt "11000,49000,14250,49000"
pts [
"11000,49000"
"14250,49000"
]
)
end &310
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33826,0
va (VaSet
)
xt "12000,48000,13000,49000"
st "clk"
blo "12000,48800"
tm "WireNameMgr"
)
)
on &51
)
*533 (Wire
uid 33827,0
shape (OrthoPolyLine
uid 33828,0
va (VaSet
vasetType 3
)
xt "11000,50000,14250,50000"
pts [
"11000,50000"
"14250,50000"
]
)
end &311
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33831,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33832,0
va (VaSet
)
xt "12000,49000,13000,50000"
st "rst"
blo "12000,49800"
tm "WireNameMgr"
)
)
on &53
)
*534 (Wire
uid 33833,0
shape (OrthoPolyLine
uid 33834,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,59000,14250,59000"
pts [
"14250,59000"
"1000,59000"
]
)
start &314
sat 32
eat 16
sty 1
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33838,0
va (VaSet
)
xt "2000,58000,9500,59000"
st "rx_link_idly_o(10)"
blo "2000,58800"
tm "WireNameMgr"
)
)
on &195
)
*535 (Wire
uid 33839,0
shape (OrthoPolyLine
uid 33840,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "7000,52000,14250,52000"
pts [
"7000,52000"
"14250,52000"
]
)
end &315
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33844,0
va (VaSet
)
xt "8000,51000,12700,52000"
st "idelay_ctl_i"
blo "8000,51800"
tm "WireNameMgr"
)
)
on &193
)
*536 (Wire
uid 33845,0
shape (OrthoPolyLine
uid 33846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "27750,57000,35250,57000"
pts [
"27750,57000"
"35250,57000"
]
)
start &309
end &324
es 0
sat 32
eat 32
sty 1
sl "(ID_DX3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33848,0
va (VaSet
)
xt "29000,56000,34600,57000"
st "ddri(ID_DX3)"
blo "29000,56800"
tm "WireNameMgr"
)
)
on &122
)
*537 (Wire
uid 33849,0
shape (OrthoPolyLine
uid 33850,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,58000,14250,58000"
pts [
"1000,58000"
"14250,58000"
]
)
end &313
sat 16
eat 32
sty 1
sl "(21)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33854,0
va (VaSet
)
xt "2000,57000,8000,58000"
st "rx_strm_o(21)"
blo "2000,57800"
tm "WireNameMgr"
)
)
on &192
)
*538 (Wire
uid 33855,0
shape (OrthoPolyLine
uid 33856,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,57000,14250,57000"
pts [
"1000,57000"
"14250,57000"
]
)
end &312
sat 16
eat 32
sty 1
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33860,0
va (VaSet
)
xt "2000,56000,8000,57000"
st "rx_strm_o(20)"
blo "2000,56800"
tm "WireNameMgr"
)
)
on &192
)
*539 (Wire
uid 34330,0
shape (OrthoPolyLine
uid 34331,0
va (VaSet
vasetType 3
)
xt "-61250,-41000,-55000,-41000"
pts [
"-61250,-41000"
"-55000,-41000"
]
)
start &340
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 34336,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34337,0
va (VaSet
)
xt "-61000,-42000,-57500,-41000"
st "rst_drv_i"
blo "-61000,-41200"
tm "WireNameMgr"
)
)
on &341
)
*540 (Wire
uid 34643,0
shape (OrthoPolyLine
uid 34644,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,19000,76250,19000"
pts [
"63000,19000"
"76250,19000"
]
)
end &347
sat 16
eat 32
sty 1
sl "(41)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34647,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34648,0
va (VaSet
)
xt "64000,18000,70000,19000"
st "rx_strm_o(41)"
blo "64000,18800"
tm "WireNameMgr"
)
)
on &192
)
*541 (Wire
uid 34649,0
shape (OrthoPolyLine
uid 34650,0
va (VaSet
vasetType 3
)
xt "73000,11000,76250,11000"
pts [
"73000,11000"
"76250,11000"
]
)
end &345
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34654,0
va (VaSet
)
xt "74000,10000,75000,11000"
st "rst"
blo "74000,10800"
tm "WireNameMgr"
)
)
on &53
)
*542 (Wire
uid 34659,0
shape (OrthoPolyLine
uid 34660,0
va (VaSet
vasetType 3
)
xt "73000,10000,76250,10000"
pts [
"73000,10000"
"76250,10000"
]
)
end &344
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34664,0
va (VaSet
)
xt "74000,9000,75000,10000"
st "clk"
blo "74000,9800"
tm "WireNameMgr"
)
)
on &51
)
*543 (Wire
uid 34665,0
shape (OrthoPolyLine
uid 34666,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,13000,76250,13000"
pts [
"69000,13000"
"76250,13000"
]
)
end &349
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34670,0
va (VaSet
)
xt "70000,12000,74700,13000"
st "idelay_ctl_i"
blo "70000,12800"
tm "WireNameMgr"
)
)
on &193
)
*544 (Wire
uid 34677,0
shape (OrthoPolyLine
uid 34678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,20000,76250,20000"
pts [
"76250,20000"
"63000,20000"
]
)
start &348
sat 32
eat 16
sty 1
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34682,0
va (VaSet
)
xt "64000,19000,71500,20000"
st "rx_link_idly_o(20)"
blo "64000,19800"
tm "WireNameMgr"
)
)
on &195
)
*545 (Wire
uid 34683,0
shape (OrthoPolyLine
uid 34684,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,18000,113000,18000"
pts [
"113000,18000"
"103750,18000"
]
)
end &357
es 0
sat 16
eat 32
sty 1
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34688,0
va (VaSet
)
xt "105000,17000,110000,18000"
st "dat_pio(20)"
blo "105000,17800"
tm "WireNameMgr"
)
)
on &133
)
*546 (Wire
uid 34689,0
shape (OrthoPolyLine
uid 34690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,18000,76250,18000"
pts [
"63000,18000"
"76250,18000"
]
)
end &346
sat 16
eat 32
sty 1
sl "(40)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34694,0
va (VaSet
)
xt "64000,17000,70000,18000"
st "rx_strm_o(40)"
blo "64000,17800"
tm "WireNameMgr"
)
)
on &192
)
*547 (Wire
uid 34695,0
shape (OrthoPolyLine
uid 34696,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "103750,19000,113000,19000"
pts [
"113000,19000"
"103750,19000"
]
)
end &356
es 0
sat 16
eat 32
sty 1
sl "(20)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 34699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34700,0
va (VaSet
)
xt "105000,18000,110000,19000"
st "dat_nio(20)"
blo "105000,18800"
tm "WireNameMgr"
)
)
on &134
)
*548 (Wire
uid 34705,0
shape (OrthoPolyLine
uid 34706,0
va (VaSet
vasetType 3
)
xt "69000,15000,76250,15000"
pts [
"69000,15000"
"76250,15000"
]
)
end &350
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 34709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34710,0
va (VaSet
)
xt "70000,14000,71100,15000"
st "LO"
blo "70000,14800"
tm "WireNameMgr"
)
)
on &15
)
*549 (Wire
uid 34713,0
shape (OrthoPolyLine
uid 34714,0
va (VaSet
vasetType 3
)
xt "69000,16000,76250,16000"
pts [
"69000,16000"
"76250,16000"
]
)
end &351
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 34717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34718,0
va (VaSet
)
xt "70000,15000,71100,16000"
st "LO"
blo "70000,15800"
tm "WireNameMgr"
)
)
on &15
)
*550 (Wire
uid 36486,0
shape (OrthoPolyLine
uid 36487,0
va (VaSet
vasetType 3
)
xt "1000,9000,8250,9000"
pts [
"1000,9000"
"2000,9000"
"8250,9000"
]
)
sat 16
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36492,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36493,0
va (VaSet
)
xt "2000,8000,5400,9000"
st "txsigs(0)"
blo "2000,8800"
tm "WireNameMgr"
)
)
on &56
)
*551 (Wire
uid 36494,0
shape (OrthoPolyLine
uid 36495,0
va (VaSet
vasetType 3
)
xt "1000,10000,8250,10000"
pts [
"1000,10000"
"8250,10000"
]
)
sat 16
eat 16
sl "(8)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36501,0
va (VaSet
)
xt "2000,9000,5400,10000"
st "txsigs(8)"
blo "2000,9800"
tm "WireNameMgr"
)
)
on &56
)
*552 (Wire
uid 36502,0
shape (OrthoPolyLine
uid 36503,0
va (VaSet
vasetType 3
)
xt "1000,24000,8250,24000"
pts [
"1000,24000"
"2000,24000"
"8250,24000"
]
)
sat 16
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36508,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36509,0
va (VaSet
)
xt "2000,23000,5400,24000"
st "txsigs(1)"
blo "2000,23800"
tm "WireNameMgr"
)
)
on &56
)
*553 (Wire
uid 36510,0
shape (OrthoPolyLine
uid 36511,0
va (VaSet
vasetType 3
)
xt "1000,25000,8250,25000"
pts [
"1000,25000"
"8250,25000"
]
)
sat 16
eat 16
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36516,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36517,0
va (VaSet
)
xt "2000,24000,5400,25000"
st "txsigs(9)"
blo "2000,24800"
tm "WireNameMgr"
)
)
on &56
)
*554 (Wire
uid 36518,0
shape (OrthoPolyLine
uid 36519,0
va (VaSet
vasetType 3
)
xt "1000,39000,8250,39000"
pts [
"1000,39000"
"2000,39000"
"8250,39000"
]
)
sat 16
eat 16
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36525,0
va (VaSet
)
xt "2000,38000,5400,39000"
st "txsigs(2)"
blo "2000,38800"
tm "WireNameMgr"
)
)
on &56
)
*555 (Wire
uid 36526,0
shape (OrthoPolyLine
uid 36527,0
va (VaSet
vasetType 3
)
xt "1000,40000,8250,40000"
pts [
"1000,40000"
"8250,40000"
]
)
sat 16
eat 16
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36533,0
va (VaSet
)
xt "2000,39000,6400,40000"
st "txsigs(10)"
blo "2000,39800"
tm "WireNameMgr"
)
)
on &56
)
*556 (Wire
uid 36534,0
shape (OrthoPolyLine
uid 36535,0
va (VaSet
vasetType 3
)
xt "1000,54000,8250,54000"
pts [
"1000,54000"
"2000,54000"
"8250,54000"
]
)
sat 16
eat 16
sl "(3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36540,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36541,0
va (VaSet
)
xt "2000,53000,5400,54000"
st "txsigs(3)"
blo "2000,53800"
tm "WireNameMgr"
)
)
on &56
)
*557 (Wire
uid 36542,0
shape (OrthoPolyLine
uid 36543,0
va (VaSet
vasetType 3
)
xt "1000,55000,8250,55000"
pts [
"1000,55000"
"8250,55000"
]
)
sat 16
eat 16
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36549,0
va (VaSet
)
xt "2000,54000,6400,55000"
st "txsigs(11)"
blo "2000,54800"
tm "WireNameMgr"
)
)
on &56
)
*558 (Wire
uid 36552,0
shape (OrthoPolyLine
uid 36553,0
va (VaSet
vasetType 3
)
xt "-10000,20000,-6000,20000"
pts [
"-10000,20000"
"-6000,20000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36559,0
va (VaSet
)
xt "-9000,19000,-7900,20000"
st "LO"
blo "-9000,19800"
tm "WireNameMgr"
)
)
on &15
)
*559 (Wire
uid 36560,0
shape (OrthoPolyLine
uid 36561,0
va (VaSet
vasetType 3
)
xt "-10000,21000,-6000,21000"
pts [
"-10000,21000"
"-6000,21000"
]
)
sat 16
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36566,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36567,0
va (VaSet
)
xt "-9000,20000,-7900,21000"
st "LO"
blo "-9000,20800"
tm "WireNameMgr"
)
)
on &15
)
*560 (Wire
uid 36568,0
shape (OrthoPolyLine
uid 36569,0
va (VaSet
vasetType 3
)
xt "11000,9000,14250,9000"
pts [
"11000,9000"
"14250,9000"
]
)
end &235
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36574,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36575,0
va (VaSet
)
xt "12000,8000,13100,9000"
st "LO"
blo "12000,8800"
tm "WireNameMgr"
)
)
on &15
)
*561 (Wire
uid 36576,0
shape (OrthoPolyLine
uid 36577,0
va (VaSet
vasetType 3
)
xt "11000,10000,14250,10000"
pts [
"11000,10000"
"14250,10000"
]
)
end &236
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36582,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36583,0
va (VaSet
)
xt "12000,9000,13100,10000"
st "LO"
blo "12000,9800"
tm "WireNameMgr"
)
)
on &15
)
*562 (Wire
uid 36584,0
shape (OrthoPolyLine
uid 36585,0
va (VaSet
vasetType 3
)
xt "11000,24000,14250,24000"
pts [
"11000,24000"
"14250,24000"
]
)
end &276
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36590,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36591,0
va (VaSet
)
xt "12000,23000,13100,24000"
st "LO"
blo "12000,23800"
tm "WireNameMgr"
)
)
on &15
)
*563 (Wire
uid 36592,0
shape (OrthoPolyLine
uid 36593,0
va (VaSet
vasetType 3
)
xt "11000,25000,14250,25000"
pts [
"11000,25000"
"14250,25000"
]
)
end &277
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36598,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36599,0
va (VaSet
)
xt "12000,24000,13100,25000"
st "LO"
blo "12000,24800"
tm "WireNameMgr"
)
)
on &15
)
*564 (Wire
uid 36600,0
shape (OrthoPolyLine
uid 36601,0
va (VaSet
vasetType 3
)
xt "11000,39000,14250,39000"
pts [
"11000,39000"
"14250,39000"
]
)
end &296
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36606,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36607,0
va (VaSet
)
xt "12000,38000,13100,39000"
st "LO"
blo "12000,38800"
tm "WireNameMgr"
)
)
on &15
)
*565 (Wire
uid 36608,0
shape (OrthoPolyLine
uid 36609,0
va (VaSet
vasetType 3
)
xt "11000,40000,14250,40000"
pts [
"11000,40000"
"14250,40000"
]
)
end &297
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36615,0
va (VaSet
)
xt "12000,39000,13100,40000"
st "LO"
blo "12000,39800"
tm "WireNameMgr"
)
)
on &15
)
*566 (Wire
uid 36616,0
shape (OrthoPolyLine
uid 36617,0
va (VaSet
vasetType 3
)
xt "11000,54000,14250,54000"
pts [
"11000,54000"
"14250,54000"
]
)
end &316
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36622,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36623,0
va (VaSet
)
xt "12000,53000,13100,54000"
st "LO"
blo "12000,53800"
tm "WireNameMgr"
)
)
on &15
)
*567 (Wire
uid 36624,0
shape (OrthoPolyLine
uid 36625,0
va (VaSet
vasetType 3
)
xt "11000,55000,14250,55000"
pts [
"11000,55000"
"14250,55000"
]
)
end &317
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36631,0
va (VaSet
)
xt "12000,54000,13100,55000"
st "LO"
blo "12000,54800"
tm "WireNameMgr"
)
)
on &15
)
*568 (Wire
uid 36632,0
shape (OrthoPolyLine
uid 36633,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,-15000,54250,-15000"
pts [
"44000,-15000"
"54250,-15000"
]
)
es 0
sat 16
eat 16
sty 1
sl "(OD_3)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 36638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36639,0
va (VaSet
)
xt "45000,-16000,50100,-15000"
st "ddro(OD_3)"
blo "45000,-15200"
tm "WireNameMgr"
)
)
on &89
)
*569 (Wire
uid 37251,0
shape (OrthoPolyLine
uid 37252,0
va (VaSet
vasetType 3
)
xt "89750,18000,97250,18000"
pts [
"97250,18000"
"89750,18000"
]
)
start &358
end &343
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 37255,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37256,0
va (VaSet
)
xt "91000,17000,96600,18000"
st "ddri_drv_tmu"
blo "91000,17800"
tm "WireNameMgr"
)
)
on &425
)
*570 (Wire
uid 37573,0
shape (OrthoPolyLine
uid 37574,0
va (VaSet
vasetType 3
)
xt "-59000,-21000,-41000,-21000"
pts [
"-59000,-21000"
"-41000,-21000"
]
)
end &363
sat 16
eat 1
sl "(R_CONTROL1)(CTL_RAWOUT_EN)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 37579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37580,0
va (VaSet
)
xt "-58000,-22000,-42400,-21000"
st "reg(R_CONTROL1)(CTL_RAWOUT_EN)"
blo "-58000,-21200"
tm "WireNameMgr"
)
)
on &240
)
*571 (Wire
uid 37581,0
shape (OrthoPolyLine
uid 37582,0
va (VaSet
vasetType 3
)
xt "-38000,-21000,-30000,-21000"
pts [
"-38000,-21000"
"-30000,-21000"
]
)
start &363
es 0
sat 2
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 37587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 37588,0
va (VaSet
)
xt "-37000,-22000,-33100,-21000"
st "rawout_en"
blo "-37000,-21200"
tm "WireNameMgr"
)
)
on &367
)
*572 (Wire
uid 38626,0
shape (OrthoPolyLine
uid 38627,0
va (VaSet
vasetType 3
)
xt "95000,75000,102000,75000"
pts [
"102000,75000"
"95000,75000"
]
)
end &391
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38631,0
va (VaSet
)
xt "100000,74000,101100,75000"
st "LO"
blo "100000,74800"
tm "WireNameMgr"
)
)
on &15
)
*573 (Wire
uid 38632,0
shape (OrthoPolyLine
uid 38633,0
va (VaSet
vasetType 3
)
xt "72000,75000,90000,75000"
pts [
"90000,75000"
"72000,75000"
]
)
start &393
ss 0
sat 32
eat 16
sl "(ni2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38637,0
va (VaSet
)
xt "73000,74000,80700,75000"
st "rx_link_idly_o(ni2)"
blo "73000,74800"
tm "WireNameMgr"
)
)
on &195
)
*574 (Wire
uid 38638,0
shape (OrthoPolyLine
uid 38639,0
va (VaSet
vasetType 3
)
xt "95000,72000,102000,72000"
pts [
"102000,72000"
"95000,72000"
]
)
end &369
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38642,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38643,0
va (VaSet
)
xt "100000,71000,101100,72000"
st "LO"
blo "100000,71800"
tm "WireNameMgr"
)
)
on &15
)
*575 (Wire
uid 38644,0
shape (OrthoPolyLine
uid 38645,0
va (VaSet
vasetType 3
)
xt "95000,73000,102000,73000"
pts [
"102000,73000"
"95000,73000"
]
)
end &380
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38648,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38649,0
va (VaSet
)
xt "100000,72000,101100,73000"
st "LO"
blo "100000,72800"
tm "WireNameMgr"
)
)
on &15
)
*576 (Wire
uid 38650,0
shape (OrthoPolyLine
uid 38651,0
va (VaSet
vasetType 3
)
xt "72000,72000,90000,72000"
pts [
"72000,72000"
"90000,72000"
]
)
end &371
sat 16
eat 32
sl "(ni2*2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38654,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38655,0
va (VaSet
)
xt "73000,71000,80000,72000"
st "rx_strm_o(ni2*2)"
blo "73000,71800"
tm "WireNameMgr"
)
)
on &192
)
*577 (Wire
uid 38656,0
shape (OrthoPolyLine
uid 38657,0
va (VaSet
vasetType 3
)
xt "72000,73000,90000,73000"
pts [
"72000,73000"
"90000,73000"
]
)
end &382
sat 16
eat 32
sl "(ni2*2+1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 38660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38661,0
va (VaSet
)
xt "73000,72000,81000,73000"
st "rx_strm_o(ni2*2+1)"
blo "73000,72800"
tm "WireNameMgr"
)
)
on &192
)
*578 (Wire
uid 40932,0
shape (OrthoPolyLine
uid 40933,0
va (VaSet
vasetType 3
)
xt "118000,5000,125250,5000"
pts [
"118000,5000"
"125250,5000"
]
)
end &413
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40937,0
va (VaSet
)
xt "119000,4000,120100,5000"
st "LO"
blo "119000,4800"
tm "WireNameMgr"
)
)
on &15
)
*579 (Wire
uid 40938,0
shape (OrthoPolyLine
uid 40939,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,8000,125250,8000"
pts [
"112000,8000"
"125250,8000"
]
)
end &409
sat 16
eat 32
sty 1
sl "(5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40943,0
va (VaSet
)
xt "113000,7000,118500,8000"
st "rx_strm_o(5)"
blo "113000,7800"
tm "WireNameMgr"
)
)
on &192
)
*580 (Wire
uid 40944,0
shape (OrthoPolyLine
uid 40945,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "118000,2000,125250,2000"
pts [
"118000,2000"
"125250,2000"
]
)
end &411
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40949,0
va (VaSet
)
xt "119000,1000,123700,2000"
st "idelay_ctl_i"
blo "119000,1800"
tm "WireNameMgr"
)
)
on &193
)
*581 (Wire
uid 40950,0
shape (OrthoPolyLine
uid 40951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,9000,125250,9000"
pts [
"125250,9000"
"112000,9000"
]
)
start &410
sat 32
eat 16
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40955,0
va (VaSet
)
xt "113000,8000,120000,9000"
st "rx_link_idly_o(2)"
blo "113000,8800"
tm "WireNameMgr"
)
)
on &195
)
*582 (Wire
uid 40956,0
shape (OrthoPolyLine
uid 40957,0
va (VaSet
vasetType 3
)
xt "122000,0,125250,0"
pts [
"122000,0"
"125250,0"
]
)
end &407
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40961,0
va (VaSet
)
xt "123000,-1000,124000,0"
st "rst"
blo "123000,-200"
tm "WireNameMgr"
)
)
on &53
)
*583 (Wire
uid 40962,0
shape (OrthoPolyLine
uid 40963,0
va (VaSet
vasetType 3
)
xt "122000,-1000,125250,-1000"
pts [
"122000,-1000"
"125250,-1000"
]
)
end &406
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40967,0
va (VaSet
)
xt "123000,-2000,124000,-1000"
st "clk"
blo "123000,-1200"
tm "WireNameMgr"
)
)
on &51
)
*584 (Wire
uid 40968,0
shape (OrthoPolyLine
uid 40969,0
va (VaSet
vasetType 3
)
xt "138750,7000,146250,7000"
pts [
"146250,7000"
"138750,7000"
]
)
start &420
end &405
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 40970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40971,0
va (VaSet
)
xt "140000,6000,145200,7000"
st "ddri_atl_tmu"
blo "140000,6800"
tm "WireNameMgr"
)
)
on &426
)
*585 (Wire
uid 40972,0
shape (OrthoPolyLine
uid 40973,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "152750,8000,162000,8000"
pts [
"162000,8000"
"152750,8000"
]
)
end &418
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40977,0
va (VaSet
)
xt "154000,7000,158500,8000"
st "dat_nio(2)"
blo "154000,7800"
tm "WireNameMgr"
)
)
on &134
)
*586 (Wire
uid 40978,0
shape (OrthoPolyLine
uid 40979,0
va (VaSet
vasetType 3
)
xt "118000,4000,125250,4000"
pts [
"118000,4000"
"125250,4000"
]
)
end &412
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 40982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40983,0
va (VaSet
)
xt "119000,3000,120100,4000"
st "LO"
blo "119000,3800"
tm "WireNameMgr"
)
)
on &15
)
*587 (Wire
uid 40984,0
shape (OrthoPolyLine
uid 40985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "152750,7000,162000,7000"
pts [
"162000,7000"
"152750,7000"
]
)
end &419
es 0
sat 16
eat 32
sty 1
sl "(2)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40989,0
va (VaSet
)
xt "154000,6000,158500,7000"
st "dat_pio(2)"
blo "154000,6800"
tm "WireNameMgr"
)
)
on &133
)
*588 (Wire
uid 40990,0
shape (OrthoPolyLine
uid 40991,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "112000,7000,125250,7000"
pts [
"112000,7000"
"125250,7000"
]
)
end &408
sat 16
eat 32
sty 1
sl "(4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 40994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40995,0
va (VaSet
)
xt "113000,6000,118500,7000"
st "rx_strm_o(4)"
blo "113000,6800"
tm "WireNameMgr"
)
)
on &192
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *589 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*590 (Text
uid 43,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*591 (MLText
uid 44,0
va (VaSet
isHidden 1
)
xt "0,900,12100,11900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;
library hsio;
use hsio.pkg_core_globals.all;

library unisim;
use unisim.VCOMPONENTS.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*592 (Text
uid 46,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,0,28200,1000"
st "Compiler Directives"
blo "20000,800"
)
*593 (Text
uid 47,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,1000,29500,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*594 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27800,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*595 (Text
uid 49,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,4000,30000,5000"
st "Post-module directives:"
blo "20000,4800"
)
*596 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*597 (Text
uid 51,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "20000,5000,29600,6000"
st "End-module directives:"
blo "20000,5800"
)
*598 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,3,1428,789"
viewArea "-68400,-52000,188834,73532"
cachedDiagramExtent "-129000,-48600,370000,79300"
pageSetupInfo (PageSetupInfo
toPrinter 1
unixPaperWidth 612
unixPaperHeight 792
paperType "Letter (8.5\" x 11\")"
unixPaperName "Letter (8.5\" x 11\")"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 42964,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,1000,4000,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*599 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,3200,6400,4400"
st "<library>"
blo "1600,4200"
tm "BdLibraryNameMgr"
)
*600 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,4400,5900,5600"
st "<block>"
blo "1600,5400"
tm "BlkNameMgr"
)
*601 (Text
va (VaSet
font "charter,10,0"
)
xt "1600,5600,3500,6800"
st "U_0"
blo "1600,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "1600,13200,1600,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*602 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*603 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*604 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*605 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*606 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*607 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*608 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*609 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*610 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*611 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*612 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*613 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*614 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,4000,4700,5000"
st "eb1"
blo "3300,4800"
tm "HdlTextNameMgr"
)
*615 (Text
va (VaSet
font "charter,8,0"
)
xt "3300,5000,3800,6000"
st "1"
blo "3300,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1600,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2300,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,0,3100,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,15400,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*616 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*617 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "0,-1300,9600,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,250,850,1450"
st "1"
blo "250,1250"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*618 (Text
va (VaSet
font "charter,10,1"
)
xt "10800,20000,22000,21300"
st "Frame Declarations"
blo "10800,21000"
)
*619 (MLText
va (VaSet
font "charter,10,0"
)
xt "10800,21300,10800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-65000,13000,-59500,14000"
st "Declarations"
blo "-65000,13800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-65000,14000,-62600,15000"
st "Ports:"
blo "-65000,14800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-65000,14000,-61300,15000"
st "Pre User:"
blo "-65000,14800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "-65000,13000,-65000,13000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "-65000,14000,-57800,15000"
st "Diagram Signals:"
blo "-65000,14800"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "helvetica,8,1"
)
xt "-65000,14000,-60300,15000"
st "Post User:"
blo "-65000,14800"
)
postUserText (MLText
uid 8,0
va (VaSet
font "charter,10,0"
)
xt "-63000,15000,-37800,21000"
st "attribute KEEP : string;
--attribute KEEP of reg_control_i : signal is \"true\";
--attribute KEEP of reg_com_enable_i : signal is \"true\";
--attribute KEEP of dbg_sig_o : signal is \"true\";
--attribute KEEP of sink_sig_o : signal is \"true\";"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 450,0
usingSuid 1
emptyRow *620 (LEmptyRow
)
uid 54,0
optionalChildren [
*621 (RefLabelRowHdr
)
*622 (TitleRowHdr
)
*623 (FilterRowHdr
)
*624 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*625 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*626 (GroupColHdr
tm "GroupColHdrMgr"
)
*627 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*628 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*629 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*630 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*631 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*632 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "LO"
t "std_logic"
o 27
suid 138,0
)
)
uid 5057,0
)
*634 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 276,0
)
)
uid 27145,0
)
*635 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bco_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 12
suid 277,0
)
)
uid 27147,0
)
*636 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 8
suid 293,0
)
)
uid 27173,0
)
*637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco"
t "std_logic"
o 28
suid 296,0
)
)
uid 27177,0
)
*638 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bco_no"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 11
suid 297,0
)
)
uid 27179,0
)
*639 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "txsigs"
t "std_logic_vector"
b "(15 downto 0)"
o 37
suid 303,0
)
)
uid 27185,0
)
*640 (LeafLogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
o 10
suid 312,0
)
)
uid 27442,0
)
*641 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HI"
t "std_ulogic"
o 26
suid 325,0
)
)
uid 27606,0
)
*642 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "l1r3_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 19
suid 328,0
)
)
uid 27622,0
)
*643 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "l1r3_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 18
suid 329,0
)
)
uid 27624,0
)
*644 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddro"
t "std_logic_vector"
b "(7 downto 0)"
o 35
suid 345,0
)
)
uid 28059,0
)
*645 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 23
suid 372,0
)
)
uid 28567,0
)
*646 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_no"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 22
suid 373,0
)
)
uid 28569,0
)
*647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddri"
t "std_logic_vector"
b "(7 DOWNTO 4)"
o 32
suid 374,0
)
)
uid 28629,0
)
*648 (LeafLogPort
port (LogicalPort
decl (Decl
n "rawsigs_i"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 378,0
)
)
uid 29519,0
)
*649 (LeafLogPort
port (LogicalPort
decl (Decl
n "l1r3_i"
t "std_logic"
o 4
suid 381,0
)
)
uid 29521,0
)
*650 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "dat_pio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 25
suid 388,0
)
)
uid 29668,0
)
*651 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "dat_nio"
t "std_logic_vector"
b "(23 DOWNTO 0)"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 24
suid 389,0
)
)
uid 29670,0
)
*652 (LeafLogPort
port (LogicalPort
decl (Decl
n "noise_i"
t "std_logic"
o 5
suid 390,0
)
)
uid 29750,0
)
*653 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_spare_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 17
suid 395,0
)
)
uid 29964,0
)
*654 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_l1r3_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 16
suid 396,0
)
)
uid 29966,0
)
*655 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_strm_o"
t "std_logic_vector"
b "(47 downto 0)"
o 21
suid 398,0
)
)
uid 30692,0
)
*656 (LeafLogPort
port (LogicalPort
decl (Decl
n "idelay_ctl_i"
t "t_idelay_ctl"
prec "--idelay_ce_o   : out    std_logic_vector (71 downto 0);
--idelay_inc_o  : out    std_logic;
--idelay_zero_o : out    std_logic_vector (71 downto 0);"
preAdd 0
o 3
suid 399,0
)
)
uid 30750,0
)
*657 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_link_idly_o"
t "std_logic_vector"
b "(23 downto 0)"
o 20
suid 403,0
)
)
uid 30754,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_en"
t "std_logic"
o 31
suid 406,0
)
)
uid 30897,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_ddr"
t "std_logic"
o 29
suid 408,0
)
)
uid 30923,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "bco_ddr_n"
t "std_logic"
o 30
suid 410,0
)
)
uid 30925,0
)
*661 (LeafLogPort
port (LogicalPort
decl (Decl
n "reg"
t "t_reg_bus"
prec "-- registers"
preAdd 0
posAdd 0
o 7
suid 411,0
)
)
uid 31000,0
)
*662 (LeafLogPort
port (LogicalPort
decl (Decl
n "coml0_i"
t "std_logic"
o 2
suid 414,0
)
)
uid 32470,0
)
*663 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coml0_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 14
suid 415,0
)
)
uid 32472,0
)
*664 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "coml0_no"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 13
suid 416,0
)
)
uid 32474,0
)
*665 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "dbg_coml0_o"
t "std_logic"
prec "--dbg_sig_o  : out    std_logic;"
preAdd 0
posAdd 0
o 15
suid 417,0
)
)
uid 32478,0
)
*666 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst_drv_i"
t "std_logic"
o 9
suid 422,0
)
)
uid 34350,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rawout_en"
t "std_logic"
o 36
suid 446,0
)
)
uid 37595,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddri_drv_tmu"
t "std_logic"
o 34
suid 449,0
)
)
uid 41004,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddri_atl_tmu"
t "std_logic"
o 33
suid 450,0
)
)
uid 41006,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*670 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *671 (MRCItem
litem &620
pos 37
dimension 20
)
uid 69,0
optionalChildren [
*672 (MRCItem
litem &621
pos 0
dimension 20
uid 70,0
)
*673 (MRCItem
litem &622
pos 1
dimension 23
uid 71,0
)
*674 (MRCItem
litem &623
pos 2
hidden 1
dimension 20
uid 72,0
)
*675 (MRCItem
litem &633
pos 26
dimension 20
uid 5058,0
)
*676 (MRCItem
litem &634
pos 0
dimension 20
uid 27146,0
)
*677 (MRCItem
litem &635
pos 1
dimension 20
uid 27148,0
)
*678 (MRCItem
litem &636
pos 2
dimension 20
uid 27174,0
)
*679 (MRCItem
litem &637
pos 27
dimension 20
uid 27178,0
)
*680 (MRCItem
litem &638
pos 3
dimension 20
uid 27180,0
)
*681 (MRCItem
litem &639
pos 25
dimension 20
uid 27186,0
)
*682 (MRCItem
litem &640
pos 4
dimension 20
uid 27443,0
)
*683 (MRCItem
litem &641
pos 28
dimension 20
uid 27607,0
)
*684 (MRCItem
litem &642
pos 5
dimension 20
uid 27623,0
)
*685 (MRCItem
litem &643
pos 6
dimension 20
uid 27625,0
)
*686 (MRCItem
litem &644
pos 29
dimension 20
uid 28060,0
)
*687 (MRCItem
litem &645
pos 7
dimension 20
uid 28568,0
)
*688 (MRCItem
litem &646
pos 8
dimension 20
uid 28570,0
)
*689 (MRCItem
litem &647
pos 30
dimension 20
uid 28630,0
)
*690 (MRCItem
litem &648
pos 9
dimension 20
uid 29520,0
)
*691 (MRCItem
litem &649
pos 10
dimension 20
uid 29522,0
)
*692 (MRCItem
litem &650
pos 11
dimension 20
uid 29669,0
)
*693 (MRCItem
litem &651
pos 12
dimension 20
uid 29671,0
)
*694 (MRCItem
litem &652
pos 13
dimension 20
uid 29751,0
)
*695 (MRCItem
litem &653
pos 14
dimension 20
uid 29965,0
)
*696 (MRCItem
litem &654
pos 15
dimension 20
uid 29967,0
)
*697 (MRCItem
litem &655
pos 16
dimension 20
uid 30693,0
)
*698 (MRCItem
litem &656
pos 17
dimension 20
uid 30751,0
)
*699 (MRCItem
litem &657
pos 18
dimension 20
uid 30755,0
)
*700 (MRCItem
litem &658
pos 31
dimension 20
uid 30898,0
)
*701 (MRCItem
litem &659
pos 32
dimension 20
uid 30924,0
)
*702 (MRCItem
litem &660
pos 33
dimension 20
uid 30926,0
)
*703 (MRCItem
litem &661
pos 19
dimension 20
uid 31001,0
)
*704 (MRCItem
litem &662
pos 20
dimension 20
uid 32471,0
)
*705 (MRCItem
litem &663
pos 21
dimension 20
uid 32473,0
)
*706 (MRCItem
litem &664
pos 22
dimension 20
uid 32475,0
)
*707 (MRCItem
litem &665
pos 23
dimension 20
uid 32479,0
)
*708 (MRCItem
litem &666
pos 24
dimension 20
uid 34351,0
)
*709 (MRCItem
litem &667
pos 34
dimension 20
uid 37596,0
)
*710 (MRCItem
litem &668
pos 35
dimension 20
uid 41005,0
)
*711 (MRCItem
litem &669
pos 36
dimension 20
uid 41007,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*712 (MRCItem
litem &624
pos 0
dimension 20
uid 74,0
)
*713 (MRCItem
litem &626
pos 1
dimension 50
uid 75,0
)
*714 (MRCItem
litem &627
pos 2
dimension 100
uid 76,0
)
*715 (MRCItem
litem &628
pos 3
dimension 50
sortAscending 0
uid 77,0
)
*716 (MRCItem
litem &629
pos 4
dimension 100
uid 78,0
)
*717 (MRCItem
litem &630
pos 5
dimension 100
uid 79,0
)
*718 (MRCItem
litem &631
pos 6
dimension 50
uid 80,0
)
*719 (MRCItem
litem &632
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *720 (LEmptyRow
)
uid 83,0
optionalChildren [
*721 (RefLabelRowHdr
)
*722 (TitleRowHdr
)
*723 (FilterRowHdr
)
*724 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*725 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*726 (GroupColHdr
tm "GroupColHdrMgr"
)
*727 (NameColHdr
tm "GenericNameColHdrMgr"
)
*728 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*729 (InitColHdr
tm "GenericValueColHdrMgr"
)
*730 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*731 (EolColHdr
tm "GenericEolColHdrMgr"
)
*732 (LogGeneric
generic (GiElement
name "LINK_ID_MIN"
type "integer"
value "0"
)
uid 30983,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*733 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *734 (MRCItem
litem &720
pos 1
dimension 20
)
uid 97,0
optionalChildren [
*735 (MRCItem
litem &721
pos 0
dimension 20
uid 98,0
)
*736 (MRCItem
litem &722
pos 1
dimension 23
uid 99,0
)
*737 (MRCItem
litem &723
pos 2
hidden 1
dimension 20
uid 100,0
)
*738 (MRCItem
litem &732
pos 0
dimension 20
uid 30982,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*739 (MRCItem
litem &724
pos 0
dimension 20
uid 102,0
)
*740 (MRCItem
litem &726
pos 1
dimension 50
uid 103,0
)
*741 (MRCItem
litem &727
pos 2
dimension 100
uid 104,0
)
*742 (MRCItem
litem &728
pos 3
dimension 100
uid 105,0
)
*743 (MRCItem
litem &729
pos 4
dimension 50
uid 106,0
)
*744 (MRCItem
litem &730
pos 5
dimension 50
uid 107,0
)
*745 (MRCItem
litem &731
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
frameCount 4
)
