<h1 align="center">Hi there, I'm Prajwal ğŸ‘‹</h1>
<h3 align="center">Aspiring VLSI Engineer | RTL Design | Digital Circuits | Circuit Simulation</h3>

---

ğŸŒŸ **About Me**

ğŸ“ I'm a final-year B.E. student in **Electronics and Communication Engineering** at Govt SKSJTI, Bangalore.  
ğŸ’¡ Passionate about **VLSI Design**, **Digital Electronics**, and **RTL Coding** using Verilog.  
ğŸ”¬ Currently pursuing **VLSI Design & Verification Training** at **CoachED**, gaining hands-on experience in RTL, IC design flow, and industry tools.  
ğŸ’» Iâ€™ve also completed a **VLSI internship at Yuvasaarathi**, where I explored digital VLSI concepts and Verilog basics.  

---

ğŸš€ **Projects Highlights**

- âš™ï¸ **CACHE MASTER** â€“ Final-year project based on hybrid cache memory using LRU & LFU with low power techniques  
- ğŸŒ± **BINERGY** â€“ Developed a burnable waste segregation system to generate usable energy (*Hack4Sustainability by Siemens*)  
- ğŸ”‹ **PGEN** â€“ Power generating shoes design under Design & Innovation Clinic 2023 (CMTI)  
- ğŸ¤– **College Chatbot** â€“ Developed a rule-based chatbot for student/faculty queries

---

ğŸ› ï¸ **Tech Stack & Skills**

- **HDL**: Verilog, SystemVerilog (basic)  
- **EDA Tools**: Xilinx Vivado, Cadence Virtuoso  
- **Simulation**: NGSpice, PSPICE  
- **Programming**: C, Arduino IDE  
- **Core Concepts**: Combinational & Sequential Logic, FSMs, Timing Analysis, RTL Design  

---

ğŸ‘¥ **Leadership**

Led all 4 major projects, managing both technical development and team coordination to ensure successful outcomes.

---

ğŸ“« **Letâ€™s Connect**

- ğŸ“ Bangalore, India  
- ğŸ“§ Email: [rprajwal745@gmail.com](mailto:rprajwal745@gmail.com)  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/prajwal~r/)

---

â­ **Fun Fact:**  
I'm a fast learner, always eager to explore new technologies and innovate within the VLSI domain!

