// Seed: 1025648191
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8,
    input tri1 id_9,
    input wor id_10,
    input supply1 id_11
    , id_14,
    input wor id_12
);
  logic id_15;
  wire  id_16;
  parameter id_17 = 1;
endmodule
program module_1 #(
    parameter id_6 = 32'd77
) (
    output wor id_0,
    input supply0 id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4
);
  wire _id_6;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  wire [id_6 : 1] id_7;
  wire id_8;
endprogram
