#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12ce06400 .scope module, "m_main" "m_main" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 4 "w_button";
    .port_info 2 /OUTPUT 4 "w_led";
    .port_info 3 /INOUT 1 "st7789_SDA";
    .port_info 4 /OUTPUT 1 "st7789_SCL";
    .port_info 5 /OUTPUT 1 "st7789_DC";
    .port_info 6 /OUTPUT 1 "st7789_RES";
v0x12ce1a600_0 .net *"_ivl_11", 0 0, L_0x12ce1c200;  1 drivers
v0x12ce1a6a0_0 .net *"_ivl_12", 1 0, L_0x12ce1c2e0;  1 drivers
L_0x1100400a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce1a740_0 .net *"_ivl_15", 0 0, L_0x1100400a0;  1 drivers
v0x12ce1a7e0_0 .net *"_ivl_16", 1 0, L_0x12ce1c450;  1 drivers
v0x12ce1a890_0 .net *"_ivl_19", 0 0, L_0x12ce1c590;  1 drivers
v0x12ce1a980_0 .net *"_ivl_20", 1 0, L_0x12ce1c670;  1 drivers
L_0x1100400e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce1aa30_0 .net *"_ivl_23", 0 0, L_0x1100400e8;  1 drivers
v0x12ce1aae0_0 .net *"_ivl_24", 1 0, L_0x12ce1c790;  1 drivers
v0x12ce1ab90_0 .net *"_ivl_27", 0 0, L_0x12ce1c920;  1 drivers
v0x12ce1aca0_0 .net *"_ivl_28", 1 0, L_0x12ce1ca40;  1 drivers
L_0x110040130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce1ad50_0 .net *"_ivl_31", 0 0, L_0x110040130;  1 drivers
v0x12ce1ae00_0 .net *"_ivl_5", 0 0, L_0x12ce1bfc0;  1 drivers
v0x12ce1aeb0_0 .net *"_ivl_6", 1 0, L_0x12ce1c080;  1 drivers
L_0x110040058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce1af60_0 .net *"_ivl_9", 0 0, L_0x110040058;  1 drivers
v0x12ce1b010_0 .var "r_cnt", 31 0;
v0x12ce1b0c0_0 .var "r_d", 7 0;
v0x12ce1b170_0 .var "r_raddr", 15 0;
L_0x110040010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x110008ca0 .resolv tri, v0x12ce1a380_0, L_0x110040010;
v0x12ce1b300_0 .net8 "r_rdata", 15 0, RS_0x110008ca0;  2 drivers
v0x12ce1b3d0_0 .var "r_st_wadr", 15 0;
v0x12ce1b460_0 .var "r_st_wdata", 15 0;
v0x12ce1b4f0_0 .var "r_st_we", 0 0;
v0x12ce1b580_0 .var "r_wait", 7 0;
v0x12ce1b610_0 .var "r_x", 7 0;
v0x12ce1b6a0_0 .var "r_y", 7 0;
v0x12ce1b730_0 .net "st7789_DC", 0 0, L_0x12ce1e580;  1 drivers
v0x12ce1b800_0 .net "st7789_RES", 0 0, L_0x12ce1ccc0;  1 drivers
v0x12ce1b890_0 .net "st7789_SCL", 0 0, L_0x12ce1e510;  1 drivers
v0x12ce1b960_0 .net "st7789_SDA", 0 0, L_0x12ce1e470;  1 drivers
o0x1100093f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x12ce1ba30_0 .net "w_button", 3 0, o0x1100093f0;  0 drivers
o0x110008310 .functor BUFZ 1, C4<z>; HiZ drive
v0x12ce1bac0_0 .net "w_clk", 0 0, o0x110008310;  0 drivers
v0x12ce1bb50_0 .net "w_led", 3 0, L_0x12ce1bf20;  1 drivers
v0x12ce1bbf0_0 .net "w_mode", 1 0, L_0x12ce1cb40;  1 drivers
v0x12ce1bc90_0 .net "w_raddr", 15 0, L_0x12ce1e1d0;  1 drivers
L_0x12ce1bf20 .part v0x12ce1b010_0, 27, 4;
L_0x12ce1bfc0 .part o0x1100093f0, 0, 1;
L_0x12ce1c080 .concat [ 1 1 0 0], L_0x12ce1bfc0, L_0x110040058;
L_0x12ce1c200 .part o0x1100093f0, 1, 1;
L_0x12ce1c2e0 .concat [ 1 1 0 0], L_0x12ce1c200, L_0x1100400a0;
L_0x12ce1c450 .arith/sum 2, L_0x12ce1c080, L_0x12ce1c2e0;
L_0x12ce1c590 .part o0x1100093f0, 2, 1;
L_0x12ce1c670 .concat [ 1 1 0 0], L_0x12ce1c590, L_0x1100400e8;
L_0x12ce1c790 .arith/sum 2, L_0x12ce1c450, L_0x12ce1c670;
L_0x12ce1c920 .part o0x1100093f0, 3, 1;
L_0x12ce1ca40 .concat [ 1 1 0 0], L_0x12ce1c920, L_0x110040130;
L_0x12ce1cb40 .arith/sum 2, L_0x12ce1c790, L_0x12ce1ca40;
S_0x12ce06660 .scope module, "disp0" "m_st7789_disp" 2 67, 2 97 0, S_0x12ce06400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INOUT 1 "st7789_SDA";
    .port_info 2 /OUTPUT 1 "st7789_SCL";
    .port_info 3 /OUTPUT 1 "st7789_DC";
    .port_info 4 /OUTPUT 1 "st7789_RES";
    .port_info 5 /OUTPUT 16 "w_raddr";
    .port_info 6 /INPUT 16 "w_rdata";
    .port_info 7 /INPUT 2 "w_mode";
L_0x12ce1ccc0 .functor BUFZ 1, v0x12ce18cf0_0, C4<0>, C4<0>, C4<0>;
L_0x110040208 .functor BUFT 1, C4<011101111>, C4<0>, C4<0>, C4<0>;
v0x12ce17940_0 .net/2u *"_ivl_12", 8 0, L_0x110040208;  1 drivers
v0x12ce179d0_0 .net *"_ivl_14", 8 0, L_0x12ce1d070;  1 drivers
L_0x110040250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce17a60_0 .net *"_ivl_17", 0 0, L_0x110040250;  1 drivers
v0x12ce17af0_0 .net *"_ivl_18", 8 0, L_0x12ce1d1f0;  1 drivers
L_0x110040178 .functor BUFT 1, C4<011101111>, C4<0>, C4<0>, C4<0>;
v0x12ce17b80_0 .net/2u *"_ivl_2", 8 0, L_0x110040178;  1 drivers
v0x12ce17c50_0 .net *"_ivl_22", 31 0, L_0x12ce1d400;  1 drivers
L_0x110040298 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce17d00_0 .net *"_ivl_25", 29 0, L_0x110040298;  1 drivers
L_0x1100402e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce17db0_0 .net/2u *"_ivl_26", 31 0, L_0x1100402e0;  1 drivers
v0x12ce17e60_0 .net *"_ivl_28", 0 0, L_0x12ce1d520;  1 drivers
v0x12ce17f70_0 .net *"_ivl_30", 15 0, L_0x12ce1d640;  1 drivers
v0x12ce18010_0 .net *"_ivl_32", 31 0, L_0x12ce1d7b0;  1 drivers
L_0x110040328 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce180c0_0 .net *"_ivl_35", 29 0, L_0x110040328;  1 drivers
L_0x110040370 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12ce18170_0 .net/2u *"_ivl_36", 31 0, L_0x110040370;  1 drivers
v0x12ce18220_0 .net *"_ivl_38", 0 0, L_0x12ce1d8d0;  1 drivers
v0x12ce182c0_0 .net *"_ivl_4", 8 0, L_0x12ce1cd70;  1 drivers
v0x12ce18370_0 .net *"_ivl_40", 15 0, L_0x12ce1da10;  1 drivers
v0x12ce18420_0 .net *"_ivl_42", 31 0, L_0x12ce1dab0;  1 drivers
L_0x1100403b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce185b0_0 .net *"_ivl_45", 29 0, L_0x1100403b8;  1 drivers
L_0x110040400 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12ce18640_0 .net/2u *"_ivl_46", 31 0, L_0x110040400;  1 drivers
v0x12ce186f0_0 .net *"_ivl_48", 0 0, L_0x12ce1dc40;  1 drivers
v0x12ce18790_0 .net *"_ivl_50", 15 0, L_0x12ce1dd20;  1 drivers
v0x12ce18840_0 .net *"_ivl_52", 15 0, L_0x12ce1de80;  1 drivers
v0x12ce188f0_0 .net *"_ivl_54", 15 0, L_0x12ce1df40;  1 drivers
v0x12ce189a0_0 .net *"_ivl_56", 15 0, L_0x12ce1e070;  1 drivers
L_0x1100401c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ce18a50_0 .net *"_ivl_7", 0 0, L_0x1100401c0;  1 drivers
v0x12ce18b00_0 .net *"_ivl_8", 8 0, L_0x12ce1ce50;  1 drivers
v0x12ce18bb0_0 .net "busy", 0 0, L_0x12ce1e890;  1 drivers
v0x12ce18c60_0 .var "init_done", 0 0;
v0x12ce18cf0_0 .var "r_RES", 0 0;
v0x12ce18d80_0 .var "r_c", 15 0;
v0x12ce18e10_0 .var "r_cnt", 31 0;
v0x12ce18ea0_0 .var "r_color", 15 0;
v0x12ce18f30_0 .var "r_dat", 8 0;
v0x12ce184c0_0 .var "r_en", 0 0;
v0x12ce191c0_0 .var "r_init", 8 0;
v0x12ce19250_0 .var "r_pagecnt", 15 0;
v0x12ce192e0_0 .var "r_state", 4 0;
v0x12ce19380_0 .var "r_state2", 19 0;
v0x12ce19430_0 .var "r_x", 7 0;
v0x12ce194e0_0 .var "r_y", 7 0;
v0x12ce19590_0 .net "st7789_DC", 0 0, L_0x12ce1e580;  alias, 1 drivers
v0x12ce19640_0 .net "st7789_RES", 0 0, L_0x12ce1ccc0;  alias, 1 drivers
v0x12ce196d0_0 .net "st7789_SCL", 0 0, L_0x12ce1e510;  alias, 1 drivers
v0x12ce19780_0 .net "st7789_SDA", 0 0, L_0x12ce1e470;  alias, 1 drivers
v0x12ce19830_0 .net "w_clk", 0 0, o0x110008310;  alias, 0 drivers
v0x12ce198e0_0 .net "w_data", 8 0, L_0x12ce1e390;  1 drivers
v0x12ce19990_0 .net "w_mode", 1 0, L_0x12ce1cb40;  alias, 1 drivers
v0x12ce19a20_0 .net "w_nx", 7 0, L_0x12ce1cf90;  1 drivers
v0x12ce19ac0_0 .net "w_ny", 7 0, L_0x12ce1d320;  1 drivers
v0x12ce19b70_0 .net "w_raddr", 15 0, L_0x12ce1e1d0;  alias, 1 drivers
v0x12ce19c20_0 .net8 "w_rdata", 15 0, RS_0x110008ca0;  alias, 2 drivers
L_0x12ce1cd70 .concat [ 8 1 0 0], v0x12ce19430_0, L_0x1100401c0;
L_0x12ce1ce50 .arith/sub 9, L_0x110040178, L_0x12ce1cd70;
L_0x12ce1cf90 .part L_0x12ce1ce50, 0, 8;
L_0x12ce1d070 .concat [ 8 1 0 0], v0x12ce194e0_0, L_0x110040250;
L_0x12ce1d1f0 .arith/sub 9, L_0x110040208, L_0x12ce1d070;
L_0x12ce1d320 .part L_0x12ce1d1f0, 0, 8;
L_0x12ce1d400 .concat [ 2 30 0 0], L_0x12ce1cb40, L_0x110040298;
L_0x12ce1d520 .cmp/eq 32, L_0x12ce1d400, L_0x1100402e0;
L_0x12ce1d640 .concat [ 8 8 0 0], v0x12ce19430_0, v0x12ce194e0_0;
L_0x12ce1d7b0 .concat [ 2 30 0 0], L_0x12ce1cb40, L_0x110040328;
L_0x12ce1d8d0 .cmp/eq 32, L_0x12ce1d7b0, L_0x110040370;
L_0x12ce1da10 .concat [ 8 8 0 0], L_0x12ce1d320, v0x12ce19430_0;
L_0x12ce1dab0 .concat [ 2 30 0 0], L_0x12ce1cb40, L_0x1100403b8;
L_0x12ce1dc40 .cmp/eq 32, L_0x12ce1dab0, L_0x110040400;
L_0x12ce1dd20 .concat [ 8 8 0 0], L_0x12ce1cf90, L_0x12ce1d320;
L_0x12ce1de80 .concat [ 8 8 0 0], v0x12ce194e0_0, L_0x12ce1cf90;
L_0x12ce1df40 .functor MUXZ 16, L_0x12ce1de80, L_0x12ce1dd20, L_0x12ce1dc40, C4<>;
L_0x12ce1e070 .functor MUXZ 16, L_0x12ce1df40, L_0x12ce1da10, L_0x12ce1d8d0, C4<>;
L_0x12ce1e1d0 .functor MUXZ 16, L_0x12ce1e070, L_0x12ce1d640, L_0x12ce1d520, C4<>;
L_0x12ce1e390 .functor MUXZ 9, v0x12ce191c0_0, v0x12ce18f30_0, v0x12ce18c60_0, C4<>;
S_0x12ce06920 .scope module, "spi0" "m_spi" 2 200, 2 205 0, S_0x12ce06660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 9 "d_in";
    .port_info 3 /INOUT 1 "SDA";
    .port_info 4 /OUTPUT 1 "SCL";
    .port_info 5 /OUTPUT 1 "DC";
    .port_info 6 /OUTPUT 1 "busy";
L_0x12ce1e510 .functor BUFZ 1, v0x12ce173e0_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1e580 .functor BUFZ 1, v0x12ce17340_0, C4<0>, C4<0>, C4<0>;
L_0x12ce1e890 .functor OR 1, L_0x12ce1e7d0, v0x12ce184c0_0, C4<0>, C4<0>;
v0x12ce06c20_0 .net "DC", 0 0, L_0x12ce1e580;  alias, 1 drivers
v0x12ce16cd0_0 .net "SCL", 0 0, L_0x12ce1e510;  alias, 1 drivers
v0x12ce16d70_0 .net "SDA", 0 0, L_0x12ce1e470;  alias, 1 drivers
L_0x110040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce16e00_0 .net/2u *"_ivl_10", 31 0, L_0x110040490;  1 drivers
v0x12ce16eb0_0 .net *"_ivl_12", 0 0, L_0x12ce1e7d0;  1 drivers
v0x12ce16f90_0 .net *"_ivl_6", 31 0, L_0x12ce1e5f0;  1 drivers
L_0x110040448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ce17040_0 .net *"_ivl_9", 25 0, L_0x110040448;  1 drivers
v0x12ce170f0_0 .net "busy", 0 0, L_0x12ce1e890;  alias, 1 drivers
v0x12ce17190_0 .net "d_in", 8 0, L_0x12ce1e390;  alias, 1 drivers
v0x12ce172a0_0 .net "en", 0 0, v0x12ce184c0_0;  1 drivers
v0x12ce17340_0 .var "r_DC", 0 0;
v0x12ce173e0_0 .var "r_SCL", 0 0;
v0x12ce17480_0 .var "r_SDA", 0 0;
v0x12ce17520_0 .var "r_cnt", 7 0;
v0x12ce175d0_0 .var "r_data", 7 0;
v0x12ce17680_0 .var "r_state", 5 0;
v0x12ce17730_0 .net "w_clk", 0 0, o0x110008310;  alias, 0 drivers
E_0x12ce06bd0 .event posedge, v0x12ce17730_0;
L_0x12ce1e470 .part v0x12ce175d0_0, 7, 1;
L_0x12ce1e5f0 .concat [ 6 26 0 0], v0x12ce17680_0, L_0x110040448;
L_0x12ce1e7d0 .cmp/ne 32, L_0x12ce1e5f0, L_0x110040490;
S_0x12ce19d90 .scope module, "vmem0" "VMem" 2 59, 2 71 0, S_0x12ce06400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 16 "r_st_wadr";
    .port_info 2 /INPUT 16 "r_st_wdata";
    .port_info 3 /INPUT 1 "r_st_we";
    .port_info 4 /OUTPUT 16 "rdata";
v0x12ce19fe0_0 .var "r_adr_p", 15 0;
v0x12ce1a080_0 .var "r_dat_p", 15 0;
v0x12ce1a130_0 .net "r_st_wadr", 15 0, v0x12ce1b3d0_0;  1 drivers
v0x12ce1a1f0_0 .net "r_st_wdata", 15 0, v0x12ce1b460_0;  1 drivers
v0x12ce1a2a0_0 .net "r_st_we", 0 0, v0x12ce1b4f0_0;  1 drivers
v0x12ce1a380_0 .var "rdata", 15 0;
v0x12ce1a420 .array "vmem", 65535 0, 15 0;
v0x12ce1a4b0_0 .net "w_clk", 0 0, o0x110008310;  alias, 0 drivers
    .scope S_0x12ce19d90;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce19fe0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce1a080_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x12ce19d90;
T_1 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12ce1a130_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x12ce1a420, 4;
    %load/vec4 v0x12ce1a1f0_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x12ce1a130_0;
    %assign/vec4 v0x12ce19fe0_0, 0;
    %load/vec4 v0x12ce1a1f0_0;
    %assign/vec4 v0x12ce1a080_0, 0;
    %load/vec4 v0x12ce1a130_0;
    %load/vec4 v0x12ce19fe0_0;
    %xor;
    %load/vec4 v0x12ce1a1f0_0;
    %load/vec4 v0x12ce1a080_0;
    %xor;
    %vpi_call 2 88 "$write", "@D%0d_%0d\012", S<1,vec4,u16>, S<0,vec4,u16> {2 0 0};
    %vpi_call 2 89 "$fflush" {0 0 0};
    %load/vec4 v0x12ce1a1f0_0;
    %load/vec4 v0x12ce1a130_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ce1a420, 0, 4;
    %load/vec4 v0x12ce1a130_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x12ce1a420, 4;
    %assign/vec4 v0x12ce1a380_0, 0;
T_1.2 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ce06920;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x12ce17680_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce17520_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce173e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce17480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce17340_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce175d0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x12ce06920;
T_3 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce172a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x12ce17680_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x12ce17680_0, 0;
    %load/vec4 v0x12ce17190_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x12ce175d0_0, 0;
    %load/vec4 v0x12ce17190_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x12ce17340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce17480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12ce17520_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12ce17680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.3, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_3.4, 8;
T_3.3 ; End of true expr.
    %load/vec4 v0x12ce17520_0;
    %addi 1, 0, 8;
    %jmp/0 T_3.4, 8;
 ; End of false expr.
    %blend;
T_3.4;
    %assign/vec4 v0x12ce17520_0, 0;
    %load/vec4 v0x12ce17680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v0x12ce17520_0;
    %pad/u 32;
    %pushi/vec4 18, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x12ce17680_0, 0;
T_3.5 ;
    %load/vec4 v0x12ce17520_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_3.10, 5;
    %load/vec4 v0x12ce17520_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x12ce175d0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x12ce175d0_0, 0;
T_3.8 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12ce06920;
T_4 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce17680_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x12ce17520_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x12ce17520_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x12ce173e0_0;
    %inv;
    %assign/vec4 v0x12ce173e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12ce06660;
T_5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12ce18e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ce18cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce184c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce18c60_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x12ce192e0_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x12ce19380_0, 0, 20;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x12ce18f30_0, 0, 9;
    %pushi/vec4 63488, 0, 16;
    %store/vec4 v0x12ce18d80_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce19250_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce19430_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce194e0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce18ea0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x12ce191c0_0, 0, 9;
    %end;
    .thread T_5;
    .scope S_0x12ce06660;
T_6 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce18e10_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x12ce18e10_0;
    %addi 1, 0, 32;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x12ce18e10_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12ce06660;
T_7 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce18e10_0;
    %cmpi/e 10000, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ce18cf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12ce18e10_0;
    %cmpi/e 20000, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce18cf0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12ce06660;
T_8 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce18c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12ce18e10_0;
    %cmpi/u 30000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_8.3, 5;
    %load/vec4 v0x12ce18bb0_0;
    %nor/r;
    %and;
T_8.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x12ce18e10_0;
    %parti/s 11, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.2;
    %assign/vec4 v0x12ce184c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12ce18bb0_0;
    %nor/r;
    %assign/vec4 v0x12ce184c0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12ce06660;
T_9 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce184c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x12ce18c60_0;
    %nor/r;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12ce192e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x12ce192e0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ce06660;
T_10 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce184c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %load/vec4 v0x12ce18c60_0;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12ce19380_0;
    %pad/u 32;
    %cmpi/e 115210, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.3, 8;
    %pushi/vec4 0, 0, 20;
    %jmp/1 T_10.4, 8;
T_10.3 ; End of true expr.
    %load/vec4 v0x12ce19380_0;
    %addi 1, 0, 20;
    %jmp/0 T_10.4, 8;
 ; End of false expr.
    %blend;
T_10.4;
    %assign/vec4 v0x12ce19380_0, 0;
    %load/vec4 v0x12ce19380_0;
    %pad/u 32;
    %cmpi/e 115210, 0, 32;
    %jmp/0xz  T_10.5, 4;
    %load/vec4 v0x12ce19250_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x12ce19250_0, 0;
T_10.5 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x12ce06660;
T_11 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce184c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.3, 10;
    %load/vec4 v0x12ce18c60_0;
    %and;
T_11.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x12ce19380_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12ce19380_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_11.6, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x12ce19430_0;
    %pad/u 32;
    %cmpi/e 239, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_11.6;
    %flag_mov 8, 5;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %load/vec4 v0x12ce19430_0;
    %addi 1, 0, 8;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %assign/vec4 v0x12ce19430_0, 0;
    %load/vec4 v0x12ce19380_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.7, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_11.8, 8;
T_11.7 ; End of true expr.
    %load/vec4 v0x12ce19430_0;
    %pad/u 32;
    %cmpi/e 239, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x12ce194e0_0;
    %addi 1, 0, 8;
    %jmp/1 T_11.10, 9;
T_11.9 ; End of true expr.
    %load/vec4 v0x12ce194e0_0;
    %jmp/0 T_11.10, 9;
 ; End of false expr.
    %blend;
T_11.10;
    %jmp/0 T_11.8, 8;
 ; End of false expr.
    %blend;
T_11.8;
    %assign/vec4 v0x12ce194e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12ce06660;
T_12 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce19c20_0;
    %assign/vec4 v0x12ce18ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x12ce06660;
T_13 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce19380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 20;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 20;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 20;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 20;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 20;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 20;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 20;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 20;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 20;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 20;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 20;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %load/vec4 v0x12ce19380_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_13.13, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ce18ea0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_13.14, 8;
T_13.13 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x12ce18ea0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_13.14, 8;
 ; End of false expr.
    %blend;
T_13.14;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.0 ;
    %pushi/vec4 42, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.1 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.2 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.3 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.4 ;
    %pushi/vec4 495, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 43, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.9 ;
    %pushi/vec4 495, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.10 ;
    %pushi/vec4 44, 0, 9;
    %assign/vec4 v0x12ce18f30_0, 0;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12ce06660;
T_14 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce192e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %jmp T_14.20;
T_14.0 ;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.1 ;
    %pushi/vec4 17, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.2 ;
    %pushi/vec4 58, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.3 ;
    %pushi/vec4 341, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.4 ;
    %pushi/vec4 54, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.5 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.6 ;
    %pushi/vec4 42, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.7 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.8 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.9 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.10 ;
    %pushi/vec4 496, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.11 ;
    %pushi/vec4 43, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.12 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.13 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.14 ;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.15 ;
    %pushi/vec4 496, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.16 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.17 ;
    %pushi/vec4 19, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.18 ;
    %pushi/vec4 41, 0, 9;
    %assign/vec4 v0x12ce191c0_0, 0;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce18c60_0, 0;
    %jmp T_14.20;
T_14.20 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x12ce06400;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12ce1b010_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce1b610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce1b6a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12ce1b0c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12ce1b580_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce1b3d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ce1b4f0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce1b460_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ce1b170_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x12ce06400;
T_16 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1b010_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x12ce1b010_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12ce06400;
T_17 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1b610_0;
    %pad/u 32;
    %cmpi/e 239, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x12ce1b610_0;
    %addi 1, 0, 8;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x12ce1b610_0, 0;
    %load/vec4 v0x12ce1b6a0_0;
    %pad/u 32;
    %cmpi/e 239, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.4, 4;
    %load/vec4 v0x12ce1b610_0;
    %pad/u 32;
    %pushi/vec4 239, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0 T_17.2, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_17.3, 8;
T_17.2 ; End of true expr.
    %load/vec4 v0x12ce1b610_0;
    %pad/u 32;
    %cmpi/e 239, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_17.5, 9;
    %load/vec4 v0x12ce1b6a0_0;
    %addi 1, 0, 8;
    %jmp/1 T_17.6, 9;
T_17.5 ; End of true expr.
    %load/vec4 v0x12ce1b6a0_0;
    %jmp/0 T_17.6, 9;
 ; End of false expr.
    %blend;
T_17.6;
    %jmp/0 T_17.3, 8;
 ; End of false expr.
    %blend;
T_17.3;
    %assign/vec4 v0x12ce1b6a0_0, 0;
    %load/vec4 v0x12ce1b6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_17.9, 4;
    %load/vec4 v0x12ce1b610_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x12ce1b580_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 1, 0, 8;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %load/vec4 v0x12ce1b580_0;
    %addi 1, 0, 8;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %assign/vec4 v0x12ce1b580_0, 0;
    %load/vec4 v0x12ce1b580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v0x12ce1b0c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12ce1b0c0_0, 0;
T_17.12 ;
T_17.7 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12ce06400;
T_18 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1b6a0_0;
    %load/vec4 v0x12ce1b610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12ce1b3d0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12ce06400;
T_19 ;
    %wait E_0x12ce06bd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12ce1b4f0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12ce06400;
T_20 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1b610_0;
    %load/vec4 v0x12ce1b0c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_20.2, 5;
    %load/vec4 v0x12ce1b6a0_0;
    %load/vec4 v0x12ce1b0c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x12ce1b610_0;
    %load/vec4 v0x12ce1b6a0_0;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_20.3, 9;
    %pushi/vec4 2016, 0, 16;
    %jmp/1 T_20.4, 9;
T_20.3 ; End of true expr.
    %pushi/vec4 31, 0, 16;
    %jmp/0 T_20.4, 9;
 ; End of false expr.
    %blend;
T_20.4;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %assign/vec4 v0x12ce1b460_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12ce06400;
T_21 ;
    %wait E_0x12ce06bd0;
    %load/vec4 v0x12ce1bc90_0;
    %assign/vec4 v0x12ce1b170_0, 0;
    %jmp T_21;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "main.v";
