$date
  Mon Jan 20 17:41:33 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_detectorparidade $end
$var reg 1 ! key1 $end
$var reg 1 " key2 $end
$var reg 1 # key3 $end
$var reg 1 $ led0 $end
$var reg 1 % led1 $end
$scope module uut $end
$var reg 1 & key1 $end
$var reg 1 ' key2 $end
$var reg 1 ( key3 $end
$var reg 1 ) led0 $end
$var reg 1 * led1 $end
$var reg 1 + paridade $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
0(
U)
U*
0+
#10000000
1#
1$
0%
1(
1)
0*
1+
#20000000
1"
0#
0$
1%
1'
0(
0)
1*
#30000000
1#
1(
0+
#40000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
1+
#50000000
1#
0$
1%
1(
0)
1*
0+
#60000000
1"
0#
1$
0%
1'
0(
1)
0*
#70000000
1#
1(
1+
#80000000
