#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 11 16:44:38 2018
# Process ID: 2340
# Log file: D:/Peripheral_Interface_lab/ip_repo/vivado.log
# Journal file: D:/Peripheral_Interface_lab/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Peripheral_Interface_lab/ip_repo/edit_segment_v1_0.xpr
update_compile_order -fileset sources_1
import_files -norecurse D:/Peripheral_Interface_lab/ip_repo/SegmentDisplay.v
update_compile_order -fileset sources_1
remove_files D:/Peripheral_Interface_lab/ip_repo/edit_segment_v1_0.srcs/sources_1/new/SegmentDisplay.v
ipx::open_ipxact_file D:/Peripheral_Interface_lab/ip_repo/segment_1.0/component.xml
ipx::remove_file d:/users/hust/documents/github/peripheral_interface_lab/ip_repo/edit_segment_v1_0.srcs/sources_1/new/SegmentDisplay.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file d:/users/hust/documents/github/peripheral_interface_lab/ip_repo/edit_segment_v1_0.srcs/sources_1/new/SegmentDisplay.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/Peripheral_Interface_lab/ip_repo/segment_1.0 d:/Users/Hust/Documents/GitHub/Peripheral_Interface_lab/ip_repo/segment_1.0 d:/Users/Hust/Documents/GitHub/Peripheral_Interface_lab/ip_repo/PWM_w_Int_1.1 d:/Users/Hust/Documents/GitHub/Peripheral_Interface_lab/ip_repo} [current_project]
update_ip_catalog
file copy D:/Peripheral_Interface_lab/ip_repo/SegmentDisplay.v d:/Peripheral_Interface_lab/ip_repo/segment_1.0/src
ipx::add_file hdl/SegmentDisplay.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files hdl/SegmentDisplay.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/SegmentDisplay.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Peripheral_Interface_lab/ip_repo/segment_1.0
