D50080C401
ICLASS:     ADD
CATEGORY:   BINARY
EXTENSION:  BASE
IFORM:      ADD_GPR8_IMMb_80r0
ISA_SET:    I86
ATTRIBUTES: BYTEOP 
SHORT:      add spl, 0x1
Encodable! 4080C401
Discrepenacy after re-encoding. dec_len= 5 [D50080C401] enc_olen= 4 [4080C401] for instruction: ADD ADD_GPR8_IMMb_80r0 EASZ:3, EOSZ:2, HAS_MODRM:1, IMM0:0x1, IMM0SIGNED, IMM_WIDTH:8, LZCNT, MAX_BYTES:5, MOD:3, MODE:2, MODRM_BYTE:196, NEEDREX, NOMINAL_OPCODE:128, OUTREG:SPL, P4, POS_IMM:4, POS_MODRM:3, POS_NOMINAL_OPCODE:2, REG0:SPL, REG1:RFLAGS, RM:4, SMODE:2, TZCNT
0		REG0/RW/B/EXPLICIT/NT_LOOKUP_FN/GPR8_B
1		IMM0/R/B/EXPLICIT/IMM_CONST/1
2		REG1/W/INVALID/SUPPRESSED/NT_LOOKUP_FN/RFLAGS
YDIS: add spl, 0x1
vs Encode  request: ADD EASZ:3, EOSZ:2, HAS_MODRM:1, IMM0:0x1, IMM0SIGNED, IMM_WIDTH:8, LZCNT, MAX_BYTES:5, MOD:3, MODE:2, MODRM_BYTE:196, NEEDREX, NOMINAL_OPCODE:128, OUTREG:SPL, P4, POS_IMM:4, POS_MODRM:3, POS_NOMINAL_OPCODE:2, REG0:SPL, REG1:RFLAGS, RM:4, SMODE:2, TZCNT
OPERAND ORDER: REG0 IMM0 

