Classic Timing Analyzer report for WH4574_DIV40
Thu Jan 02 10:09:35 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 5.141 ns                                       ; QQ       ; Q                  ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1] ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]           ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]~DUPLICATE ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]~DUPLICATE ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[3]           ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[3]           ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[3]           ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.087 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.086 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]           ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.052 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]           ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[4]           ; COUNT[2]           ; CLK        ; CLK      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[4]           ; COUNT[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 1.038 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]~DUPLICATE ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 0.936 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[3]           ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 0.933 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[4]           ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 0.788 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]           ; COUNT[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[4]           ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; COUNT[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[3]           ; COUNT[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[2]~DUPLICATE ; COUNT[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[0]           ; COUNT[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[1]           ; COUNT[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; COUNT[4]           ; COUNT[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; QQ                 ; QQ                 ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 5.141 ns   ; QQ   ; Q  ; CLK        ;
+-------+--------------+------------+------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jan 02 10:09:33 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WH4574_DIV40 -c WH4574_DIV40 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "COUNT[1]" and destination register "COUNT[2]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.286 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N19; Fanout = 4; REG Node = 'COUNT[1]'
            Info: 2: + IC(0.261 ns) + CELL(0.357 ns) = 0.618 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 3; COMB Node = 'Equal0~0'
            Info: 3: + IC(0.241 ns) + CELL(0.272 ns) = 1.131 ns; Loc. = LCCOMB_X23_Y25_N4; Fanout = 1; COMB Node = 'COUNT~6'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.286 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 2; REG Node = 'COUNT[2]'
            Info: Total cell delay = 0.784 ns ( 60.96 % )
            Info: Total interconnect delay = 0.502 ns ( 39.04 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y25_N5; Fanout = 2; REG Node = 'COUNT[2]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.492 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y25_N19; Fanout = 4; REG Node = 'COUNT[1]'
                Info: Total cell delay = 1.472 ns ( 59.07 % )
                Info: Total interconnect delay = 1.020 ns ( 40.93 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "CLK" to destination pin "Q" through register "QQ" is 5.141 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X23_Y25_N27; Fanout = 2; REG Node = 'QQ'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 2.555 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N27; Fanout = 2; REG Node = 'QQ'
        Info: 2: + IC(0.557 ns) + CELL(1.998 ns) = 2.555 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 1.998 ns ( 78.20 % )
        Info: Total interconnect delay = 0.557 ns ( 21.80 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu Jan 02 10:09:35 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


