// Seed: 3675722259
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  assign id_5 = id_4;
  type_7(
      {~id_3{1}}, id_1 - id_4, id_3
  );
  always @(posedge 1) begin
    id_3 <= 1;
  end
  logic id_6;
  assign id_4 = 1;
  always @(posedge 1 or posedge id_5) begin
    id_1 <= id_2;
  end
endmodule
