-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

-- DATE "07/20/2016 09:49:44"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE0_myfirstfpga IS
    PORT (
	DAC0_wr : OUT std_logic;
	clk_50MHz : IN std_logic;
	ext_rxfl : IN std_logic;
	ext_data : IN std_logic_vector(7 DOWNTO 0);
	button0 : IN std_logic;
	ext_rdl : OUT std_logic;
	DAC1_wr : OUT std_logic;
	DAC1_cs : OUT std_logic;
	DAC0_cs : OUT std_logic;
	LogicOut1 : OUT std_logic;
	LogicOut2 : OUT std_logic;
	LogicOut3 : OUT std_logic;
	LogicOut4 : OUT std_logic;
	DAC0_output : OUT std_logic_vector(11 DOWNTO 0);
	DAC1_output : OUT std_logic_vector(11 DOWNTO 0);
	LED : OUT std_logic_vector(7 DOWNTO 0);
	LogicIn1 : IN std_logic;
	LogicIn2 : IN std_logic
	);
END DE0_myfirstfpga;

-- Design Ports Information
-- DAC0_wr	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- ext_rdl	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_wr	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_cs	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_cs	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut1	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut2	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut3	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicOut4	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[11]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[10]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[9]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[7]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[6]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[5]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[4]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[2]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC0_output[0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[11]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[10]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[9]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[8]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[4]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- DAC1_output[0]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
-- LogicIn1	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- LogicIn2	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- button0	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_rxfl	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[7]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[3]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[2]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- ext_data[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
-- clk_50MHz	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default


ARCHITECTURE structure OF DE0_myfirstfpga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_DAC0_wr : std_logic;
SIGNAL ww_clk_50MHz : std_logic;
SIGNAL ww_ext_rxfl : std_logic;
SIGNAL ww_ext_data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_button0 : std_logic;
SIGNAL ww_ext_rdl : std_logic;
SIGNAL ww_DAC1_wr : std_logic;
SIGNAL ww_DAC1_cs : std_logic;
SIGNAL ww_DAC0_cs : std_logic;
SIGNAL ww_LogicOut1 : std_logic;
SIGNAL ww_LogicOut2 : std_logic;
SIGNAL ww_LogicOut3 : std_logic;
SIGNAL ww_LogicOut4 : std_logic;
SIGNAL ww_DAC0_output : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DAC1_output : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_LogicIn1 : std_logic;
SIGNAL ww_LogicIn2 : std_logic;
SIGNAL \comm_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LogicIn1~input_o\ : std_logic;
SIGNAL \LogicIn2~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \clk_50MHz~input_o\ : std_logic;
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \comm_inst|comm_state.IDLE~q\ : std_logic;
SIGNAL \ext_rxfl~input_o\ : std_logic;
SIGNAL \comm_inst|comm_rdl~1_combout\ : std_logic;
SIGNAL \comm_inst|comm_state.RECEIVE~0_combout\ : std_logic;
SIGNAL \comm_inst|comm_state.RECEIVE~q\ : std_logic;
SIGNAL \ext_data[4]~input_o\ : std_logic;
SIGNAL \ext_data[6]~input_o\ : std_logic;
SIGNAL \ext_data[7]~input_o\ : std_logic;
SIGNAL \ext_data[5]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector56~0_combout\ : std_logic;
SIGNAL \ext_data[3]~input_o\ : std_logic;
SIGNAL \ext_data[2]~input_o\ : std_logic;
SIGNAL \ext_data[0]~input_o\ : std_logic;
SIGNAL \ext_data[1]~input_o\ : std_logic;
SIGNAL \comm_inst|Selector57~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector57~1_combout\ : std_logic;
SIGNAL \comm_inst|command.BURST1~q\ : std_logic;
SIGNAL \comm_inst|Selector59~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector58~0_combout\ : std_logic;
SIGNAL \comm_inst|command.BURST2~q\ : std_logic;
SIGNAL \comm_inst|Selector47~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector47~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector47~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~0_combout\ : std_logic;
SIGNAL \comm_inst|Add2~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector55~3_combout\ : std_logic;
SIGNAL \comm_inst|Add2~1\ : std_logic;
SIGNAL \comm_inst|Add2~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector54~3_combout\ : std_logic;
SIGNAL \comm_inst|Add2~3\ : std_logic;
SIGNAL \comm_inst|Add2~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector53~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~5\ : std_logic;
SIGNAL \comm_inst|Add2~6_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector52~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~7\ : std_logic;
SIGNAL \comm_inst|Add2~8_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector51~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~9\ : std_logic;
SIGNAL \comm_inst|Add2~10_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector50~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~11\ : std_logic;
SIGNAL \comm_inst|Add2~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector49~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~13\ : std_logic;
SIGNAL \comm_inst|Add2~14_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector48~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~15\ : std_logic;
SIGNAL \comm_inst|Add2~16_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector44~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~17\ : std_logic;
SIGNAL \comm_inst|Add2~18_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector46~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~19\ : std_logic;
SIGNAL \comm_inst|Add2~20_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector45~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~21\ : std_logic;
SIGNAL \comm_inst|Add2~22_combout\ : std_logic;
SIGNAL \comm_inst|LessThan2~2_combout\ : std_logic;
SIGNAL \comm_inst|LessThan2~1_combout\ : std_logic;
SIGNAL \comm_inst|LessThan2~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector43~0_combout\ : std_logic;
SIGNAL \comm_inst|Add2~23\ : std_logic;
SIGNAL \comm_inst|Add2~24_combout\ : std_logic;
SIGNAL \comm_inst|Selector43~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector43~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~25\ : std_logic;
SIGNAL \comm_inst|Add2~26_combout\ : std_logic;
SIGNAL \comm_inst|Selector40~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector40~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector40~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~27\ : std_logic;
SIGNAL \comm_inst|Add2~28_combout\ : std_logic;
SIGNAL \comm_inst|Selector41~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector41~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector41~2_combout\ : std_logic;
SIGNAL \comm_inst|Add2~29\ : std_logic;
SIGNAL \comm_inst|Add2~30_combout\ : std_logic;
SIGNAL \comm_inst|LessThan2~3_combout\ : std_logic;
SIGNAL \comm_inst|LessThan2~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector59~3_combout\ : std_logic;
SIGNAL \comm_inst|command.WRITE1~q\ : std_logic;
SIGNAL \comm_inst|Selector60~1_combout\ : std_logic;
SIGNAL \comm_inst|command.WRITE2~q\ : std_logic;
SIGNAL \comm_inst|Selector42~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector42~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector42~2_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~4_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~0_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~1_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~2_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~3_combout\ : std_logic;
SIGNAL \comm_inst|Mux2~5_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~3_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector63~1_combout\ : std_logic;
SIGNAL \comm_inst|command.CHANNEL1~q\ : std_logic;
SIGNAL \comm_inst|Selector61~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector61~1_combout\ : std_logic;
SIGNAL \comm_inst|command.SETADDR1~q\ : std_logic;
SIGNAL \comm_inst|Selector62~0_combout\ : std_logic;
SIGNAL \comm_inst|command.SETADDR2~q\ : std_logic;
SIGNAL \comm_inst|Selector56~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector56~5_combout\ : std_logic;
SIGNAL \comm_inst|command.NONE~q\ : std_logic;
SIGNAL \comm_inst|Selector8~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector63~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector64~0_combout\ : std_logic;
SIGNAL \comm_inst|run_count[1]~1_combout\ : std_logic;
SIGNAL \comm_inst|run_count[0]~2_combout\ : std_logic;
SIGNAL \comm_inst|run_count[1]~3_combout\ : std_logic;
SIGNAL \comm_inst|run_count[1]~0_combout\ : std_logic;
SIGNAL \comm_inst|run_wavex~0_combout\ : std_logic;
SIGNAL \comm_inst|run_wavex~q\ : std_logic;
SIGNAL \button0~input_o\ : std_logic;
SIGNAL \DAC1_inst|dac_state~0_combout\ : std_logic;
SIGNAL \comm_inst|channel[7]~0_combout\ : std_logic;
SIGNAL \comm_inst|channel[6]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|Equal0~0_combout\ : std_logic;
SIGNAL \comm_inst|channel[2]~feeder_combout\ : std_logic;
SIGNAL \comm_inst|Equal0~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_state~0_combout\ : std_logic;
SIGNAL \DAC0_inst|timing~0_combout\ : std_logic;
SIGNAL \DAC0_inst|timing~q\ : std_logic;
SIGNAL \comm_inst|Selector26~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector27~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector31~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector32~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector38~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector39~0_combout\ : std_logic;
SIGNAL \comm_inst|chanx_wren~0_combout\ : std_logic;
SIGNAL \comm_inst|chanx_wren~q\ : std_logic;
SIGNAL \comm_inst|Add0~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector39~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~1\ : std_logic;
SIGNAL \comm_inst|Add0~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector38~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~3\ : std_logic;
SIGNAL \comm_inst|Add0~4_combout\ : std_logic;
SIGNAL \comm_inst|Selector37~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector37~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~5\ : std_logic;
SIGNAL \comm_inst|Add0~6_combout\ : std_logic;
SIGNAL \comm_inst|Selector36~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector36~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~7\ : std_logic;
SIGNAL \comm_inst|Add0~8_combout\ : std_logic;
SIGNAL \comm_inst|Selector35~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector35~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~9\ : std_logic;
SIGNAL \comm_inst|Add0~10_combout\ : std_logic;
SIGNAL \comm_inst|Selector34~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector34~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~11\ : std_logic;
SIGNAL \comm_inst|Add0~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector33~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector33~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~13\ : std_logic;
SIGNAL \comm_inst|Add0~14_combout\ : std_logic;
SIGNAL \comm_inst|Selector32~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~15\ : std_logic;
SIGNAL \comm_inst|Add0~16_combout\ : std_logic;
SIGNAL \comm_inst|Selector31~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~17\ : std_logic;
SIGNAL \comm_inst|Add0~18_combout\ : std_logic;
SIGNAL \comm_inst|Selector30~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector30~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~19\ : std_logic;
SIGNAL \comm_inst|Add0~20_combout\ : std_logic;
SIGNAL \comm_inst|Selector29~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector29~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~21\ : std_logic;
SIGNAL \comm_inst|Add0~22_combout\ : std_logic;
SIGNAL \comm_inst|Selector28~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector28~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~23\ : std_logic;
SIGNAL \comm_inst|Add0~24_combout\ : std_logic;
SIGNAL \comm_inst|Selector27~1_combout\ : std_logic;
SIGNAL \comm_inst|Add0~25\ : std_logic;
SIGNAL \comm_inst|Add0~26_combout\ : std_logic;
SIGNAL \comm_inst|Selector26~1_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ : std_logic;
SIGNAL \comm_inst|Selector60~0_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[0]~14_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[0]~15\ : std_logic;
SIGNAL \DAC0_inst|read_addr[1]~18_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[1]~19\ : std_logic;
SIGNAL \DAC0_inst|read_addr[2]~20_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[2]~21\ : std_logic;
SIGNAL \DAC0_inst|read_addr[3]~22_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[3]~23\ : std_logic;
SIGNAL \DAC0_inst|read_addr[4]~24_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[4]~25\ : std_logic;
SIGNAL \DAC0_inst|read_addr[5]~26_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[5]~27\ : std_logic;
SIGNAL \DAC0_inst|read_addr[6]~28_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[6]~29\ : std_logic;
SIGNAL \DAC0_inst|read_addr[7]~30_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[7]~31\ : std_logic;
SIGNAL \DAC0_inst|read_addr[8]~32_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[8]~33\ : std_logic;
SIGNAL \DAC0_inst|read_addr[9]~34_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[9]~35\ : std_logic;
SIGNAL \DAC0_inst|read_addr[10]~36_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[10]~37\ : std_logic;
SIGNAL \DAC0_inst|read_addr[11]~38_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[11]~39\ : std_logic;
SIGNAL \DAC0_inst|read_addr[12]~40_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[12]~41\ : std_logic;
SIGNAL \DAC0_inst|read_addr[13]~42_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~20_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.NONE~q\ : std_logic;
SIGNAL \DAC0_inst|read_addr[1]~16_combout\ : std_logic;
SIGNAL \DAC0_inst|read_addr[1]~17_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\ : std_logic;
SIGNAL \comm_inst|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ : std_logic;
SIGNAL \comm_inst|Selector25~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~1_combout\ : std_logic;
SIGNAL \comm_inst|Selector21~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\ : std_logic;
SIGNAL \comm_inst|Selector24~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ : std_logic;
SIGNAL \comm_inst|Selector23~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ : std_logic;
SIGNAL \comm_inst|Selector22~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~2_combout\ : std_logic;
SIGNAL \comm_inst|Selector19~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ : std_logic;
SIGNAL \comm_inst|Selector20~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ : std_logic;
SIGNAL \comm_inst|Selector18~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~3_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~0_combout\ : std_logic;
SIGNAL \DAC0_inst|Equal0~4_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~17_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_V~q\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~19_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_dV_float~q\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~18_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_dV~q\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~16_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.DONE~q\ : std_logic;
SIGNAL \DAC0_inst|count[0]~32_combout\ : std_logic;
SIGNAL \DAC0_inst|count~31_combout\ : std_logic;
SIGNAL \DAC0_inst|count[0]~33\ : std_logic;
SIGNAL \DAC0_inst|count[1]~34_combout\ : std_logic;
SIGNAL \DAC0_inst|count[1]~35\ : std_logic;
SIGNAL \DAC0_inst|count[2]~36_combout\ : std_logic;
SIGNAL \DAC0_inst|count[2]~37\ : std_logic;
SIGNAL \DAC0_inst|count[3]~38_combout\ : std_logic;
SIGNAL \DAC0_inst|count[3]~39\ : std_logic;
SIGNAL \DAC0_inst|count[4]~40_combout\ : std_logic;
SIGNAL \DAC0_inst|count[4]~41\ : std_logic;
SIGNAL \DAC0_inst|count[5]~42_combout\ : std_logic;
SIGNAL \DAC0_inst|count[5]~43\ : std_logic;
SIGNAL \DAC0_inst|count[6]~44_combout\ : std_logic;
SIGNAL \DAC0_inst|count[6]~45\ : std_logic;
SIGNAL \DAC0_inst|count[7]~46_combout\ : std_logic;
SIGNAL \DAC0_inst|count[7]~47\ : std_logic;
SIGNAL \DAC0_inst|count[8]~48_combout\ : std_logic;
SIGNAL \DAC0_inst|count[8]~49\ : std_logic;
SIGNAL \DAC0_inst|count[9]~50_combout\ : std_logic;
SIGNAL \DAC0_inst|count[9]~51\ : std_logic;
SIGNAL \DAC0_inst|count[10]~52_combout\ : std_logic;
SIGNAL \DAC0_inst|count[10]~53\ : std_logic;
SIGNAL \DAC0_inst|count[11]~54_combout\ : std_logic;
SIGNAL \DAC0_inst|count[11]~55\ : std_logic;
SIGNAL \DAC0_inst|count[12]~56_combout\ : std_logic;
SIGNAL \DAC0_inst|count[12]~57\ : std_logic;
SIGNAL \DAC0_inst|count[13]~58_combout\ : std_logic;
SIGNAL \DAC0_inst|count[13]~59\ : std_logic;
SIGNAL \DAC0_inst|count[14]~60_combout\ : std_logic;
SIGNAL \DAC0_inst|count[14]~61\ : std_logic;
SIGNAL \DAC0_inst|count[15]~62_combout\ : std_logic;
SIGNAL \DAC0_inst|count~16_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[0]~0_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[12]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[2]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~1\ : std_logic;
SIGNAL \DAC0_inst|Add1~3\ : std_logic;
SIGNAL \DAC0_inst|Add1~5\ : std_logic;
SIGNAL \DAC0_inst|Add1~7\ : std_logic;
SIGNAL \DAC0_inst|Add1~9\ : std_logic;
SIGNAL \DAC0_inst|Add1~11\ : std_logic;
SIGNAL \DAC0_inst|Add1~13\ : std_logic;
SIGNAL \DAC0_inst|Add1~15\ : std_logic;
SIGNAL \DAC0_inst|Add1~17\ : std_logic;
SIGNAL \DAC0_inst|Add1~19\ : std_logic;
SIGNAL \DAC0_inst|Add1~21\ : std_logic;
SIGNAL \DAC0_inst|Add1~23\ : std_logic;
SIGNAL \DAC0_inst|Add1~25\ : std_logic;
SIGNAL \DAC0_inst|Add1~27\ : std_logic;
SIGNAL \DAC0_inst|Add1~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~31_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~32_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~33_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~34_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~35_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~36_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~37_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~20_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~38_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~39_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~40_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~41_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~16_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~42_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~43_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~14_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~44_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~45_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~12_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~46_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~47_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~10_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~48_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~49_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~50_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~51_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~6_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~52_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~53_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~4_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~54_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~55_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~2_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~56_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~57_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~0_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~3_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_read[0]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~58_combout\ : std_logic;
SIGNAL \DAC0_inst|Add1~59_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|time_dac_i~1_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~1\ : std_logic;
SIGNAL \DAC0_inst|Add3~3\ : std_logic;
SIGNAL \DAC0_inst|Add3~5\ : std_logic;
SIGNAL \DAC0_inst|Add3~7\ : std_logic;
SIGNAL \DAC0_inst|Add3~9\ : std_logic;
SIGNAL \DAC0_inst|Add3~11\ : std_logic;
SIGNAL \DAC0_inst|Add3~13\ : std_logic;
SIGNAL \DAC0_inst|Add3~15\ : std_logic;
SIGNAL \DAC0_inst|Add3~17\ : std_logic;
SIGNAL \DAC0_inst|Add3~19\ : std_logic;
SIGNAL \DAC0_inst|Add3~21\ : std_logic;
SIGNAL \DAC0_inst|Add3~23\ : std_logic;
SIGNAL \DAC0_inst|Add3~25\ : std_logic;
SIGNAL \DAC0_inst|Add3~27\ : std_logic;
SIGNAL \DAC0_inst|Add3~28_combout\ : std_logic;
SIGNAL \DAC0_inst|count~17_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~26_combout\ : std_logic;
SIGNAL \DAC0_inst|count~18_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~24_combout\ : std_logic;
SIGNAL \DAC0_inst|count~19_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~20_combout\ : std_logic;
SIGNAL \DAC0_inst|count~20_combout\ : std_logic;
SIGNAL \DAC0_inst|count~21_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~18_combout\ : std_logic;
SIGNAL \DAC0_inst|count~22_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~16_combout\ : std_logic;
SIGNAL \DAC0_inst|count~23_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~14_combout\ : std_logic;
SIGNAL \DAC0_inst|count~24_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~12_combout\ : std_logic;
SIGNAL \DAC0_inst|count~25_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~10_combout\ : std_logic;
SIGNAL \DAC0_inst|count~26_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~8_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~6_combout\ : std_logic;
SIGNAL \DAC0_inst|count~27_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~4_combout\ : std_logic;
SIGNAL \DAC0_inst|count~28_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~2_combout\ : std_logic;
SIGNAL \DAC0_inst|count~29_combout\ : std_logic;
SIGNAL \DAC0_inst|count~30_combout\ : std_logic;
SIGNAL \DAC0_inst|Add3~0_combout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~1_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~3_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~5_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~7_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~9_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~11_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~13_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~15_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~17_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~19_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~21_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~23_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~25_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~27_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~29_cout\ : std_logic;
SIGNAL \DAC0_inst|LessThan2~30_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~21_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode~22_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_read_mode.READ_T~q\ : std_logic;
SIGNAL \DAC0_inst|dac_state~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_state~q\ : std_logic;
SIGNAL \DAC0_inst|wr~0_combout\ : std_logic;
SIGNAL \DAC0_inst|wr~q\ : std_logic;
SIGNAL \comm_inst|comm_rdl~2_combout\ : std_logic;
SIGNAL \comm_inst|comm_rdl~q\ : std_logic;
SIGNAL \DAC1_inst|dac_state~1_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[0]~14_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ : std_logic;
SIGNAL \DAC1_inst|count[0]~32_combout\ : std_logic;
SIGNAL \DAC1_inst|count~31_combout\ : std_logic;
SIGNAL \DAC1_inst|count[0]~33\ : std_logic;
SIGNAL \DAC1_inst|count[1]~34_combout\ : std_logic;
SIGNAL \DAC1_inst|count[1]~35\ : std_logic;
SIGNAL \DAC1_inst|count[2]~36_combout\ : std_logic;
SIGNAL \DAC1_inst|count[2]~37\ : std_logic;
SIGNAL \DAC1_inst|count[3]~38_combout\ : std_logic;
SIGNAL \DAC1_inst|count[3]~39\ : std_logic;
SIGNAL \DAC1_inst|count[4]~40_combout\ : std_logic;
SIGNAL \DAC1_inst|count[4]~41\ : std_logic;
SIGNAL \DAC1_inst|count[5]~42_combout\ : std_logic;
SIGNAL \DAC1_inst|count[5]~43\ : std_logic;
SIGNAL \DAC1_inst|count[6]~44_combout\ : std_logic;
SIGNAL \DAC1_inst|count[6]~45\ : std_logic;
SIGNAL \DAC1_inst|count[7]~46_combout\ : std_logic;
SIGNAL \DAC1_inst|count[7]~47\ : std_logic;
SIGNAL \DAC1_inst|count[8]~48_combout\ : std_logic;
SIGNAL \DAC1_inst|count[8]~49\ : std_logic;
SIGNAL \DAC1_inst|count[9]~50_combout\ : std_logic;
SIGNAL \DAC1_inst|count[9]~51\ : std_logic;
SIGNAL \DAC1_inst|count[10]~52_combout\ : std_logic;
SIGNAL \DAC1_inst|count[10]~53\ : std_logic;
SIGNAL \DAC1_inst|count[11]~54_combout\ : std_logic;
SIGNAL \DAC1_inst|count[11]~55\ : std_logic;
SIGNAL \DAC1_inst|count[12]~56_combout\ : std_logic;
SIGNAL \DAC1_inst|count[12]~57\ : std_logic;
SIGNAL \DAC1_inst|count[13]~58_combout\ : std_logic;
SIGNAL \DAC1_inst|count[13]~59\ : std_logic;
SIGNAL \DAC1_inst|count[14]~60_combout\ : std_logic;
SIGNAL \DAC1_inst|count[14]~61\ : std_logic;
SIGNAL \DAC1_inst|count[15]~62_combout\ : std_logic;
SIGNAL \DAC1_inst|count~16_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[0]~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[13]~feeder_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[12]~feeder_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_read[3]~feeder_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~1\ : std_logic;
SIGNAL \DAC1_inst|Add1~3\ : std_logic;
SIGNAL \DAC1_inst|Add1~5\ : std_logic;
SIGNAL \DAC1_inst|Add1~7\ : std_logic;
SIGNAL \DAC1_inst|Add1~9\ : std_logic;
SIGNAL \DAC1_inst|Add1~11\ : std_logic;
SIGNAL \DAC1_inst|Add1~13\ : std_logic;
SIGNAL \DAC1_inst|Add1~15\ : std_logic;
SIGNAL \DAC1_inst|Add1~17\ : std_logic;
SIGNAL \DAC1_inst|Add1~19\ : std_logic;
SIGNAL \DAC1_inst|Add1~21\ : std_logic;
SIGNAL \DAC1_inst|Add1~23\ : std_logic;
SIGNAL \DAC1_inst|Add1~25\ : std_logic;
SIGNAL \DAC1_inst|Add1~27\ : std_logic;
SIGNAL \DAC1_inst|Add1~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~30_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~31_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~26_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~32_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~33_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~34_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~35_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~36_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~37_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~38_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~39_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~40_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~41_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~16_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~42_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~43_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~14_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~44_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~45_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~46_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~47_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~10_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~48_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~49_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~8_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~50_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~51_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~6_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~52_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~53_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~54_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~55_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~56_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~57_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~0_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~3_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~58_combout\ : std_logic;
SIGNAL \DAC1_inst|Add1~59_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|time_dac_i~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~1\ : std_logic;
SIGNAL \DAC1_inst|Add3~3\ : std_logic;
SIGNAL \DAC1_inst|Add3~5\ : std_logic;
SIGNAL \DAC1_inst|Add3~7\ : std_logic;
SIGNAL \DAC1_inst|Add3~9\ : std_logic;
SIGNAL \DAC1_inst|Add3~11\ : std_logic;
SIGNAL \DAC1_inst|Add3~13\ : std_logic;
SIGNAL \DAC1_inst|Add3~15\ : std_logic;
SIGNAL \DAC1_inst|Add3~17\ : std_logic;
SIGNAL \DAC1_inst|Add3~19\ : std_logic;
SIGNAL \DAC1_inst|Add3~21\ : std_logic;
SIGNAL \DAC1_inst|Add3~23\ : std_logic;
SIGNAL \DAC1_inst|Add3~25\ : std_logic;
SIGNAL \DAC1_inst|Add3~27\ : std_logic;
SIGNAL \DAC1_inst|Add3~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~26_combout\ : std_logic;
SIGNAL \DAC1_inst|count~17_combout\ : std_logic;
SIGNAL \DAC1_inst|count~18_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~22_combout\ : std_logic;
SIGNAL \DAC1_inst|count~19_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~20_combout\ : std_logic;
SIGNAL \DAC1_inst|count~20_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~18_combout\ : std_logic;
SIGNAL \DAC1_inst|count~21_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~16_combout\ : std_logic;
SIGNAL \DAC1_inst|count~22_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~14_combout\ : std_logic;
SIGNAL \DAC1_inst|count~23_combout\ : std_logic;
SIGNAL \DAC1_inst|count~24_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~12_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~10_combout\ : std_logic;
SIGNAL \DAC1_inst|count~25_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~8_combout\ : std_logic;
SIGNAL \DAC1_inst|count~26_combout\ : std_logic;
SIGNAL \DAC1_inst|count~27_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~6_combout\ : std_logic;
SIGNAL \DAC1_inst|count~28_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~4_combout\ : std_logic;
SIGNAL \DAC1_inst|count~29_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Add3~0_combout\ : std_logic;
SIGNAL \DAC1_inst|count~30_combout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~1_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~3_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~5_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~7_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~9_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~11_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~13_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~15_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~17_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~19_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~21_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~23_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~25_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~27_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~29_cout\ : std_logic;
SIGNAL \DAC1_inst|LessThan2~30_combout\ : std_logic;
SIGNAL \DAC1_inst|timing~0_combout\ : std_logic;
SIGNAL \DAC1_inst|timing~q\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~17_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_V~q\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~19_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_dV_float~q\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~18_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_dV~q\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~16_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.DONE~q\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~20_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.NONE~q\ : std_logic;
SIGNAL \DAC1_inst|read_addr[12]~16_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[12]~17_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[0]~15\ : std_logic;
SIGNAL \DAC1_inst|read_addr[1]~18_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[1]~19\ : std_logic;
SIGNAL \DAC1_inst|read_addr[2]~20_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[2]~21\ : std_logic;
SIGNAL \DAC1_inst|read_addr[3]~22_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[3]~23\ : std_logic;
SIGNAL \DAC1_inst|read_addr[4]~24_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[4]~25\ : std_logic;
SIGNAL \DAC1_inst|read_addr[5]~26_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[5]~27\ : std_logic;
SIGNAL \DAC1_inst|read_addr[6]~28_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[6]~29\ : std_logic;
SIGNAL \DAC1_inst|read_addr[7]~30_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[7]~31\ : std_logic;
SIGNAL \DAC1_inst|read_addr[8]~32_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[8]~33\ : std_logic;
SIGNAL \DAC1_inst|read_addr[9]~34_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[9]~35\ : std_logic;
SIGNAL \DAC1_inst|read_addr[10]~36_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[10]~37\ : std_logic;
SIGNAL \DAC1_inst|read_addr[11]~38_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[11]~39\ : std_logic;
SIGNAL \DAC1_inst|read_addr[12]~40_combout\ : std_logic;
SIGNAL \DAC1_inst|read_addr[12]~41\ : std_logic;
SIGNAL \DAC1_inst|read_addr[13]~42_combout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~1_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~0_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~2_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~3_combout\ : std_logic;
SIGNAL \DAC1_inst|Equal0~4_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~21_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode~22_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_read_mode.READ_T~q\ : std_logic;
SIGNAL \DAC1_inst|dac_state~2_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_state~q\ : std_logic;
SIGNAL \DAC1_inst|wr~0_combout\ : std_logic;
SIGNAL \DAC1_inst|wr~q\ : std_logic;
SIGNAL \inst|cnt[0]~8_combout\ : std_logic;
SIGNAL \inst|cnt[0]~9\ : std_logic;
SIGNAL \inst|cnt[1]~10_combout\ : std_logic;
SIGNAL \inst|cnt[1]~11\ : std_logic;
SIGNAL \inst|cnt[2]~12_combout\ : std_logic;
SIGNAL \inst|cnt[2]~13\ : std_logic;
SIGNAL \inst|cnt[3]~14_combout\ : std_logic;
SIGNAL \inst|cnt[3]~15\ : std_logic;
SIGNAL \inst|cnt[4]~16_combout\ : std_logic;
SIGNAL \inst|LessThan0~0_combout\ : std_logic;
SIGNAL \inst|cnt[4]~17\ : std_logic;
SIGNAL \inst|cnt[5]~18_combout\ : std_logic;
SIGNAL \inst|cnt[5]~19\ : std_logic;
SIGNAL \inst|cnt[6]~20_combout\ : std_logic;
SIGNAL \inst|cnt[6]~21\ : std_logic;
SIGNAL \inst|cnt[7]~22_combout\ : std_logic;
SIGNAL \inst|LessThan0~1_combout\ : std_logic;
SIGNAL \inst|LO1_int~0_combout\ : std_logic;
SIGNAL \inst|LO1_int~q\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_read[31]~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~32_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~33_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[30]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[31]~0_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~34_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~2_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~35_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~3_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[28]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~36_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~4_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~37_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~5_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~38_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~6_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~39_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~7_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~40_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~8_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~41_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~9_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~42_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~10_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~43_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~11_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~44_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~12_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~45_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~13_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~46_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~14_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~47_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~15_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_read[15]~1_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~48_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~16_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~49_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~17_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~50_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~18_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~51_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~19_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~52_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~20_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~53_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~21_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~54_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~22_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~55_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~23_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~56_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~24_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~57_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~25_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~58_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~26_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~59_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~27_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~60_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~28_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~61_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~29_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~62_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~30_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~63_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_dV_i~31_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[0]~64_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~63_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[0]~65\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[1]~66_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~62_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[1]~67\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[2]~68_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~61_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[2]~69\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[3]~70_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~60_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[3]~71\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[4]~72_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~59_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[4]~73\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[5]~74_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~58_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[5]~75\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[6]~76_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~57_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[6]~77\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[7]~78_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~56_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[7]~79\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[8]~80_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~55_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[8]~81\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[9]~82_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~54_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[9]~83\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[10]~84_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~53_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[10]~85\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[11]~86_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~52_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[11]~87\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[12]~88_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~51_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[12]~89\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[13]~90_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~50_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[13]~91\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[14]~92_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~49_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[14]~93\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[15]~94_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~48_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[15]~95\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[16]~96_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~47_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[16]~97\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[17]~98_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~46_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[17]~99\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[18]~100_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~45_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[18]~101\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[19]~102_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~44_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[19]~103\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[20]~104_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[20]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~43_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[20]~105\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[21]~106_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~42_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[21]~107\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[22]~108_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[22]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~41_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[22]~109\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[23]~110_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~40_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[23]~111\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[24]~112_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~39_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[24]~113\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[25]~114_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[25]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~38_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[25]~115\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[26]~116_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~37_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[26]~117\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[27]~118_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~36_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[27]~119\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[28]~120_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~35_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[28]~121\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[29]~122_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~34_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[29]~123\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[30]~124_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~33_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[30]~125\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i[31]~126_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_read[31]~feeder_combout\ : std_logic;
SIGNAL \DAC0_inst|dac_out_i~32_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_read[31]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~32_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~33_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[31]~0_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~34_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~2_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~35_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~3_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~36_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~4_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~37_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~5_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~38_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~6_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~39_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~7_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~40_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~8_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~41_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~9_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~42_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~10_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~43_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~11_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~44_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~12_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~45_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~13_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~46_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~14_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~47_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~15_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_read[15]~1_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~48_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~16_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~49_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~17_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~50_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~18_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~51_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~19_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~52_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~20_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~53_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~21_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~54_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~22_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~55_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~23_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~56_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~24_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~57_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~25_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~58_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~26_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~59_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~27_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~60_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~28_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~61_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~29_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~62_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~30_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~63_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_dV_i~31_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[0]~64_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~63_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[0]~65\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[1]~66_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~62_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[1]~67\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[2]~68_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~61_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[2]~69\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[3]~70_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~60_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[3]~71\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[4]~72_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~59_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[4]~73\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[5]~74_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~58_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[5]~75\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[6]~76_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~57_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[6]~77\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[7]~78_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~56_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[7]~79\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[8]~80_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~55_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[8]~81\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[9]~82_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~54_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[9]~83\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[10]~84_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~53_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[10]~85\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[11]~86_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~52_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[11]~87\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[12]~88_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~51_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[12]~89\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[13]~90_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~50_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[13]~91\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[14]~92_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~49_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[14]~93\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[15]~94_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~48_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[15]~95\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[16]~96_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~47_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[16]~97\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[17]~98_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~46_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[17]~99\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[18]~100_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~45_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[18]~101\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[19]~102_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~44_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[19]~103\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[20]~104_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[20]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~43_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[20]~105\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[21]~106_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~42_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[21]~107\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[22]~108_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[22]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~41_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[22]~109\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[23]~110_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[23]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~40_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[23]~111\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[24]~112_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~39_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[24]~113\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[25]~114_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~38_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[25]~115\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[26]~116_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[26]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~37_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[26]~117\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[27]~118_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[27]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~36_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[27]~119\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[28]~120_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~35_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[28]~121\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[29]~122_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_read[29]~feeder_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~34_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[29]~123\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[30]~124_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~33_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[30]~125\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i[31]~126_combout\ : std_logic;
SIGNAL \DAC1_inst|dac_out_i~32_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6_combout\ : std_logic;
SIGNAL \LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout\ : std_logic;
SIGNAL \comm_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \comm_inst|data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \comm_inst|channel\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \DAC1_inst|dac_out_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|dac_out_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC0_inst|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC0_inst|read_addr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DAC1_inst|read_addr\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \DAC0_inst|dac_q\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \DAC1_inst|dac_q\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \DAC0_inst|dac_out_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_out_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|out_address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DAC0_inst|dac_dV_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|dac_dV_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC0_inst|time_dac_read\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC1_inst|dac_dV_read\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DAC1_inst|dac_dV_i\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \comm_inst|count\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \comm_inst|run_count\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \DAC0_inst|time_dac_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \comm_inst|addr_comm\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \mem0|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DAC1_inst|time_dac_read\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \DAC1_inst|time_dac_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \mem1|altsyncram_component|auto_generated|address_reg_b\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \comm_inst|ALT_INV_comm_state.RECEIVE~q\ : std_logic;
SIGNAL \DAC1_inst|ALT_INV_dac_state~q\ : std_logic;
SIGNAL \DAC0_inst|ALT_INV_dac_state~q\ : std_logic;
SIGNAL \comm_inst|ALT_INV_comm_rdl~q\ : std_logic;

BEGIN

DAC0_wr <= ww_DAC0_wr;
ww_clk_50MHz <= clk_50MHz;
ww_ext_rxfl <= ext_rxfl;
ww_ext_data <= ext_data;
ww_button0 <= button0;
ext_rdl <= ww_ext_rdl;
DAC1_wr <= ww_DAC1_wr;
DAC1_cs <= ww_DAC1_cs;
DAC0_cs <= ww_DAC0_cs;
LogicOut1 <= ww_LogicOut1;
LogicOut2 <= ww_LogicOut2;
LogicOut3 <= ww_LogicOut3;
LogicOut4 <= ww_LogicOut4;
DAC0_output <= ww_DAC0_output;
DAC1_output <= ww_DAC1_output;
LED <= ww_LED;
ww_LogicIn1 <= LogicIn1;
ww_LogicIn2 <= LogicIn2;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\comm_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \clk_50MHz~input_o\);

\comm_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\comm_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\comm_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\comm_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\comm_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(2);

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(1);

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(3);

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(4);

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(5);

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(6);

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(7);

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(8);

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(9);

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(10);

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(11);

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(12);

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(13);

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(14);

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(15);

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DAC0_inst|read_addr\(12) & \DAC0_inst|read_addr\(11) & \DAC0_inst|read_addr\(10) & \DAC0_inst|read_addr\(9) & \DAC0_inst|read_addr\(8) & \DAC0_inst|read_addr\(7) & 
\DAC0_inst|read_addr\(6) & \DAC0_inst|read_addr\(5) & \DAC0_inst|read_addr\(4) & \DAC0_inst|read_addr\(3) & \DAC0_inst|read_addr\(2) & \DAC0_inst|read_addr\(1) & \DAC0_inst|read_addr\(0));

\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \comm_inst|data_out\(0);

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\comm_inst|addr_comm\(12) & \comm_inst|addr_comm\(11) & \comm_inst|addr_comm\(10) & \comm_inst|addr_comm\(9) & \comm_inst|addr_comm\(8) & \comm_inst|addr_comm\(7) & 
\comm_inst|addr_comm\(6) & \comm_inst|addr_comm\(5) & \comm_inst|addr_comm\(4) & \comm_inst|addr_comm\(3) & \comm_inst|addr_comm\(2) & \comm_inst|addr_comm\(1) & \comm_inst|addr_comm\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\DAC1_inst|read_addr\(12) & \DAC1_inst|read_addr\(11) & \DAC1_inst|read_addr\(10) & \DAC1_inst|read_addr\(9) & \DAC1_inst|read_addr\(8) & \DAC1_inst|read_addr\(7) & 
\DAC1_inst|read_addr\(6) & \DAC1_inst|read_addr\(5) & \DAC1_inst|read_addr\(4) & \DAC1_inst|read_addr\(3) & \DAC1_inst|read_addr\(2) & \DAC1_inst|read_addr\(1) & \DAC1_inst|read_addr\(0));

\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\ <= \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comm_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \comm_pll|altpll_component|auto_generated|wire_pll1_clk\(0));
\comm_inst|ALT_INV_comm_state.RECEIVE~q\ <= NOT \comm_inst|comm_state.RECEIVE~q\;
\DAC1_inst|ALT_INV_dac_state~q\ <= NOT \DAC1_inst|dac_state~q\;
\DAC0_inst|ALT_INV_dac_state~q\ <= NOT \DAC0_inst|dac_state~q\;
\comm_inst|ALT_INV_comm_rdl~q\ <= NOT \comm_inst|comm_rdl~q\;

-- Location: IOOBUF_X16_Y34_N2
\DAC0_wr~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|wr~q\,
	devoe => ww_devoe,
	o => ww_DAC0_wr);

-- Location: IOOBUF_X53_Y22_N2
\ext_rdl~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \comm_inst|ALT_INV_comm_rdl~q\,
	devoe => ww_devoe,
	o => ww_ext_rdl);

-- Location: IOOBUF_X20_Y34_N9
\DAC1_wr~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|wr~q\,
	devoe => ww_devoe,
	o => ww_DAC1_wr);

-- Location: IOOBUF_X34_Y34_N2
\DAC1_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DAC1_cs);

-- Location: IOOBUF_X5_Y34_N16
\DAC0_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DAC0_cs);

-- Location: IOOBUF_X9_Y34_N9
\LogicOut1~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|LO1_int~q\,
	devoe => ww_devoe,
	o => ww_LogicOut1);

-- Location: IOOBUF_X18_Y34_N23
\LogicOut2~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|LO1_int~q\,
	devoe => ww_devoe,
	o => ww_LogicOut2);

-- Location: IOOBUF_X14_Y34_N16
\LogicOut3~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|LO1_int~q\,
	devoe => ww_devoe,
	o => ww_LogicOut3);

-- Location: IOOBUF_X23_Y34_N23
\LogicOut4~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|LO1_int~q\,
	devoe => ww_devoe,
	o => ww_LogicOut4);

-- Location: IOOBUF_X20_Y34_N23
\DAC0_output[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(11),
	devoe => ww_devoe,
	o => ww_DAC0_output(11));

-- Location: IOOBUF_X18_Y34_N2
\DAC0_output[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(10),
	devoe => ww_devoe,
	o => ww_DAC0_output(10));

-- Location: IOOBUF_X16_Y34_N9
\DAC0_output[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(9),
	devoe => ww_devoe,
	o => ww_DAC0_output(9));

-- Location: IOOBUF_X14_Y34_N23
\DAC0_output[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(8),
	devoe => ww_devoe,
	o => ww_DAC0_output(8));

-- Location: IOOBUF_X9_Y34_N23
\DAC0_output[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(7),
	devoe => ww_devoe,
	o => ww_DAC0_output(7));

-- Location: IOOBUF_X3_Y34_N2
\DAC0_output[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(6),
	devoe => ww_devoe,
	o => ww_DAC0_output(6));

-- Location: IOOBUF_X7_Y34_N9
\DAC0_output[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(5),
	devoe => ww_devoe,
	o => ww_DAC0_output(5));

-- Location: IOOBUF_X1_Y34_N9
\DAC0_output[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(4),
	devoe => ww_devoe,
	o => ww_DAC0_output(4));

-- Location: IOOBUF_X1_Y34_N2
\DAC0_output[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(3),
	devoe => ww_devoe,
	o => ww_DAC0_output(3));

-- Location: IOOBUF_X7_Y34_N16
\DAC0_output[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(2),
	devoe => ww_devoe,
	o => ww_DAC0_output(2));

-- Location: IOOBUF_X7_Y34_N2
\DAC0_output[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(1),
	devoe => ww_devoe,
	o => ww_DAC0_output(1));

-- Location: IOOBUF_X11_Y34_N2
\DAC0_output[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC0_inst|dac_q\(0),
	devoe => ww_devoe,
	o => ww_DAC0_output(0));

-- Location: IOOBUF_X20_Y34_N16
\DAC1_output[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(11),
	devoe => ww_devoe,
	o => ww_DAC1_output(11));

-- Location: IOOBUF_X29_Y34_N16
\DAC1_output[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(10),
	devoe => ww_devoe,
	o => ww_DAC1_output(10));

-- Location: IOOBUF_X31_Y34_N9
\DAC1_output[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(9),
	devoe => ww_devoe,
	o => ww_DAC1_output(9));

-- Location: IOOBUF_X45_Y34_N16
\DAC1_output[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(8),
	devoe => ww_devoe,
	o => ww_DAC1_output(8));

-- Location: IOOBUF_X40_Y34_N9
\DAC1_output[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(7),
	devoe => ww_devoe,
	o => ww_DAC1_output(7));

-- Location: IOOBUF_X51_Y34_N16
\DAC1_output[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(6),
	devoe => ww_devoe,
	o => ww_DAC1_output(6));

-- Location: IOOBUF_X43_Y34_N23
\DAC1_output[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(5),
	devoe => ww_devoe,
	o => ww_DAC1_output(5));

-- Location: IOOBUF_X51_Y34_N23
\DAC1_output[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(4),
	devoe => ww_devoe,
	o => ww_DAC1_output(4));

-- Location: IOOBUF_X43_Y34_N16
\DAC1_output[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(3),
	devoe => ww_devoe,
	o => ww_DAC1_output(3));

-- Location: IOOBUF_X38_Y34_N2
\DAC1_output[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(2),
	devoe => ww_devoe,
	o => ww_DAC1_output(2));

-- Location: IOOBUF_X45_Y34_N9
\DAC1_output[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(1),
	devoe => ww_devoe,
	o => ww_DAC1_output(1));

-- Location: IOOBUF_X31_Y34_N2
\DAC1_output[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DAC1_inst|dac_q\(0),
	devoe => ww_devoe,
	o => ww_DAC1_output(0));

-- Location: IOOBUF_X0_Y10_N23
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0_combout\,
	devoe => ww_devoe,
	o => ww_LED(7));

-- Location: IOOBUF_X0_Y28_N9
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1_combout\,
	devoe => ww_devoe,
	o => ww_LED(6));

-- Location: IOOBUF_X0_Y26_N16
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2_combout\,
	devoe => ww_devoe,
	o => ww_LED(5));

-- Location: IOOBUF_X0_Y25_N9
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3_combout\,
	devoe => ww_devoe,
	o => ww_LED(4));

-- Location: IOOBUF_X40_Y34_N2
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4_combout\,
	devoe => ww_devoe,
	o => ww_LED(3));

-- Location: IOOBUF_X49_Y34_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5_combout\,
	devoe => ww_devoe,
	o => ww_LED(2));

-- Location: IOOBUF_X49_Y34_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6_combout\,
	devoe => ww_devoe,
	o => ww_LED(1));

-- Location: IOOBUF_X38_Y34_N16
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout\,
	devoe => ww_devoe,
	o => ww_LED(0));

-- Location: IOIBUF_X27_Y0_N22
\clk_50MHz~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_50MHz,
	o => \clk_50MHz~input_o\);

-- Location: PLL_4
\comm_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 60,
	c0_initial => 1,
	c0_low => 60,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 150,
	c1_initial => 1,
	c1_low => 150,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 10,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c1",
	clk1_divide_by => 25,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	fbin => \comm_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \comm_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	fbout => \comm_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \comm_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: CLKCTRL_G19
\comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G18
\comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: FF_X39_Y22_N1
\comm_inst|comm_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_rdl~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_state.IDLE~q\);

-- Location: IOIBUF_X53_Y17_N1
\ext_rxfl~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_rxfl,
	o => \ext_rxfl~input_o\);

-- Location: LCCOMB_X39_Y22_N0
\comm_inst|comm_rdl~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_rdl~1_combout\ = (\ext_rxfl~input_o\) # (!\comm_inst|comm_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \ext_rxfl~input_o\,
	combout => \comm_inst|comm_rdl~1_combout\);

-- Location: LCCOMB_X39_Y22_N10
\comm_inst|comm_state.RECEIVE~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_state.RECEIVE~0_combout\ = !\comm_inst|comm_rdl~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|comm_rdl~1_combout\,
	combout => \comm_inst|comm_state.RECEIVE~0_combout\);

-- Location: FF_X39_Y22_N11
\comm_inst|comm_state.RECEIVE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_state.RECEIVE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_state.RECEIVE~q\);

-- Location: IOIBUF_X53_Y24_N22
\ext_data[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(4),
	o => \ext_data[4]~input_o\);

-- Location: IOIBUF_X47_Y34_N22
\ext_data[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(6),
	o => \ext_data[6]~input_o\);

-- Location: IOIBUF_X53_Y30_N1
\ext_data[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(7),
	o => \ext_data[7]~input_o\);

-- Location: IOIBUF_X51_Y34_N1
\ext_data[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(5),
	o => \ext_data[5]~input_o\);

-- Location: LCCOMB_X39_Y23_N8
\comm_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~0_combout\ = (!\ext_data[4]~input_o\ & (!\ext_data[6]~input_o\ & (!\ext_data[7]~input_o\ & !\ext_data[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[4]~input_o\,
	datab => \ext_data[6]~input_o\,
	datac => \ext_data[7]~input_o\,
	datad => \ext_data[5]~input_o\,
	combout => \comm_inst|Selector56~0_combout\);

-- Location: IOIBUF_X53_Y17_N8
\ext_data[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(3),
	o => \ext_data[3]~input_o\);

-- Location: IOIBUF_X53_Y22_N8
\ext_data[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(2),
	o => \ext_data[2]~input_o\);

-- Location: IOIBUF_X53_Y20_N15
\ext_data[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(0),
	o => \ext_data[0]~input_o\);

-- Location: IOIBUF_X53_Y26_N22
\ext_data[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ext_data(1),
	o => \ext_data[1]~input_o\);

-- Location: LCCOMB_X40_Y23_N30
\comm_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector57~0_combout\ = (!\ext_data[0]~input_o\ & (\comm_inst|comm_state.RECEIVE~q\ & (!\ext_data[1]~input_o\ & !\ext_data[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[1]~input_o\,
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|Selector57~0_combout\);

-- Location: LCCOMB_X40_Y23_N6
\comm_inst|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector57~1_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.BURST1~q\) # ((\comm_inst|Selector8~0_combout\ & \comm_inst|Selector57~0_combout\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|Selector8~0_combout\ & 
-- ((\comm_inst|Selector57~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector8~0_combout\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|Selector57~0_combout\,
	combout => \comm_inst|Selector57~1_combout\);

-- Location: FF_X40_Y23_N7
\comm_inst|command.BURST1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector57~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.BURST1~q\);

-- Location: LCCOMB_X39_Y23_N12
\comm_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~0_combout\ = (!\ext_data[2]~input_o\ & (!\ext_data[3]~input_o\ & (\comm_inst|Selector56~0_combout\ & !\comm_inst|command.NONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[2]~input_o\,
	datab => \ext_data[3]~input_o\,
	datac => \comm_inst|Selector56~0_combout\,
	datad => \comm_inst|command.NONE~q\,
	combout => \comm_inst|Selector59~0_combout\);

-- Location: LCCOMB_X38_Y24_N18
\comm_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~0_combout\ = (!\comm_inst|command.BURST1~q\ & (((\ext_data[1]~input_o\) # (!\ext_data[0]~input_o\)) # (!\comm_inst|Selector59~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector59~0_combout\,
	datac => \ext_data[0]~input_o\,
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector54~0_combout\);

-- Location: LCCOMB_X40_Y23_N26
\comm_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector58~0_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.BURST2~q\) # ((\comm_inst|comm_state.RECEIVE~q\ & \comm_inst|command.BURST1~q\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|comm_state.RECEIVE~q\ & 
-- ((\comm_inst|command.BURST1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|command.BURST1~q\,
	combout => \comm_inst|Selector58~0_combout\);

-- Location: FF_X40_Y23_N27
\comm_inst|command.BURST2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector58~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.BURST2~q\);

-- Location: LCCOMB_X39_Y22_N16
\comm_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[0]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|count\(8) & \comm_inst|Selector54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \comm_inst|count\(8),
	datac => \comm_inst|Selector54~0_combout\,
	datad => \comm_inst|command.BURST2~q\,
	combout => \comm_inst|Selector47~0_combout\);

-- Location: LCCOMB_X39_Y22_N26
\comm_inst|Selector47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~16_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector47~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Add2~16_combout\,
	datad => \comm_inst|Selector47~0_combout\,
	combout => \comm_inst|Selector47~1_combout\);

-- Location: LCCOMB_X39_Y22_N28
\comm_inst|Selector47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector47~2_combout\ = (\comm_inst|Selector47~1_combout\) # ((\comm_inst|count\(8) & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector47~1_combout\,
	datac => \comm_inst|count\(8),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector47~2_combout\);

-- Location: FF_X39_Y22_N29
\comm_inst|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector47~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(8));

-- Location: LCCOMB_X39_Y25_N4
\comm_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~0_combout\ = (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(7)) # ((\comm_inst|command.BURST1~q\ & \ext_data[7]~input_o\)))) # (!\comm_inst|Selector54~0_combout\ & (((\comm_inst|command.BURST1~q\ & \ext_data[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \comm_inst|count\(7),
	datac => \comm_inst|command.BURST1~q\,
	datad => \ext_data[7]~input_o\,
	combout => \comm_inst|Selector48~0_combout\);

-- Location: LCCOMB_X39_Y25_N24
\comm_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~0_combout\ = (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(5)) # ((\ext_data[5]~input_o\ & \comm_inst|command.BURST1~q\)))) # (!\comm_inst|Selector54~0_combout\ & (\ext_data[5]~input_o\ & (\comm_inst|command.BURST1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \ext_data[5]~input_o\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|count\(5),
	combout => \comm_inst|Selector50~0_combout\);

-- Location: LCCOMB_X39_Y25_N8
\comm_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~0_combout\ = (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(4)) # ((\comm_inst|command.BURST1~q\ & \ext_data[4]~input_o\)))) # (!\comm_inst|Selector54~0_combout\ & (\comm_inst|command.BURST1~q\ & (\ext_data[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \comm_inst|command.BURST1~q\,
	datac => \ext_data[4]~input_o\,
	datad => \comm_inst|count\(4),
	combout => \comm_inst|Selector51~0_combout\);

-- Location: LCCOMB_X39_Y26_N0
\comm_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~0_combout\ = \comm_inst|count\(0) $ (VCC)
-- \comm_inst|Add2~1\ = CARRY(\comm_inst|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(0),
	datad => VCC,
	combout => \comm_inst|Add2~0_combout\,
	cout => \comm_inst|Add2~1\);

-- Location: LCCOMB_X38_Y24_N4
\comm_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~0_combout\ = (\comm_inst|count\(0)) # ((\comm_inst|Selector59~0_combout\ & (\ext_data[0]~input_o\ & !\ext_data[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(0),
	datab => \comm_inst|Selector59~0_combout\,
	datac => \ext_data[0]~input_o\,
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector55~0_combout\);

-- Location: LCCOMB_X38_Y24_N6
\comm_inst|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~1_combout\ = (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|command.BURST1~q\ & ((\ext_data[0]~input_o\))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector55~0_combout\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector55~1_combout\);

-- Location: LCCOMB_X38_Y24_N0
\comm_inst|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~2_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|Selector55~1_combout\) # ((\comm_inst|command.WRITE2~q\ & \comm_inst|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Add2~0_combout\,
	datad => \comm_inst|Selector55~1_combout\,
	combout => \comm_inst|Selector55~2_combout\);

-- Location: LCCOMB_X38_Y24_N2
\comm_inst|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector55~3_combout\ = (\comm_inst|Selector55~2_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(0),
	datad => \comm_inst|Selector55~2_combout\,
	combout => \comm_inst|Selector55~3_combout\);

-- Location: FF_X38_Y24_N3
\comm_inst|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector55~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(0));

-- Location: LCCOMB_X39_Y26_N2
\comm_inst|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~2_combout\ = (\comm_inst|count\(1) & (\comm_inst|Add2~1\ & VCC)) # (!\comm_inst|count\(1) & (!\comm_inst|Add2~1\))
-- \comm_inst|Add2~3\ = CARRY((!\comm_inst|count\(1) & !\comm_inst|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(1),
	datad => VCC,
	cin => \comm_inst|Add2~1\,
	combout => \comm_inst|Add2~2_combout\,
	cout => \comm_inst|Add2~3\);

-- Location: LCCOMB_X38_Y24_N28
\comm_inst|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~1_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[1]~input_o\) # ((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(1))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector54~0_combout\ & (\comm_inst|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \comm_inst|count\(1),
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector54~1_combout\);

-- Location: LCCOMB_X38_Y24_N22
\comm_inst|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~2_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~2_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector54~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Add2~2_combout\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|Selector54~1_combout\,
	combout => \comm_inst|Selector54~2_combout\);

-- Location: LCCOMB_X38_Y24_N12
\comm_inst|Selector54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector54~3_combout\ = (\comm_inst|Selector54~2_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(1),
	datad => \comm_inst|Selector54~2_combout\,
	combout => \comm_inst|Selector54~3_combout\);

-- Location: FF_X38_Y24_N13
\comm_inst|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector54~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(1));

-- Location: LCCOMB_X39_Y26_N4
\comm_inst|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~4_combout\ = (\comm_inst|count\(2) & ((GND) # (!\comm_inst|Add2~3\))) # (!\comm_inst|count\(2) & (\comm_inst|Add2~3\ $ (GND)))
-- \comm_inst|Add2~5\ = CARRY((\comm_inst|count\(2)) # (!\comm_inst|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(2),
	datad => VCC,
	cin => \comm_inst|Add2~3\,
	combout => \comm_inst|Add2~4_combout\,
	cout => \comm_inst|Add2~5\);

-- Location: LCCOMB_X40_Y23_N0
\comm_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~0_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[2]~input_o\) # ((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(2))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector54~0_combout\ & (\comm_inst|count\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \comm_inst|count\(2),
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|Selector53~0_combout\);

-- Location: LCCOMB_X40_Y23_N18
\comm_inst|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~4_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector53~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Add2~4_combout\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|Selector53~0_combout\,
	combout => \comm_inst|Selector53~1_combout\);

-- Location: LCCOMB_X40_Y23_N10
\comm_inst|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector53~2_combout\ = (\comm_inst|Selector53~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(2),
	datad => \comm_inst|Selector53~1_combout\,
	combout => \comm_inst|Selector53~2_combout\);

-- Location: FF_X40_Y23_N11
\comm_inst|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector53~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(2));

-- Location: LCCOMB_X39_Y26_N6
\comm_inst|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~6_combout\ = (\comm_inst|count\(3) & (\comm_inst|Add2~5\ & VCC)) # (!\comm_inst|count\(3) & (!\comm_inst|Add2~5\))
-- \comm_inst|Add2~7\ = CARRY((!\comm_inst|count\(3) & !\comm_inst|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(3),
	datad => VCC,
	cin => \comm_inst|Add2~5\,
	combout => \comm_inst|Add2~6_combout\,
	cout => \comm_inst|Add2~7\);

-- Location: LCCOMB_X38_Y24_N16
\comm_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~0_combout\ = (\comm_inst|command.BURST1~q\ & ((\ext_data[3]~input_o\) # ((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(3))))) # (!\comm_inst|command.BURST1~q\ & (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.BURST1~q\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \ext_data[3]~input_o\,
	datad => \comm_inst|count\(3),
	combout => \comm_inst|Selector52~0_combout\);

-- Location: LCCOMB_X38_Y24_N10
\comm_inst|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~6_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector52~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Add2~6_combout\,
	datad => \comm_inst|Selector52~0_combout\,
	combout => \comm_inst|Selector52~1_combout\);

-- Location: LCCOMB_X38_Y24_N24
\comm_inst|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector52~2_combout\ = (\comm_inst|Selector52~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(3),
	datad => \comm_inst|Selector52~1_combout\,
	combout => \comm_inst|Selector52~2_combout\);

-- Location: FF_X38_Y24_N25
\comm_inst|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector52~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(3));

-- Location: LCCOMB_X39_Y26_N8
\comm_inst|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~8_combout\ = (\comm_inst|count\(4) & ((GND) # (!\comm_inst|Add2~7\))) # (!\comm_inst|count\(4) & (\comm_inst|Add2~7\ $ (GND)))
-- \comm_inst|Add2~9\ = CARRY((\comm_inst|count\(4)) # (!\comm_inst|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(4),
	datad => VCC,
	cin => \comm_inst|Add2~7\,
	combout => \comm_inst|Add2~8_combout\,
	cout => \comm_inst|Add2~9\);

-- Location: LCCOMB_X39_Y25_N18
\comm_inst|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~8_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Selector51~0_combout\,
	datad => \comm_inst|Add2~8_combout\,
	combout => \comm_inst|Selector51~1_combout\);

-- Location: LCCOMB_X39_Y25_N0
\comm_inst|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector51~2_combout\ = (\comm_inst|Selector51~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(4),
	datad => \comm_inst|Selector51~1_combout\,
	combout => \comm_inst|Selector51~2_combout\);

-- Location: FF_X39_Y25_N1
\comm_inst|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector51~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(4));

-- Location: LCCOMB_X39_Y26_N10
\comm_inst|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~10_combout\ = (\comm_inst|count\(5) & (\comm_inst|Add2~9\ & VCC)) # (!\comm_inst|count\(5) & (!\comm_inst|Add2~9\))
-- \comm_inst|Add2~11\ = CARRY((!\comm_inst|count\(5) & !\comm_inst|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(5),
	datad => VCC,
	cin => \comm_inst|Add2~9\,
	combout => \comm_inst|Add2~10_combout\,
	cout => \comm_inst|Add2~11\);

-- Location: LCCOMB_X39_Y25_N2
\comm_inst|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~10_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector50~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector50~0_combout\,
	datac => \comm_inst|Add2~10_combout\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector50~1_combout\);

-- Location: LCCOMB_X39_Y25_N10
\comm_inst|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector50~2_combout\ = (\comm_inst|Selector50~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(5),
	datad => \comm_inst|Selector50~1_combout\,
	combout => \comm_inst|Selector50~2_combout\);

-- Location: FF_X39_Y25_N11
\comm_inst|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector50~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(5));

-- Location: LCCOMB_X39_Y26_N12
\comm_inst|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~12_combout\ = (\comm_inst|count\(6) & ((GND) # (!\comm_inst|Add2~11\))) # (!\comm_inst|count\(6) & (\comm_inst|Add2~11\ $ (GND)))
-- \comm_inst|Add2~13\ = CARRY((\comm_inst|count\(6)) # (!\comm_inst|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(6),
	datad => VCC,
	cin => \comm_inst|Add2~11\,
	combout => \comm_inst|Add2~12_combout\,
	cout => \comm_inst|Add2~13\);

-- Location: LCCOMB_X39_Y25_N20
\comm_inst|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~0_combout\ = (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(6)) # ((\ext_data[6]~input_o\ & \comm_inst|command.BURST1~q\)))) # (!\comm_inst|Selector54~0_combout\ & (\ext_data[6]~input_o\ & (\comm_inst|command.BURST1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \ext_data[6]~input_o\,
	datac => \comm_inst|command.BURST1~q\,
	datad => \comm_inst|count\(6),
	combout => \comm_inst|Selector49~0_combout\);

-- Location: LCCOMB_X39_Y25_N6
\comm_inst|Selector49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~12_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector49~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Add2~12_combout\,
	datad => \comm_inst|Selector49~0_combout\,
	combout => \comm_inst|Selector49~1_combout\);

-- Location: LCCOMB_X39_Y25_N12
\comm_inst|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector49~2_combout\ = (\comm_inst|Selector49~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(6),
	datad => \comm_inst|Selector49~1_combout\,
	combout => \comm_inst|Selector49~2_combout\);

-- Location: FF_X39_Y25_N13
\comm_inst|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(6));

-- Location: LCCOMB_X39_Y26_N14
\comm_inst|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~14_combout\ = (\comm_inst|count\(7) & (\comm_inst|Add2~13\ & VCC)) # (!\comm_inst|count\(7) & (!\comm_inst|Add2~13\))
-- \comm_inst|Add2~15\ = CARRY((!\comm_inst|count\(7) & !\comm_inst|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(7),
	datad => VCC,
	cin => \comm_inst|Add2~13\,
	combout => \comm_inst|Add2~14_combout\,
	cout => \comm_inst|Add2~15\);

-- Location: LCCOMB_X39_Y25_N14
\comm_inst|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~14_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector48~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Selector48~0_combout\,
	datad => \comm_inst|Add2~14_combout\,
	combout => \comm_inst|Selector48~1_combout\);

-- Location: LCCOMB_X39_Y25_N28
\comm_inst|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector48~2_combout\ = (\comm_inst|Selector48~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector48~1_combout\,
	datac => \comm_inst|count\(7),
	combout => \comm_inst|Selector48~2_combout\);

-- Location: FF_X39_Y25_N29
\comm_inst|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector48~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(7));

-- Location: LCCOMB_X39_Y26_N16
\comm_inst|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~16_combout\ = (\comm_inst|count\(8) & ((GND) # (!\comm_inst|Add2~15\))) # (!\comm_inst|count\(8) & (\comm_inst|Add2~15\ $ (GND)))
-- \comm_inst|Add2~17\ = CARRY((\comm_inst|count\(8)) # (!\comm_inst|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(8),
	datad => VCC,
	cin => \comm_inst|Add2~15\,
	combout => \comm_inst|Add2~16_combout\,
	cout => \comm_inst|Add2~17\);

-- Location: LCCOMB_X39_Y22_N20
\comm_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[3]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|count\(11) & \comm_inst|Selector54~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[3]~input_o\,
	datab => \comm_inst|count\(11),
	datac => \comm_inst|Selector54~0_combout\,
	datad => \comm_inst|command.BURST2~q\,
	combout => \comm_inst|Selector44~0_combout\);

-- Location: LCCOMB_X39_Y22_N30
\comm_inst|Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~22_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector44~0_combout\,
	datac => \comm_inst|Add2~22_combout\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector44~1_combout\);

-- Location: LCCOMB_X39_Y22_N4
\comm_inst|Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector44~2_combout\ = (\comm_inst|Selector44~1_combout\) # ((\comm_inst|count\(11) & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector44~1_combout\,
	datac => \comm_inst|count\(11),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector44~2_combout\);

-- Location: FF_X39_Y22_N5
\comm_inst|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector44~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(11));

-- Location: LCCOMB_X39_Y26_N18
\comm_inst|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~18_combout\ = (\comm_inst|count\(9) & (\comm_inst|Add2~17\ & VCC)) # (!\comm_inst|count\(9) & (!\comm_inst|Add2~17\))
-- \comm_inst|Add2~19\ = CARRY((!\comm_inst|count\(9) & !\comm_inst|Add2~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datad => VCC,
	cin => \comm_inst|Add2~17\,
	combout => \comm_inst|Add2~18_combout\,
	cout => \comm_inst|Add2~19\);

-- Location: LCCOMB_X39_Y22_N12
\comm_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[1]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|count\(9) & (\comm_inst|Selector54~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datab => \comm_inst|command.BURST2~q\,
	datac => \comm_inst|Selector54~0_combout\,
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector46~0_combout\);

-- Location: LCCOMB_X39_Y22_N22
\comm_inst|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~18_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector46~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|Add2~18_combout\,
	datad => \comm_inst|Selector46~0_combout\,
	combout => \comm_inst|Selector46~1_combout\);

-- Location: LCCOMB_X39_Y22_N6
\comm_inst|Selector46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector46~2_combout\ = (\comm_inst|Selector46~1_combout\) # ((\comm_inst|count\(9) & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector46~1_combout\,
	datac => \comm_inst|count\(9),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector46~2_combout\);

-- Location: FF_X39_Y22_N7
\comm_inst|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector46~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(9));

-- Location: LCCOMB_X39_Y26_N20
\comm_inst|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~20_combout\ = (\comm_inst|count\(10) & ((GND) # (!\comm_inst|Add2~19\))) # (!\comm_inst|count\(10) & (\comm_inst|Add2~19\ $ (GND)))
-- \comm_inst|Add2~21\ = CARRY((\comm_inst|count\(10)) # (!\comm_inst|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(10),
	datad => VCC,
	cin => \comm_inst|Add2~19\,
	combout => \comm_inst|Add2~20_combout\,
	cout => \comm_inst|Add2~21\);

-- Location: LCCOMB_X39_Y22_N24
\comm_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[2]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|Selector54~0_combout\ & (\comm_inst|count\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \comm_inst|count\(10),
	datac => \ext_data[2]~input_o\,
	datad => \comm_inst|command.BURST2~q\,
	combout => \comm_inst|Selector45~0_combout\);

-- Location: LCCOMB_X39_Y22_N18
\comm_inst|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~20_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Add2~20_combout\,
	datac => \comm_inst|Selector45~0_combout\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector45~1_combout\);

-- Location: LCCOMB_X39_Y22_N8
\comm_inst|Selector45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector45~2_combout\ = (\comm_inst|Selector45~1_combout\) # ((\comm_inst|count\(10) & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector45~1_combout\,
	datac => \comm_inst|count\(10),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector45~2_combout\);

-- Location: FF_X39_Y22_N9
\comm_inst|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector45~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(10));

-- Location: LCCOMB_X39_Y26_N22
\comm_inst|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~22_combout\ = (\comm_inst|count\(11) & (\comm_inst|Add2~21\ & VCC)) # (!\comm_inst|count\(11) & (!\comm_inst|Add2~21\))
-- \comm_inst|Add2~23\ = CARRY((!\comm_inst|count\(11) & !\comm_inst|Add2~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(11),
	datad => VCC,
	cin => \comm_inst|Add2~21\,
	combout => \comm_inst|Add2~22_combout\,
	cout => \comm_inst|Add2~23\);

-- Location: LCCOMB_X39_Y22_N14
\comm_inst|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan2~2_combout\ = (\comm_inst|Add2~16_combout\) # ((\comm_inst|Add2~22_combout\) # ((\comm_inst|Add2~18_combout\) # (\comm_inst|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~16_combout\,
	datab => \comm_inst|Add2~22_combout\,
	datac => \comm_inst|Add2~18_combout\,
	datad => \comm_inst|Add2~20_combout\,
	combout => \comm_inst|LessThan2~2_combout\);

-- Location: LCCOMB_X39_Y25_N30
\comm_inst|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan2~1_combout\ = (\comm_inst|Add2~10_combout\) # ((\comm_inst|Add2~14_combout\) # ((\comm_inst|Add2~12_combout\) # (\comm_inst|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~10_combout\,
	datab => \comm_inst|Add2~14_combout\,
	datac => \comm_inst|Add2~12_combout\,
	datad => \comm_inst|Add2~8_combout\,
	combout => \comm_inst|LessThan2~1_combout\);

-- Location: LCCOMB_X38_Y24_N26
\comm_inst|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan2~0_combout\ = (\comm_inst|Add2~6_combout\) # ((\comm_inst|Add2~0_combout\) # ((\comm_inst|Add2~4_combout\) # (\comm_inst|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~6_combout\,
	datab => \comm_inst|Add2~0_combout\,
	datac => \comm_inst|Add2~4_combout\,
	datad => \comm_inst|Add2~2_combout\,
	combout => \comm_inst|LessThan2~0_combout\);

-- Location: LCCOMB_X39_Y24_N8
\comm_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[4]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[4]~input_o\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|count\(12),
	combout => \comm_inst|Selector43~0_combout\);

-- Location: LCCOMB_X39_Y26_N24
\comm_inst|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~24_combout\ = (\comm_inst|count\(12) & ((GND) # (!\comm_inst|Add2~23\))) # (!\comm_inst|count\(12) & (\comm_inst|Add2~23\ $ (GND)))
-- \comm_inst|Add2~25\ = CARRY((\comm_inst|count\(12)) # (!\comm_inst|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(12),
	datad => VCC,
	cin => \comm_inst|Add2~23\,
	combout => \comm_inst|Add2~24_combout\,
	cout => \comm_inst|Add2~25\);

-- Location: LCCOMB_X39_Y24_N10
\comm_inst|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~24_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector43~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Selector43~0_combout\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|Add2~24_combout\,
	combout => \comm_inst|Selector43~1_combout\);

-- Location: LCCOMB_X39_Y24_N16
\comm_inst|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector43~2_combout\ = (\comm_inst|Selector43~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(12),
	datad => \comm_inst|Selector43~1_combout\,
	combout => \comm_inst|Selector43~2_combout\);

-- Location: FF_X39_Y24_N17
\comm_inst|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector43~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(12));

-- Location: LCCOMB_X39_Y26_N26
\comm_inst|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~26_combout\ = (\comm_inst|count\(13) & (\comm_inst|Add2~25\ & VCC)) # (!\comm_inst|count\(13) & (!\comm_inst|Add2~25\))
-- \comm_inst|Add2~27\ = CARRY((!\comm_inst|count\(13) & !\comm_inst|Add2~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(13),
	datad => VCC,
	cin => \comm_inst|Add2~25\,
	combout => \comm_inst|Add2~26_combout\,
	cout => \comm_inst|Add2~27\);

-- Location: LCCOMB_X39_Y24_N12
\comm_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector40~0_combout\ = (\comm_inst|command.BURST2~q\ & (((\ext_data[7]~input_o\)))) # (!\comm_inst|command.BURST2~q\ & (\comm_inst|Selector54~0_combout\ & ((\comm_inst|count\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector54~0_combout\,
	datab => \comm_inst|command.BURST2~q\,
	datac => \ext_data[7]~input_o\,
	datad => \comm_inst|count\(15),
	combout => \comm_inst|Selector40~0_combout\);

-- Location: LCCOMB_X39_Y24_N22
\comm_inst|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector40~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~30_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector40~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Add2~30_combout\,
	datad => \comm_inst|Selector40~0_combout\,
	combout => \comm_inst|Selector40~1_combout\);

-- Location: LCCOMB_X39_Y24_N24
\comm_inst|Selector40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector40~2_combout\ = (\comm_inst|Selector40~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector40~1_combout\,
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(15),
	combout => \comm_inst|Selector40~2_combout\);

-- Location: FF_X39_Y24_N25
\comm_inst|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector40~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(15));

-- Location: LCCOMB_X39_Y26_N28
\comm_inst|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~28_combout\ = (\comm_inst|count\(14) & ((GND) # (!\comm_inst|Add2~27\))) # (!\comm_inst|count\(14) & (\comm_inst|Add2~27\ $ (GND)))
-- \comm_inst|Add2~29\ = CARRY((\comm_inst|count\(14)) # (!\comm_inst|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|count\(14),
	datad => VCC,
	cin => \comm_inst|Add2~27\,
	combout => \comm_inst|Add2~28_combout\,
	cout => \comm_inst|Add2~29\);

-- Location: LCCOMB_X39_Y24_N0
\comm_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[6]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[6]~input_o\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|count\(14),
	combout => \comm_inst|Selector41~0_combout\);

-- Location: LCCOMB_X39_Y24_N26
\comm_inst|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & (\comm_inst|Add2~28_combout\)) # (!\comm_inst|command.WRITE2~q\ & ((\comm_inst|Selector41~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|Add2~28_combout\,
	datad => \comm_inst|Selector41~0_combout\,
	combout => \comm_inst|Selector41~1_combout\);

-- Location: LCCOMB_X39_Y24_N20
\comm_inst|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector41~2_combout\ = (\comm_inst|Selector41~1_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|count\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector41~1_combout\,
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|count\(14),
	combout => \comm_inst|Selector41~2_combout\);

-- Location: FF_X39_Y24_N21
\comm_inst|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector41~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(14));

-- Location: LCCOMB_X39_Y26_N30
\comm_inst|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add2~30_combout\ = \comm_inst|Add2~29\ $ (!\comm_inst|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|count\(15),
	cin => \comm_inst|Add2~29\,
	combout => \comm_inst|Add2~30_combout\);

-- Location: LCCOMB_X39_Y24_N28
\comm_inst|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan2~3_combout\ = (\comm_inst|Add2~26_combout\) # ((\comm_inst|Add2~30_combout\) # ((\comm_inst|Add2~28_combout\) # (\comm_inst|Add2~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add2~26_combout\,
	datab => \comm_inst|Add2~30_combout\,
	datac => \comm_inst|Add2~28_combout\,
	datad => \comm_inst|Add2~24_combout\,
	combout => \comm_inst|LessThan2~3_combout\);

-- Location: LCCOMB_X39_Y24_N30
\comm_inst|LessThan2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|LessThan2~4_combout\ = (\comm_inst|LessThan2~2_combout\) # ((\comm_inst|LessThan2~1_combout\) # ((\comm_inst|LessThan2~0_combout\) # (\comm_inst|LessThan2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|LessThan2~2_combout\,
	datab => \comm_inst|LessThan2~1_combout\,
	datac => \comm_inst|LessThan2~0_combout\,
	datad => \comm_inst|LessThan2~3_combout\,
	combout => \comm_inst|LessThan2~4_combout\);

-- Location: LCCOMB_X39_Y23_N14
\comm_inst|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~1_combout\ = (\comm_inst|Selector59~0_combout\ & (!\comm_inst|Mux2~5_combout\ & (\ext_data[1]~input_o\ $ (\ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~0_combout\,
	datab => \ext_data[1]~input_o\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|Mux2~5_combout\,
	combout => \comm_inst|Selector59~1_combout\);

-- Location: LCCOMB_X38_Y23_N10
\comm_inst|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~2_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|Selector59~1_combout\) # ((\comm_inst|LessThan2~4_combout\ & \comm_inst|command.WRITE2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|LessThan2~4_combout\,
	datac => \comm_inst|Selector59~1_combout\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|Selector59~2_combout\);

-- Location: LCCOMB_X38_Y23_N20
\comm_inst|Selector59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector59~3_combout\ = (\comm_inst|Selector59~2_combout\) # ((\comm_inst|command.WRITE1~q\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector59~2_combout\,
	datac => \comm_inst|command.WRITE1~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector59~3_combout\);

-- Location: FF_X38_Y23_N21
\comm_inst|command.WRITE1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector59~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.WRITE1~q\);

-- Location: LCCOMB_X38_Y23_N6
\comm_inst|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector60~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE1~q\) # ((\comm_inst|command.WRITE2~q\ & \comm_inst|comm_state.IDLE~q\)))) # (!\comm_inst|comm_state.RECEIVE~q\ & (((\comm_inst|command.WRITE2~q\ & 
-- \comm_inst|comm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|command.WRITE2~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector60~1_combout\);

-- Location: FF_X38_Y23_N7
\comm_inst|command.WRITE2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector60~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.WRITE2~q\);

-- Location: LCCOMB_X39_Y24_N4
\comm_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~0_combout\ = (\comm_inst|command.BURST2~q\ & (\ext_data[5]~input_o\)) # (!\comm_inst|command.BURST2~q\ & (((\comm_inst|Selector54~0_combout\ & \comm_inst|count\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[5]~input_o\,
	datab => \comm_inst|Selector54~0_combout\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|count\(13),
	combout => \comm_inst|Selector42~0_combout\);

-- Location: LCCOMB_X39_Y24_N14
\comm_inst|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~1_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.WRITE2~q\ & ((\comm_inst|Add2~26_combout\))) # (!\comm_inst|command.WRITE2~q\ & (\comm_inst|Selector42~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.WRITE2~q\,
	datab => \comm_inst|Selector42~0_combout\,
	datac => \comm_inst|Add2~26_combout\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector42~1_combout\);

-- Location: LCCOMB_X39_Y24_N18
\comm_inst|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector42~2_combout\ = (\comm_inst|Selector42~1_combout\) # ((\comm_inst|count\(13) & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector42~1_combout\,
	datac => \comm_inst|count\(13),
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector42~2_combout\);

-- Location: FF_X39_Y24_N19
\comm_inst|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector42~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|count\(13));

-- Location: LCCOMB_X39_Y24_N6
\comm_inst|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~4_combout\ = (!\comm_inst|count\(13) & (!\comm_inst|count\(14) & (!\comm_inst|count\(11) & !\comm_inst|count\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(13),
	datab => \comm_inst|count\(14),
	datac => \comm_inst|count\(11),
	datad => \comm_inst|count\(12),
	combout => \comm_inst|Mux2~4_combout\);

-- Location: LCCOMB_X38_Y24_N14
\comm_inst|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~0_combout\ = (!\comm_inst|count\(1) & (\ext_data[1]~input_o\ & (!\comm_inst|count\(2) & !\comm_inst|count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(1),
	datab => \ext_data[1]~input_o\,
	datac => \comm_inst|count\(2),
	datad => \comm_inst|count\(0),
	combout => \comm_inst|Mux2~0_combout\);

-- Location: LCCOMB_X39_Y25_N22
\comm_inst|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~1_combout\ = (!\comm_inst|count\(6) & !\comm_inst|count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(6),
	datad => \comm_inst|count\(5),
	combout => \comm_inst|Mux2~1_combout\);

-- Location: LCCOMB_X39_Y25_N26
\comm_inst|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~2_combout\ = (\comm_inst|Mux2~0_combout\ & (!\comm_inst|count\(3) & (\comm_inst|Mux2~1_combout\ & !\comm_inst|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Mux2~0_combout\,
	datab => \comm_inst|count\(3),
	datac => \comm_inst|Mux2~1_combout\,
	datad => \comm_inst|count\(4),
	combout => \comm_inst|Mux2~2_combout\);

-- Location: LCCOMB_X39_Y22_N2
\comm_inst|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~3_combout\ = (!\comm_inst|count\(9) & (!\comm_inst|count\(8) & (!\comm_inst|count\(10) & !\comm_inst|count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|count\(9),
	datab => \comm_inst|count\(8),
	datac => \comm_inst|count\(10),
	datad => \comm_inst|count\(7),
	combout => \comm_inst|Mux2~3_combout\);

-- Location: LCCOMB_X39_Y24_N2
\comm_inst|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Mux2~5_combout\ = (\comm_inst|Mux2~4_combout\ & (\comm_inst|Mux2~2_combout\ & (\comm_inst|Mux2~3_combout\ & !\comm_inst|count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Mux2~4_combout\,
	datab => \comm_inst|Mux2~2_combout\,
	datac => \comm_inst|Mux2~3_combout\,
	datad => \comm_inst|count\(15),
	combout => \comm_inst|Mux2~5_combout\);

-- Location: LCCOMB_X39_Y23_N20
\comm_inst|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~3_combout\ = (\ext_data[0]~input_o\ & (\ext_data[2]~input_o\)) # (!\ext_data[0]~input_o\ & ((\comm_inst|Mux2~5_combout\) # ((\ext_data[2]~input_o\ & \ext_data[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[2]~input_o\,
	datab => \ext_data[0]~input_o\,
	datac => \ext_data[1]~input_o\,
	datad => \comm_inst|Mux2~5_combout\,
	combout => \comm_inst|Selector56~3_combout\);

-- Location: LCCOMB_X39_Y23_N30
\comm_inst|Selector56~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~4_combout\ = ((\ext_data[3]~input_o\) # (\comm_inst|Selector56~3_combout\)) # (!\comm_inst|Selector56~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector56~0_combout\,
	datac => \ext_data[3]~input_o\,
	datad => \comm_inst|Selector56~3_combout\,
	combout => \comm_inst|Selector56~4_combout\);

-- Location: LCCOMB_X40_Y23_N28
\comm_inst|Selector63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector63~1_combout\ = (\comm_inst|comm_state.IDLE~q\ & ((\comm_inst|command.CHANNEL1~q\) # ((\comm_inst|Selector63~0_combout\ & !\ext_data[0]~input_o\)))) # (!\comm_inst|comm_state.IDLE~q\ & (\comm_inst|Selector63~0_combout\ & 
-- ((!\ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Selector63~0_combout\,
	datac => \comm_inst|command.CHANNEL1~q\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector63~1_combout\);

-- Location: FF_X40_Y23_N29
\comm_inst|command.CHANNEL1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector63~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.CHANNEL1~q\);

-- Location: LCCOMB_X38_Y24_N20
\comm_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector61~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & (\comm_inst|Selector59~0_combout\ & (\ext_data[0]~input_o\ & \ext_data[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector59~0_combout\,
	datac => \ext_data[0]~input_o\,
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector61~0_combout\);

-- Location: LCCOMB_X37_Y21_N10
\comm_inst|Selector61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector61~1_combout\ = (\comm_inst|Selector61~0_combout\) # ((\comm_inst|command.SETADDR1~q\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector61~0_combout\,
	datac => \comm_inst|command.SETADDR1~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector61~1_combout\);

-- Location: FF_X37_Y21_N11
\comm_inst|command.SETADDR1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector61~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.SETADDR1~q\);

-- Location: LCCOMB_X37_Y21_N16
\comm_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector62~0_combout\ = (\comm_inst|command.SETADDR1~q\ & ((\comm_inst|comm_state.RECEIVE~q\) # ((\comm_inst|command.SETADDR2~q\ & \comm_inst|comm_state.IDLE~q\)))) # (!\comm_inst|command.SETADDR1~q\ & (((\comm_inst|command.SETADDR2~q\ & 
-- \comm_inst|comm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|command.SETADDR2~q\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector62~0_combout\);

-- Location: FF_X37_Y21_N17
\comm_inst|command.SETADDR2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector62~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.SETADDR2~q\);

-- Location: LCCOMB_X40_Y23_N4
\comm_inst|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~1_combout\ = ((\comm_inst|command.CHANNEL1~q\) # ((\comm_inst|command.BURST2~q\) # (\comm_inst|command.SETADDR2~q\))) # (!\comm_inst|comm_state.RECEIVE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|command.CHANNEL1~q\,
	datac => \comm_inst|command.BURST2~q\,
	datad => \comm_inst|command.SETADDR2~q\,
	combout => \comm_inst|Selector56~1_combout\);

-- Location: LCCOMB_X39_Y23_N10
\comm_inst|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~2_combout\ = (\comm_inst|Selector56~1_combout\) # ((\comm_inst|command.WRITE2~q\ & !\comm_inst|LessThan2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE2~q\,
	datac => \comm_inst|LessThan2~4_combout\,
	datad => \comm_inst|Selector56~1_combout\,
	combout => \comm_inst|Selector56~2_combout\);

-- Location: LCCOMB_X39_Y23_N18
\comm_inst|Selector56~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector56~5_combout\ = (\comm_inst|command.NONE~q\ & (((\comm_inst|comm_state.IDLE~q\) # (!\comm_inst|Selector56~2_combout\)))) # (!\comm_inst|command.NONE~q\ & (!\comm_inst|Selector56~4_combout\ & ((!\comm_inst|Selector56~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector56~4_combout\,
	datab => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|command.NONE~q\,
	datad => \comm_inst|Selector56~2_combout\,
	combout => \comm_inst|Selector56~5_combout\);

-- Location: FF_X39_Y23_N19
\comm_inst|command.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector56~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|command.NONE~q\);

-- Location: LCCOMB_X39_Y23_N24
\comm_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector8~0_combout\ = (\comm_inst|Selector56~0_combout\ & (!\ext_data[3]~input_o\ & !\comm_inst|command.NONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector56~0_combout\,
	datac => \ext_data[3]~input_o\,
	datad => \comm_inst|command.NONE~q\,
	combout => \comm_inst|Selector8~0_combout\);

-- Location: LCCOMB_X40_Y23_N8
\comm_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector63~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & (\comm_inst|Selector8~0_combout\ & (!\ext_data[1]~input_o\ & \ext_data[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector8~0_combout\,
	datac => \ext_data[1]~input_o\,
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|Selector63~0_combout\);

-- Location: LCCOMB_X40_Y23_N2
\comm_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector64~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & (\comm_inst|Selector63~0_combout\ & ((\ext_data[0]~input_o\)))) # (!\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|comm_state.IDLE~q\) # ((\comm_inst|Selector63~0_combout\ & 
-- \ext_data[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector63~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector64~0_combout\);

-- Location: LCCOMB_X40_Y23_N20
\comm_inst|run_count[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|run_count[1]~1_combout\ = (\ext_data[0]~input_o\ & (!\comm_inst|Selector63~0_combout\ & ((\comm_inst|run_count[1]~0_combout\) # (!\comm_inst|comm_state.IDLE~q\)))) # (!\ext_data[0]~input_o\ & (((\comm_inst|run_count[1]~0_combout\) # 
-- (!\comm_inst|comm_state.IDLE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ext_data[0]~input_o\,
	datab => \comm_inst|Selector63~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|run_count[1]~0_combout\,
	combout => \comm_inst|run_count[1]~1_combout\);

-- Location: LCCOMB_X40_Y23_N12
\comm_inst|run_count[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|run_count[0]~2_combout\ = (\comm_inst|run_count\(0) & ((\comm_inst|comm_state.RECEIVE~q\) # (\comm_inst|run_count[1]~1_combout\))) # (!\comm_inst|run_count\(0) & ((!\comm_inst|run_count[1]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|run_count\(0),
	datad => \comm_inst|run_count[1]~1_combout\,
	combout => \comm_inst|run_count[0]~2_combout\);

-- Location: FF_X40_Y23_N13
\comm_inst|run_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|run_count[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_count\(0));

-- Location: LCCOMB_X40_Y23_N14
\comm_inst|run_count[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|run_count[1]~3_combout\ = (\comm_inst|run_count[1]~1_combout\ & (((\comm_inst|run_count\(1))))) # (!\comm_inst|run_count[1]~1_combout\ & ((\comm_inst|comm_state.RECEIVE~q\) # (\comm_inst|run_count\(1) $ (!\comm_inst|run_count\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|run_count[1]~1_combout\,
	datac => \comm_inst|run_count\(1),
	datad => \comm_inst|run_count\(0),
	combout => \comm_inst|run_count[1]~3_combout\);

-- Location: FF_X40_Y23_N15
\comm_inst|run_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|run_count[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_count\(1));

-- Location: LCCOMB_X40_Y23_N24
\comm_inst|run_count[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|run_count[1]~0_combout\ = (!\comm_inst|run_count\(1) & !\comm_inst|run_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|run_count\(1),
	datad => \comm_inst|run_count\(0),
	combout => \comm_inst|run_count[1]~0_combout\);

-- Location: LCCOMB_X40_Y23_N16
\comm_inst|run_wavex~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|run_wavex~0_combout\ = (\comm_inst|Selector64~0_combout\ & ((\comm_inst|comm_state.RECEIVE~q\) # ((!\comm_inst|run_count[1]~0_combout\)))) # (!\comm_inst|Selector64~0_combout\ & (((\comm_inst|run_wavex~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.RECEIVE~q\,
	datab => \comm_inst|Selector64~0_combout\,
	datac => \comm_inst|run_wavex~q\,
	datad => \comm_inst|run_count[1]~0_combout\,
	combout => \comm_inst|run_wavex~0_combout\);

-- Location: FF_X40_Y23_N17
\comm_inst|run_wavex\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|run_wavex~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|run_wavex~q\);

-- Location: IOIBUF_X53_Y14_N1
\button0~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_button0,
	o => \button0~input_o\);

-- Location: LCCOMB_X46_Y23_N0
\DAC1_inst|dac_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_state~0_combout\ = (\comm_inst|run_wavex~q\ & \button0~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|run_wavex~q\,
	datac => \button0~input_o\,
	combout => \DAC1_inst|dac_state~0_combout\);

-- Location: LCCOMB_X40_Y23_N22
\comm_inst|channel[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[7]~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & \comm_inst|command.CHANNEL1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|command.CHANNEL1~q\,
	combout => \comm_inst|channel[7]~0_combout\);

-- Location: FF_X39_Y23_N5
\comm_inst|channel[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[5]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(5));

-- Location: LCCOMB_X39_Y23_N2
\comm_inst|channel[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[6]~feeder_combout\ = \ext_data[6]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[6]~input_o\,
	combout => \comm_inst|channel[6]~feeder_combout\);

-- Location: FF_X39_Y23_N3
\comm_inst|channel[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[6]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(6));

-- Location: FF_X39_Y23_N23
\comm_inst|channel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[4]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(4));

-- Location: FF_X39_Y23_N1
\comm_inst|channel[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[7]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(7));

-- Location: LCCOMB_X39_Y23_N22
\comm_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal0~0_combout\ = (!\comm_inst|channel\(5) & (!\comm_inst|channel\(6) & (!\comm_inst|channel\(4) & !\comm_inst|channel\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|channel\(5),
	datab => \comm_inst|channel\(6),
	datac => \comm_inst|channel\(4),
	datad => \comm_inst|channel\(7),
	combout => \comm_inst|Equal0~0_combout\);

-- Location: LCCOMB_X39_Y23_N26
\comm_inst|channel[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|channel[2]~feeder_combout\ = \ext_data[2]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|channel[2]~feeder_combout\);

-- Location: FF_X39_Y23_N27
\comm_inst|channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|channel[2]~feeder_combout\,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(2));

-- Location: FF_X39_Y23_N17
\comm_inst|channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[3]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(3));

-- Location: FF_X39_Y23_N29
\comm_inst|channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[1]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(1));

-- Location: LCCOMB_X39_Y23_N16
\comm_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Equal0~1_combout\ = (\comm_inst|Equal0~0_combout\ & (!\comm_inst|channel\(2) & (!\comm_inst|channel\(3) & !\comm_inst|channel\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Equal0~0_combout\,
	datab => \comm_inst|channel\(2),
	datac => \comm_inst|channel\(3),
	datad => \comm_inst|channel\(1),
	combout => \comm_inst|Equal0~1_combout\);

-- Location: FF_X39_Y23_N7
\comm_inst|channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[0]~input_o\,
	sload => VCC,
	ena => \comm_inst|channel[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|channel\(0));

-- Location: LCCOMB_X34_Y20_N8
\DAC0_inst|dac_state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_state~0_combout\ = (\DAC1_inst|dac_state~0_combout\ & (\comm_inst|Equal0~1_combout\ & (!\comm_inst|channel\(0) & !\DAC0_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~0_combout\,
	datab => \comm_inst|Equal0~1_combout\,
	datac => \comm_inst|channel\(0),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_state~0_combout\);

-- Location: LCCOMB_X31_Y18_N0
\DAC0_inst|timing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|timing~0_combout\ = (!\DAC0_inst|LessThan2~30_combout\ & ((\DAC0_inst|dac_read_mode.DONE~q\) # (\DAC0_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|timing~q\,
	datad => \DAC0_inst|LessThan2~30_combout\,
	combout => \DAC0_inst|timing~0_combout\);

-- Location: FF_X31_Y18_N1
\DAC0_inst|timing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|timing~0_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|timing~q\);

-- Location: LCCOMB_X37_Y25_N6
\comm_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector26~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & (\ext_data[5]~input_o\)) # (!\comm_inst|command.SETADDR2~q\ & ((\comm_inst|addr_comm\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR2~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[5]~input_o\,
	datad => \comm_inst|addr_comm\(13),
	combout => \comm_inst|Selector26~0_combout\);

-- Location: LCCOMB_X37_Y25_N22
\comm_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector27~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & (\ext_data[4]~input_o\)) # (!\comm_inst|command.SETADDR2~q\ & ((\comm_inst|addr_comm\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR2~q\,
	datab => \ext_data[4]~input_o\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \comm_inst|addr_comm\(12),
	combout => \comm_inst|Selector27~0_combout\);

-- Location: LCCOMB_X37_Y21_N26
\comm_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector31~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[0]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(8),
	datab => \comm_inst|command.SETADDR2~q\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \ext_data[0]~input_o\,
	combout => \comm_inst|Selector31~0_combout\);

-- Location: LCCOMB_X38_Y23_N30
\comm_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector32~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[7]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|addr_comm\(7),
	datac => \ext_data[7]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector32~0_combout\);

-- Location: LCCOMB_X37_Y25_N24
\comm_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector38~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[1]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|addr_comm\(1),
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector38~0_combout\);

-- Location: LCCOMB_X37_Y21_N12
\comm_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector39~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[0]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[0]~input_o\,
	datad => \comm_inst|addr_comm\(0),
	combout => \comm_inst|Selector39~0_combout\);

-- Location: LCCOMB_X38_Y25_N0
\comm_inst|chanx_wren~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|chanx_wren~0_combout\ = (\comm_inst|chanx_wren~q\) # (\comm_inst|command.WRITE2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|chanx_wren~q\,
	datad => \comm_inst|command.WRITE2~q\,
	combout => \comm_inst|chanx_wren~0_combout\);

-- Location: FF_X38_Y25_N1
\comm_inst|chanx_wren\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|chanx_wren~0_combout\,
	sclr => \comm_inst|ALT_INV_comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|chanx_wren~q\);

-- Location: LCCOMB_X38_Y25_N2
\comm_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~0_combout\ = (\comm_inst|addr_comm\(0) & (\comm_inst|chanx_wren~q\ $ (VCC))) # (!\comm_inst|addr_comm\(0) & (\comm_inst|chanx_wren~q\ & VCC))
-- \comm_inst|Add0~1\ = CARRY((\comm_inst|addr_comm\(0) & \comm_inst|chanx_wren~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(0),
	datab => \comm_inst|chanx_wren~q\,
	datad => VCC,
	combout => \comm_inst|Add0~0_combout\,
	cout => \comm_inst|Add0~1\);

-- Location: LCCOMB_X37_Y21_N20
\comm_inst|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector39~1_combout\ = (\comm_inst|Selector39~0_combout\) # ((\comm_inst|Add0~0_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector39~0_combout\,
	datac => \comm_inst|Add0~0_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector39~1_combout\);

-- Location: FF_X37_Y21_N21
\comm_inst|addr_comm[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector39~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(0));

-- Location: LCCOMB_X38_Y25_N4
\comm_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~2_combout\ = (\comm_inst|addr_comm\(1) & (!\comm_inst|Add0~1\)) # (!\comm_inst|addr_comm\(1) & ((\comm_inst|Add0~1\) # (GND)))
-- \comm_inst|Add0~3\ = CARRY((!\comm_inst|Add0~1\) # (!\comm_inst|addr_comm\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(1),
	datad => VCC,
	cin => \comm_inst|Add0~1\,
	combout => \comm_inst|Add0~2_combout\,
	cout => \comm_inst|Add0~3\);

-- Location: LCCOMB_X37_Y25_N30
\comm_inst|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector38~1_combout\ = (\comm_inst|Selector38~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Selector38~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Add0~2_combout\,
	combout => \comm_inst|Selector38~1_combout\);

-- Location: FF_X37_Y25_N31
\comm_inst|addr_comm[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector38~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(1));

-- Location: LCCOMB_X38_Y25_N6
\comm_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~4_combout\ = (\comm_inst|addr_comm\(2) & (\comm_inst|Add0~3\ $ (GND))) # (!\comm_inst|addr_comm\(2) & (!\comm_inst|Add0~3\ & VCC))
-- \comm_inst|Add0~5\ = CARRY((\comm_inst|addr_comm\(2) & !\comm_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(2),
	datad => VCC,
	cin => \comm_inst|Add0~3\,
	combout => \comm_inst|Add0~4_combout\,
	cout => \comm_inst|Add0~5\);

-- Location: LCCOMB_X37_Y21_N6
\comm_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector37~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[2]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \comm_inst|addr_comm\(2),
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|Selector37~0_combout\);

-- Location: LCCOMB_X37_Y21_N30
\comm_inst|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector37~1_combout\ = (\comm_inst|Selector37~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add0~4_combout\,
	datad => \comm_inst|Selector37~0_combout\,
	combout => \comm_inst|Selector37~1_combout\);

-- Location: FF_X37_Y21_N31
\comm_inst|addr_comm[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector37~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(2));

-- Location: LCCOMB_X38_Y25_N8
\comm_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~6_combout\ = (\comm_inst|addr_comm\(3) & (!\comm_inst|Add0~5\)) # (!\comm_inst|addr_comm\(3) & ((\comm_inst|Add0~5\) # (GND)))
-- \comm_inst|Add0~7\ = CARRY((!\comm_inst|Add0~5\) # (!\comm_inst|addr_comm\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(3),
	datad => VCC,
	cin => \comm_inst|Add0~5\,
	combout => \comm_inst|Add0~6_combout\,
	cout => \comm_inst|Add0~7\);

-- Location: LCCOMB_X37_Y21_N24
\comm_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector36~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[3]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[3]~input_o\,
	datad => \comm_inst|addr_comm\(3),
	combout => \comm_inst|Selector36~0_combout\);

-- Location: LCCOMB_X37_Y21_N8
\comm_inst|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector36~1_combout\ = (\comm_inst|Selector36~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add0~6_combout\,
	datad => \comm_inst|Selector36~0_combout\,
	combout => \comm_inst|Selector36~1_combout\);

-- Location: FF_X37_Y21_N9
\comm_inst|addr_comm[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector36~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(3));

-- Location: LCCOMB_X38_Y25_N10
\comm_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~8_combout\ = (\comm_inst|addr_comm\(4) & (\comm_inst|Add0~7\ $ (GND))) # (!\comm_inst|addr_comm\(4) & (!\comm_inst|Add0~7\ & VCC))
-- \comm_inst|Add0~9\ = CARRY((\comm_inst|addr_comm\(4) & !\comm_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(4),
	datad => VCC,
	cin => \comm_inst|Add0~7\,
	combout => \comm_inst|Add0~8_combout\,
	cout => \comm_inst|Add0~9\);

-- Location: LCCOMB_X37_Y25_N2
\comm_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector35~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[4]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[4]~input_o\,
	datad => \comm_inst|addr_comm\(4),
	combout => \comm_inst|Selector35~0_combout\);

-- Location: LCCOMB_X37_Y25_N8
\comm_inst|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector35~1_combout\ = (\comm_inst|Selector35~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add0~8_combout\,
	datad => \comm_inst|Selector35~0_combout\,
	combout => \comm_inst|Selector35~1_combout\);

-- Location: FF_X37_Y25_N9
\comm_inst|addr_comm[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector35~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(4));

-- Location: LCCOMB_X38_Y25_N12
\comm_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~10_combout\ = (\comm_inst|addr_comm\(5) & (!\comm_inst|Add0~9\)) # (!\comm_inst|addr_comm\(5) & ((\comm_inst|Add0~9\) # (GND)))
-- \comm_inst|Add0~11\ = CARRY((!\comm_inst|Add0~9\) # (!\comm_inst|addr_comm\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(5),
	datad => VCC,
	cin => \comm_inst|Add0~9\,
	combout => \comm_inst|Add0~10_combout\,
	cout => \comm_inst|Add0~11\);

-- Location: LCCOMB_X38_Y23_N26
\comm_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector34~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & ((\ext_data[5]~input_o\))) # (!\comm_inst|command.SETADDR1~q\ & (\comm_inst|addr_comm\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \comm_inst|addr_comm\(5),
	datac => \ext_data[5]~input_o\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector34~0_combout\);

-- Location: LCCOMB_X38_Y23_N12
\comm_inst|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector34~1_combout\ = (\comm_inst|Selector34~0_combout\) # ((\comm_inst|Add0~10_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Add0~10_combout\,
	datac => \comm_inst|Selector34~0_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector34~1_combout\);

-- Location: FF_X38_Y23_N13
\comm_inst|addr_comm[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector34~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(5));

-- Location: LCCOMB_X38_Y25_N14
\comm_inst|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~12_combout\ = (\comm_inst|addr_comm\(6) & (\comm_inst|Add0~11\ $ (GND))) # (!\comm_inst|addr_comm\(6) & (!\comm_inst|Add0~11\ & VCC))
-- \comm_inst|Add0~13\ = CARRY((\comm_inst|addr_comm\(6) & !\comm_inst|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(6),
	datad => VCC,
	cin => \comm_inst|Add0~11\,
	combout => \comm_inst|Add0~12_combout\,
	cout => \comm_inst|Add0~13\);

-- Location: LCCOMB_X38_Y23_N4
\comm_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector33~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR1~q\ & (\ext_data[6]~input_o\)) # (!\comm_inst|command.SETADDR1~q\ & ((\comm_inst|addr_comm\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR1~q\,
	datab => \ext_data[6]~input_o\,
	datac => \comm_inst|addr_comm\(6),
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector33~0_combout\);

-- Location: LCCOMB_X38_Y23_N22
\comm_inst|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector33~1_combout\ = (\comm_inst|Selector33~0_combout\) # ((\comm_inst|Add0~12_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|Add0~12_combout\,
	datac => \comm_inst|Selector33~0_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector33~1_combout\);

-- Location: FF_X38_Y23_N23
\comm_inst|addr_comm[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector33~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(6));

-- Location: LCCOMB_X38_Y25_N16
\comm_inst|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~14_combout\ = (\comm_inst|addr_comm\(7) & (!\comm_inst|Add0~13\)) # (!\comm_inst|addr_comm\(7) & ((\comm_inst|Add0~13\) # (GND)))
-- \comm_inst|Add0~15\ = CARRY((!\comm_inst|Add0~13\) # (!\comm_inst|addr_comm\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(7),
	datad => VCC,
	cin => \comm_inst|Add0~13\,
	combout => \comm_inst|Add0~14_combout\,
	cout => \comm_inst|Add0~15\);

-- Location: LCCOMB_X38_Y23_N24
\comm_inst|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector32~1_combout\ = (\comm_inst|Selector32~0_combout\) # ((\comm_inst|Add0~14_combout\ & \comm_inst|comm_state.IDLE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector32~0_combout\,
	datac => \comm_inst|Add0~14_combout\,
	datad => \comm_inst|comm_state.IDLE~q\,
	combout => \comm_inst|Selector32~1_combout\);

-- Location: FF_X38_Y23_N25
\comm_inst|addr_comm[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector32~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(7));

-- Location: LCCOMB_X38_Y25_N18
\comm_inst|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~16_combout\ = (\comm_inst|addr_comm\(8) & (\comm_inst|Add0~15\ $ (GND))) # (!\comm_inst|addr_comm\(8) & (!\comm_inst|Add0~15\ & VCC))
-- \comm_inst|Add0~17\ = CARRY((\comm_inst|addr_comm\(8) & !\comm_inst|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(8),
	datad => VCC,
	cin => \comm_inst|Add0~15\,
	combout => \comm_inst|Add0~16_combout\,
	cout => \comm_inst|Add0~17\);

-- Location: LCCOMB_X37_Y21_N18
\comm_inst|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector31~1_combout\ = (\comm_inst|Selector31~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Selector31~0_combout\,
	datad => \comm_inst|Add0~16_combout\,
	combout => \comm_inst|Selector31~1_combout\);

-- Location: FF_X37_Y21_N19
\comm_inst|addr_comm[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector31~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(8));

-- Location: LCCOMB_X38_Y25_N20
\comm_inst|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~18_combout\ = (\comm_inst|addr_comm\(9) & (!\comm_inst|Add0~17\)) # (!\comm_inst|addr_comm\(9) & ((\comm_inst|Add0~17\) # (GND)))
-- \comm_inst|Add0~19\ = CARRY((!\comm_inst|Add0~17\) # (!\comm_inst|addr_comm\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(9),
	datad => VCC,
	cin => \comm_inst|Add0~17\,
	combout => \comm_inst|Add0~18_combout\,
	cout => \comm_inst|Add0~19\);

-- Location: LCCOMB_X37_Y25_N12
\comm_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector30~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[1]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|command.SETADDR2~q\,
	datab => \comm_inst|addr_comm\(9),
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \ext_data[1]~input_o\,
	combout => \comm_inst|Selector30~0_combout\);

-- Location: LCCOMB_X37_Y25_N18
\comm_inst|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector30~1_combout\ = (\comm_inst|Selector30~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datac => \comm_inst|Add0~18_combout\,
	datad => \comm_inst|Selector30~0_combout\,
	combout => \comm_inst|Selector30~1_combout\);

-- Location: FF_X37_Y25_N19
\comm_inst|addr_comm[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector30~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(9));

-- Location: LCCOMB_X38_Y25_N22
\comm_inst|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~20_combout\ = (\comm_inst|addr_comm\(10) & (\comm_inst|Add0~19\ $ (GND))) # (!\comm_inst|addr_comm\(10) & (!\comm_inst|Add0~19\ & VCC))
-- \comm_inst|Add0~21\ = CARRY((\comm_inst|addr_comm\(10) & !\comm_inst|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(10),
	datad => VCC,
	cin => \comm_inst|Add0~19\,
	combout => \comm_inst|Add0~20_combout\,
	cout => \comm_inst|Add0~21\);

-- Location: LCCOMB_X37_Y21_N28
\comm_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector29~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[2]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(10),
	datab => \comm_inst|command.SETADDR2~q\,
	datac => \comm_inst|comm_state.RECEIVE~q\,
	datad => \ext_data[2]~input_o\,
	combout => \comm_inst|Selector29~0_combout\);

-- Location: LCCOMB_X37_Y21_N4
\comm_inst|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector29~1_combout\ = (\comm_inst|Selector29~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Add0~20_combout\,
	datad => \comm_inst|Selector29~0_combout\,
	combout => \comm_inst|Selector29~1_combout\);

-- Location: FF_X37_Y21_N5
\comm_inst|addr_comm[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(10));

-- Location: LCCOMB_X38_Y25_N24
\comm_inst|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~22_combout\ = (\comm_inst|addr_comm\(11) & (!\comm_inst|Add0~21\)) # (!\comm_inst|addr_comm\(11) & ((\comm_inst|Add0~21\) # (GND)))
-- \comm_inst|Add0~23\ = CARRY((!\comm_inst|Add0~21\) # (!\comm_inst|addr_comm\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(11),
	datad => VCC,
	cin => \comm_inst|Add0~21\,
	combout => \comm_inst|Add0~22_combout\,
	cout => \comm_inst|Add0~23\);

-- Location: LCCOMB_X37_Y21_N14
\comm_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector28~0_combout\ = (\comm_inst|comm_state.RECEIVE~q\ & ((\comm_inst|command.SETADDR2~q\ & ((\ext_data[3]~input_o\))) # (!\comm_inst|command.SETADDR2~q\ & (\comm_inst|addr_comm\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(11),
	datab => \comm_inst|comm_state.RECEIVE~q\,
	datac => \ext_data[3]~input_o\,
	datad => \comm_inst|command.SETADDR2~q\,
	combout => \comm_inst|Selector28~0_combout\);

-- Location: LCCOMB_X37_Y21_N22
\comm_inst|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector28~1_combout\ = (\comm_inst|Selector28~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|comm_state.IDLE~q\,
	datab => \comm_inst|Add0~22_combout\,
	datac => \comm_inst|Selector28~0_combout\,
	combout => \comm_inst|Selector28~1_combout\);

-- Location: FF_X37_Y21_N23
\comm_inst|addr_comm[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(11));

-- Location: LCCOMB_X38_Y25_N26
\comm_inst|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~24_combout\ = (\comm_inst|addr_comm\(12) & (\comm_inst|Add0~23\ $ (GND))) # (!\comm_inst|addr_comm\(12) & (!\comm_inst|Add0~23\ & VCC))
-- \comm_inst|Add0~25\ = CARRY((\comm_inst|addr_comm\(12) & !\comm_inst|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|addr_comm\(12),
	datad => VCC,
	cin => \comm_inst|Add0~23\,
	combout => \comm_inst|Add0~24_combout\,
	cout => \comm_inst|Add0~25\);

-- Location: LCCOMB_X37_Y25_N4
\comm_inst|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector27~1_combout\ = (\comm_inst|Selector27~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector27~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Add0~24_combout\,
	combout => \comm_inst|Selector27~1_combout\);

-- Location: FF_X37_Y25_N5
\comm_inst|addr_comm[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(12));

-- Location: LCCOMB_X38_Y25_N28
\comm_inst|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Add0~26_combout\ = \comm_inst|Add0~25\ $ (\comm_inst|addr_comm\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \comm_inst|addr_comm\(13),
	cin => \comm_inst|Add0~25\,
	combout => \comm_inst|Add0~26_combout\);

-- Location: LCCOMB_X37_Y25_N20
\comm_inst|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector26~1_combout\ = (\comm_inst|Selector26~0_combout\) # ((\comm_inst|comm_state.IDLE~q\ & \comm_inst|Add0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|Selector26~0_combout\,
	datac => \comm_inst|comm_state.IDLE~q\,
	datad => \comm_inst|Add0~26_combout\,
	combout => \comm_inst|Selector26~1_combout\);

-- Location: FF_X37_Y25_N21
\comm_inst|addr_comm[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|addr_comm\(13));

-- Location: LCCOMB_X34_Y20_N26
\mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ = (\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & (!\comm_inst|channel\(0) & \comm_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(13),
	datab => \comm_inst|chanx_wren~q\,
	datac => \comm_inst|channel\(0),
	datad => \comm_inst|Equal0~1_combout\,
	combout => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\);

-- Location: LCCOMB_X38_Y23_N0
\comm_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector60~0_combout\ = (\comm_inst|command.WRITE1~q\ & \comm_inst|comm_state.RECEIVE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datad => \comm_inst|comm_state.RECEIVE~q\,
	combout => \comm_inst|Selector60~0_combout\);

-- Location: FF_X37_Y25_N29
\comm_inst|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[5]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(5));

-- Location: LCCOMB_X29_Y18_N0
\DAC0_inst|read_addr[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[0]~14_combout\ = \DAC0_inst|read_addr\(0) $ (VCC)
-- \DAC0_inst|read_addr[0]~15\ = CARRY(\DAC0_inst|read_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(0),
	datad => VCC,
	combout => \DAC0_inst|read_addr[0]~14_combout\,
	cout => \DAC0_inst|read_addr[0]~15\);

-- Location: FF_X37_Y21_N3
\comm_inst|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[0]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(0));

-- Location: LCCOMB_X29_Y18_N2
\DAC0_inst|read_addr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[1]~18_combout\ = (\DAC0_inst|read_addr\(1) & (!\DAC0_inst|read_addr[0]~15\)) # (!\DAC0_inst|read_addr\(1) & ((\DAC0_inst|read_addr[0]~15\) # (GND)))
-- \DAC0_inst|read_addr[1]~19\ = CARRY((!\DAC0_inst|read_addr[0]~15\) # (!\DAC0_inst|read_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(1),
	datad => VCC,
	cin => \DAC0_inst|read_addr[0]~15\,
	combout => \DAC0_inst|read_addr[1]~18_combout\,
	cout => \DAC0_inst|read_addr[1]~19\);

-- Location: FF_X29_Y18_N3
\DAC0_inst|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[1]~18_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(1));

-- Location: LCCOMB_X29_Y18_N4
\DAC0_inst|read_addr[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[2]~20_combout\ = (\DAC0_inst|read_addr\(2) & (\DAC0_inst|read_addr[1]~19\ $ (GND))) # (!\DAC0_inst|read_addr\(2) & (!\DAC0_inst|read_addr[1]~19\ & VCC))
-- \DAC0_inst|read_addr[2]~21\ = CARRY((\DAC0_inst|read_addr\(2) & !\DAC0_inst|read_addr[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(2),
	datad => VCC,
	cin => \DAC0_inst|read_addr[1]~19\,
	combout => \DAC0_inst|read_addr[2]~20_combout\,
	cout => \DAC0_inst|read_addr[2]~21\);

-- Location: FF_X29_Y18_N5
\DAC0_inst|read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[2]~20_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(2));

-- Location: LCCOMB_X29_Y18_N6
\DAC0_inst|read_addr[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[3]~22_combout\ = (\DAC0_inst|read_addr\(3) & (!\DAC0_inst|read_addr[2]~21\)) # (!\DAC0_inst|read_addr\(3) & ((\DAC0_inst|read_addr[2]~21\) # (GND)))
-- \DAC0_inst|read_addr[3]~23\ = CARRY((!\DAC0_inst|read_addr[2]~21\) # (!\DAC0_inst|read_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(3),
	datad => VCC,
	cin => \DAC0_inst|read_addr[2]~21\,
	combout => \DAC0_inst|read_addr[3]~22_combout\,
	cout => \DAC0_inst|read_addr[3]~23\);

-- Location: FF_X29_Y18_N7
\DAC0_inst|read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[3]~22_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(3));

-- Location: LCCOMB_X29_Y18_N8
\DAC0_inst|read_addr[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[4]~24_combout\ = (\DAC0_inst|read_addr\(4) & (\DAC0_inst|read_addr[3]~23\ $ (GND))) # (!\DAC0_inst|read_addr\(4) & (!\DAC0_inst|read_addr[3]~23\ & VCC))
-- \DAC0_inst|read_addr[4]~25\ = CARRY((\DAC0_inst|read_addr\(4) & !\DAC0_inst|read_addr[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(4),
	datad => VCC,
	cin => \DAC0_inst|read_addr[3]~23\,
	combout => \DAC0_inst|read_addr[4]~24_combout\,
	cout => \DAC0_inst|read_addr[4]~25\);

-- Location: FF_X29_Y18_N9
\DAC0_inst|read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[4]~24_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(4));

-- Location: LCCOMB_X29_Y18_N10
\DAC0_inst|read_addr[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[5]~26_combout\ = (\DAC0_inst|read_addr\(5) & (!\DAC0_inst|read_addr[4]~25\)) # (!\DAC0_inst|read_addr\(5) & ((\DAC0_inst|read_addr[4]~25\) # (GND)))
-- \DAC0_inst|read_addr[5]~27\ = CARRY((!\DAC0_inst|read_addr[4]~25\) # (!\DAC0_inst|read_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(5),
	datad => VCC,
	cin => \DAC0_inst|read_addr[4]~25\,
	combout => \DAC0_inst|read_addr[5]~26_combout\,
	cout => \DAC0_inst|read_addr[5]~27\);

-- Location: FF_X29_Y18_N11
\DAC0_inst|read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[5]~26_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(5));

-- Location: LCCOMB_X29_Y18_N12
\DAC0_inst|read_addr[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[6]~28_combout\ = (\DAC0_inst|read_addr\(6) & (\DAC0_inst|read_addr[5]~27\ $ (GND))) # (!\DAC0_inst|read_addr\(6) & (!\DAC0_inst|read_addr[5]~27\ & VCC))
-- \DAC0_inst|read_addr[6]~29\ = CARRY((\DAC0_inst|read_addr\(6) & !\DAC0_inst|read_addr[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(6),
	datad => VCC,
	cin => \DAC0_inst|read_addr[5]~27\,
	combout => \DAC0_inst|read_addr[6]~28_combout\,
	cout => \DAC0_inst|read_addr[6]~29\);

-- Location: FF_X29_Y18_N13
\DAC0_inst|read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[6]~28_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(6));

-- Location: LCCOMB_X29_Y18_N14
\DAC0_inst|read_addr[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[7]~30_combout\ = (\DAC0_inst|read_addr\(7) & (!\DAC0_inst|read_addr[6]~29\)) # (!\DAC0_inst|read_addr\(7) & ((\DAC0_inst|read_addr[6]~29\) # (GND)))
-- \DAC0_inst|read_addr[7]~31\ = CARRY((!\DAC0_inst|read_addr[6]~29\) # (!\DAC0_inst|read_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(7),
	datad => VCC,
	cin => \DAC0_inst|read_addr[6]~29\,
	combout => \DAC0_inst|read_addr[7]~30_combout\,
	cout => \DAC0_inst|read_addr[7]~31\);

-- Location: FF_X29_Y18_N15
\DAC0_inst|read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[7]~30_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(7));

-- Location: LCCOMB_X29_Y18_N16
\DAC0_inst|read_addr[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[8]~32_combout\ = (\DAC0_inst|read_addr\(8) & (\DAC0_inst|read_addr[7]~31\ $ (GND))) # (!\DAC0_inst|read_addr\(8) & (!\DAC0_inst|read_addr[7]~31\ & VCC))
-- \DAC0_inst|read_addr[8]~33\ = CARRY((\DAC0_inst|read_addr\(8) & !\DAC0_inst|read_addr[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(8),
	datad => VCC,
	cin => \DAC0_inst|read_addr[7]~31\,
	combout => \DAC0_inst|read_addr[8]~32_combout\,
	cout => \DAC0_inst|read_addr[8]~33\);

-- Location: FF_X29_Y18_N17
\DAC0_inst|read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[8]~32_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(8));

-- Location: LCCOMB_X29_Y18_N18
\DAC0_inst|read_addr[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[9]~34_combout\ = (\DAC0_inst|read_addr\(9) & (!\DAC0_inst|read_addr[8]~33\)) # (!\DAC0_inst|read_addr\(9) & ((\DAC0_inst|read_addr[8]~33\) # (GND)))
-- \DAC0_inst|read_addr[9]~35\ = CARRY((!\DAC0_inst|read_addr[8]~33\) # (!\DAC0_inst|read_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(9),
	datad => VCC,
	cin => \DAC0_inst|read_addr[8]~33\,
	combout => \DAC0_inst|read_addr[9]~34_combout\,
	cout => \DAC0_inst|read_addr[9]~35\);

-- Location: FF_X29_Y18_N19
\DAC0_inst|read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[9]~34_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(9));

-- Location: LCCOMB_X29_Y18_N20
\DAC0_inst|read_addr[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[10]~36_combout\ = (\DAC0_inst|read_addr\(10) & (\DAC0_inst|read_addr[9]~35\ $ (GND))) # (!\DAC0_inst|read_addr\(10) & (!\DAC0_inst|read_addr[9]~35\ & VCC))
-- \DAC0_inst|read_addr[10]~37\ = CARRY((\DAC0_inst|read_addr\(10) & !\DAC0_inst|read_addr[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(10),
	datad => VCC,
	cin => \DAC0_inst|read_addr[9]~35\,
	combout => \DAC0_inst|read_addr[10]~36_combout\,
	cout => \DAC0_inst|read_addr[10]~37\);

-- Location: FF_X29_Y18_N21
\DAC0_inst|read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[10]~36_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(10));

-- Location: LCCOMB_X29_Y18_N22
\DAC0_inst|read_addr[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[11]~38_combout\ = (\DAC0_inst|read_addr\(11) & (!\DAC0_inst|read_addr[10]~37\)) # (!\DAC0_inst|read_addr\(11) & ((\DAC0_inst|read_addr[10]~37\) # (GND)))
-- \DAC0_inst|read_addr[11]~39\ = CARRY((!\DAC0_inst|read_addr[10]~37\) # (!\DAC0_inst|read_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(11),
	datad => VCC,
	cin => \DAC0_inst|read_addr[10]~37\,
	combout => \DAC0_inst|read_addr[11]~38_combout\,
	cout => \DAC0_inst|read_addr[11]~39\);

-- Location: FF_X29_Y18_N23
\DAC0_inst|read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[11]~38_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(11));

-- Location: LCCOMB_X29_Y18_N24
\DAC0_inst|read_addr[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[12]~40_combout\ = (\DAC0_inst|read_addr\(12) & (\DAC0_inst|read_addr[11]~39\ $ (GND))) # (!\DAC0_inst|read_addr\(12) & (!\DAC0_inst|read_addr[11]~39\ & VCC))
-- \DAC0_inst|read_addr[12]~41\ = CARRY((\DAC0_inst|read_addr\(12) & !\DAC0_inst|read_addr[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|read_addr\(12),
	datad => VCC,
	cin => \DAC0_inst|read_addr[11]~39\,
	combout => \DAC0_inst|read_addr[12]~40_combout\,
	cout => \DAC0_inst|read_addr[12]~41\);

-- Location: FF_X29_Y18_N25
\DAC0_inst|read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[12]~40_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(12));

-- Location: M9K_X22_Y7_N0
\mem0|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y20_N4
\mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ = (!\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & (!\comm_inst|channel\(0) & \comm_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(13),
	datab => \comm_inst|chanx_wren~q\,
	datac => \comm_inst|channel\(0),
	datad => \comm_inst|Equal0~1_combout\,
	combout => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\);

-- Location: M9K_X22_Y3_N0
\mem0|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N26
\DAC0_inst|read_addr[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[13]~42_combout\ = \DAC0_inst|read_addr\(13) $ (\DAC0_inst|read_addr[12]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|read_addr\(13),
	cin => \DAC0_inst|read_addr[12]~41\,
	combout => \DAC0_inst|read_addr[13]~42_combout\);

-- Location: FF_X29_Y18_N27
\DAC0_inst|read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[13]~42_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(13));

-- Location: LCCOMB_X29_Y17_N16
\mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\ = \DAC0_inst|read_addr\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|read_addr\(13),
	combout => \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X29_Y17_N17
\mem0|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem0|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: FF_X30_Y17_N17
\mem0|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: LCCOMB_X29_Y19_N26
\mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\);

-- Location: LCCOMB_X31_Y18_N18
\DAC0_inst|dac_read_mode~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~20_combout\ = (\DAC0_inst|timing~q\ & (!\DAC0_inst|LessThan2~30_combout\)) # (!\DAC0_inst|timing~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (!\DAC0_inst|LessThan2~30_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & 
-- ((\DAC0_inst|dac_read_mode.NONE~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan2~30_combout\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.NONE~q\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_read_mode~20_combout\);

-- Location: FF_X31_Y18_N19
\DAC0_inst|dac_read_mode.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~20_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.NONE~q\);

-- Location: LCCOMB_X31_Y18_N26
\DAC0_inst|read_addr[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[1]~16_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\) # (\DAC0_inst|dac_read_mode.NONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_read_mode.NONE~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|read_addr[1]~16_combout\);

-- Location: LCCOMB_X29_Y18_N28
\DAC0_inst|read_addr[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|read_addr[1]~17_combout\ = (!\DAC0_inst|read_addr[1]~16_combout\ & ((\DAC0_inst|dac_state~q\) # ((\mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ & \DAC0_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|read_addr[1]~16_combout\,
	combout => \DAC0_inst|read_addr[1]~17_combout\);

-- Location: FF_X29_Y18_N1
\DAC0_inst|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|read_addr[0]~14_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	ena => \DAC0_inst|read_addr[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|read_addr\(0));

-- Location: M9K_X22_Y5_N0
\mem0|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y5_N0
\mem0|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N26
\mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\);

-- Location: FF_X37_Y25_N27
\comm_inst|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[6]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(6));

-- Location: M9K_X33_Y13_N0
\mem0|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\mem0|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N4
\mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\);

-- Location: LCCOMB_X37_Y25_N0
\comm_inst|data_out[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|data_out[7]~feeder_combout\ = \ext_data[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ext_data[7]~input_o\,
	combout => \comm_inst|data_out[7]~feeder_combout\);

-- Location: FF_X37_Y25_N1
\comm_inst|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|data_out[7]~feeder_combout\,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(7));

-- Location: M9K_X22_Y8_N0
\mem0|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y8_N0
\mem0|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N14
\mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\);

-- Location: LCCOMB_X38_Y23_N2
\comm_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector25~0_combout\ = (\comm_inst|data_out\(8) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(8),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector25~0_combout\);

-- Location: FF_X38_Y23_N3
\comm_inst|data_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector25~0_combout\,
	asdata => \ext_data[0]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(8));

-- Location: M9K_X22_Y18_N0
\mem0|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y17_N0
\mem0|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N0
\mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\);

-- Location: LCCOMB_X30_Y17_N10
\DAC0_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~1_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	combout => \DAC0_inst|Equal0~1_combout\);

-- Location: LCCOMB_X39_Y25_N16
\comm_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector21~0_combout\ = (!\comm_inst|command.WRITE1~q\ & \comm_inst|data_out\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|command.WRITE1~q\,
	datac => \comm_inst|data_out\(12),
	combout => \comm_inst|Selector21~0_combout\);

-- Location: FF_X39_Y25_N17
\comm_inst|data_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector21~0_combout\,
	asdata => \ext_data[4]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(12));

-- Location: M9K_X33_Y10_N0
\mem0|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\mem0|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y16_N8
\mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\);

-- Location: LCCOMB_X38_Y23_N8
\comm_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector24~0_combout\ = (\comm_inst|data_out\(9) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(9),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector24~0_combout\);

-- Location: FF_X38_Y23_N9
\comm_inst|data_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector24~0_combout\,
	asdata => \ext_data[1]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(9));

-- Location: M9K_X33_Y3_N0
\mem0|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y2_N0
\mem0|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N28
\mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\);

-- Location: LCCOMB_X38_Y23_N14
\comm_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector23~0_combout\ = (\comm_inst|data_out\(10) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(10),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector23~0_combout\);

-- Location: FF_X38_Y23_N15
\comm_inst|data_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector23~0_combout\,
	asdata => \ext_data[2]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(10));

-- Location: M9K_X22_Y10_N0
\mem0|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y9_N0
\mem0|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N22
\mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\);

-- Location: LCCOMB_X38_Y24_N8
\comm_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector22~0_combout\ = (\comm_inst|data_out\(11) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(11),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector22~0_combout\);

-- Location: FF_X38_Y24_N9
\comm_inst|data_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector22~0_combout\,
	asdata => \ext_data[3]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(11));

-- Location: M9K_X22_Y4_N0
\mem0|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y2_N0
\mem0|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N8
\mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\);

-- Location: LCCOMB_X30_Y17_N2
\DAC0_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~2_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	combout => \DAC0_inst|Equal0~2_combout\);

-- Location: LCCOMB_X38_Y23_N18
\comm_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector19~0_combout\ = (\comm_inst|data_out\(14) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(14),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector19~0_combout\);

-- Location: FF_X38_Y23_N19
\comm_inst|data_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector19~0_combout\,
	asdata => \ext_data[6]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(14));

-- Location: M9K_X33_Y7_N0
\mem0|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y4_N0
\mem0|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N20
\mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\);

-- Location: LCCOMB_X38_Y23_N28
\comm_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector20~0_combout\ = (\comm_inst|data_out\(13) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(13),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector20~0_combout\);

-- Location: FF_X38_Y23_N29
\comm_inst|data_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector20~0_combout\,
	asdata => \ext_data[5]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(13));

-- Location: M9K_X22_Y16_N0
\mem0|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y15_N0
\mem0|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N18
\mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\);

-- Location: LCCOMB_X38_Y23_N16
\comm_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|Selector18~0_combout\ = (\comm_inst|data_out\(15) & !\comm_inst|command.WRITE1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|data_out\(15),
	datad => \comm_inst|command.WRITE1~q\,
	combout => \comm_inst|Selector18~0_combout\);

-- Location: FF_X38_Y23_N17
\comm_inst|data_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|Selector18~0_combout\,
	asdata => \ext_data[7]~input_o\,
	sload => \comm_inst|command.WRITE2~q\,
	ena => \comm_inst|comm_state.RECEIVE~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(15));

-- Location: M9K_X22_Y6_N0
\mem0|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y6_N0
\mem0|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N16
\mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem0|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\);

-- Location: LCCOMB_X29_Y19_N6
\DAC0_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~3_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ & 
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	combout => \DAC0_inst|Equal0~3_combout\);

-- Location: FF_X37_Y25_N11
\comm_inst|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[1]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(1));

-- Location: M9K_X22_Y9_N0
\mem0|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y11_N0
\mem0|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N12
\mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: FF_X37_Y21_N1
\comm_inst|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[2]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(2));

-- Location: M9K_X22_Y14_N0
\mem0|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y15_N0
\mem0|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N18
\mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\)) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: FF_X37_Y25_N15
\comm_inst|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[4]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(4));

-- Location: M9K_X22_Y13_N0
\mem0|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y12_N0
\mem0|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y17_N30
\mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datab => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\);

-- Location: FF_X37_Y25_N17
\comm_inst|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \ext_data[3]~input_o\,
	sload => VCC,
	ena => \comm_inst|Selector60~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|data_out\(3));

-- Location: M9K_X33_Y11_N0
\mem0|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y12_N0
\mem0|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem0|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem0|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y12_N0
\mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\ = (\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # 
-- (!\mem0|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \mem0|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \mem0|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	combout => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\);

-- Location: LCCOMB_X30_Y17_N24
\DAC0_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~0_combout\ = (\mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ & (\mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ & 
-- (\mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\ & \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	datab => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	datac => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	combout => \DAC0_inst|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y17_N20
\DAC0_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Equal0~4_combout\ = (\DAC0_inst|Equal0~1_combout\ & (\DAC0_inst|Equal0~2_combout\ & (\DAC0_inst|Equal0~3_combout\ & \DAC0_inst|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~1_combout\,
	datab => \DAC0_inst|Equal0~2_combout\,
	datac => \DAC0_inst|Equal0~3_combout\,
	datad => \DAC0_inst|Equal0~0_combout\,
	combout => \DAC0_inst|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y18_N10
\DAC0_inst|dac_read_mode~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~17_combout\ = (!\DAC0_inst|Equal0~4_combout\ & (!\DAC0_inst|timing~q\ & (!\DAC0_inst|dac_read_mode.READ_T~q\ & \DAC0_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~4_combout\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.READ_T~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_read_mode~17_combout\);

-- Location: FF_X31_Y18_N11
\DAC0_inst|dac_read_mode.READ_V\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_V~q\);

-- Location: LCCOMB_X31_Y18_N4
\DAC0_inst|dac_read_mode~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~19_combout\ = (\DAC0_inst|dac_read_mode.READ_V~q\ & (!\DAC0_inst|timing~q\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.READ_V~q\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_read_mode~19_combout\);

-- Location: FF_X31_Y18_N5
\DAC0_inst|dac_read_mode.READ_dV_float\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_dV_float~q\);

-- Location: LCCOMB_X31_Y18_N12
\DAC0_inst|dac_read_mode~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~18_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & (!\DAC0_inst|timing~q\ & (\DAC0_inst|dac_read_mode.READ_dV_float~q\ & \DAC0_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_read_mode~18_combout\);

-- Location: FF_X31_Y18_N13
\DAC0_inst|dac_read_mode.READ_dV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_dV~q\);

-- Location: LCCOMB_X31_Y18_N6
\DAC0_inst|dac_read_mode~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~16_combout\ = (\DAC0_inst|dac_read_mode.READ_dV~q\ & (!\DAC0_inst|timing~q\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.READ_dV~q\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_read_mode~16_combout\);

-- Location: FF_X31_Y18_N7
\DAC0_inst|dac_read_mode.DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.DONE~q\);

-- Location: LCCOMB_X27_Y19_N0
\DAC0_inst|count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[0]~32_combout\ = (\DAC0_inst|timing~0_combout\ & (\DAC0_inst|count~31_combout\ $ (VCC))) # (!\DAC0_inst|timing~0_combout\ & (\DAC0_inst|count~31_combout\ & VCC))
-- \DAC0_inst|count[0]~33\ = CARRY((\DAC0_inst|timing~0_combout\ & \DAC0_inst|count~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|timing~0_combout\,
	datab => \DAC0_inst|count~31_combout\,
	datad => VCC,
	combout => \DAC0_inst|count[0]~32_combout\,
	cout => \DAC0_inst|count[0]~33\);

-- Location: FF_X27_Y19_N1
\DAC0_inst|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[0]~32_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(0));

-- Location: LCCOMB_X28_Y19_N30
\DAC0_inst|count~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~31_combout\ = (\DAC0_inst|count\(0) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(0),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~31_combout\);

-- Location: LCCOMB_X27_Y19_N2
\DAC0_inst|count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[1]~34_combout\ = (\DAC0_inst|count[0]~33\ & ((\DAC0_inst|dac_read_mode.DONE~q\) # ((!\DAC0_inst|count\(1))))) # (!\DAC0_inst|count[0]~33\ & (((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(1))) # (GND)))
-- \DAC0_inst|count[1]~35\ = CARRY((\DAC0_inst|dac_read_mode.DONE~q\) # ((!\DAC0_inst|count[0]~33\) # (!\DAC0_inst|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(1),
	datad => VCC,
	cin => \DAC0_inst|count[0]~33\,
	combout => \DAC0_inst|count[1]~34_combout\,
	cout => \DAC0_inst|count[1]~35\);

-- Location: FF_X27_Y19_N3
\DAC0_inst|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[1]~34_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(1));

-- Location: LCCOMB_X27_Y19_N4
\DAC0_inst|count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[2]~36_combout\ = (\DAC0_inst|count[1]~35\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(2) & VCC))) # (!\DAC0_inst|count[1]~35\ & ((((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(2))))))
-- \DAC0_inst|count[2]~37\ = CARRY((!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(2) & !\DAC0_inst|count[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(2),
	datad => VCC,
	cin => \DAC0_inst|count[1]~35\,
	combout => \DAC0_inst|count[2]~36_combout\,
	cout => \DAC0_inst|count[2]~37\);

-- Location: FF_X27_Y19_N5
\DAC0_inst|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[2]~36_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(2));

-- Location: LCCOMB_X27_Y19_N6
\DAC0_inst|count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[3]~38_combout\ = (\DAC0_inst|count[2]~37\ & (((\DAC0_inst|dac_read_mode.DONE~q\)) # (!\DAC0_inst|count\(3)))) # (!\DAC0_inst|count[2]~37\ & (((\DAC0_inst|count\(3) & !\DAC0_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC0_inst|count[3]~39\ = CARRY(((\DAC0_inst|dac_read_mode.DONE~q\) # (!\DAC0_inst|count[2]~37\)) # (!\DAC0_inst|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(3),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[2]~37\,
	combout => \DAC0_inst|count[3]~38_combout\,
	cout => \DAC0_inst|count[3]~39\);

-- Location: FF_X27_Y19_N7
\DAC0_inst|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[3]~38_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(3));

-- Location: LCCOMB_X27_Y19_N8
\DAC0_inst|count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[4]~40_combout\ = (\DAC0_inst|count[3]~39\ & (\DAC0_inst|count\(4) & (!\DAC0_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC0_inst|count[3]~39\ & ((((\DAC0_inst|count\(4) & !\DAC0_inst|dac_read_mode.DONE~q\)))))
-- \DAC0_inst|count[4]~41\ = CARRY((\DAC0_inst|count\(4) & (!\DAC0_inst|dac_read_mode.DONE~q\ & !\DAC0_inst|count[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(4),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[3]~39\,
	combout => \DAC0_inst|count[4]~40_combout\,
	cout => \DAC0_inst|count[4]~41\);

-- Location: FF_X27_Y19_N9
\DAC0_inst|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[4]~40_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(4));

-- Location: LCCOMB_X27_Y19_N10
\DAC0_inst|count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[5]~42_combout\ = (\DAC0_inst|count[4]~41\ & (((\DAC0_inst|dac_read_mode.DONE~q\)) # (!\DAC0_inst|count\(5)))) # (!\DAC0_inst|count[4]~41\ & (((\DAC0_inst|count\(5) & !\DAC0_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC0_inst|count[5]~43\ = CARRY(((\DAC0_inst|dac_read_mode.DONE~q\) # (!\DAC0_inst|count[4]~41\)) # (!\DAC0_inst|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(5),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[4]~41\,
	combout => \DAC0_inst|count[5]~42_combout\,
	cout => \DAC0_inst|count[5]~43\);

-- Location: FF_X27_Y19_N11
\DAC0_inst|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[5]~42_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(5));

-- Location: LCCOMB_X27_Y19_N12
\DAC0_inst|count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[6]~44_combout\ = (\DAC0_inst|count[5]~43\ & (\DAC0_inst|count\(6) & (!\DAC0_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC0_inst|count[5]~43\ & ((((\DAC0_inst|count\(6) & !\DAC0_inst|dac_read_mode.DONE~q\)))))
-- \DAC0_inst|count[6]~45\ = CARRY((\DAC0_inst|count\(6) & (!\DAC0_inst|dac_read_mode.DONE~q\ & !\DAC0_inst|count[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(6),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[5]~43\,
	combout => \DAC0_inst|count[6]~44_combout\,
	cout => \DAC0_inst|count[6]~45\);

-- Location: FF_X27_Y19_N13
\DAC0_inst|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[6]~44_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(6));

-- Location: LCCOMB_X27_Y19_N14
\DAC0_inst|count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[7]~46_combout\ = (\DAC0_inst|count[6]~45\ & (((\DAC0_inst|dac_read_mode.DONE~q\)) # (!\DAC0_inst|count\(7)))) # (!\DAC0_inst|count[6]~45\ & (((\DAC0_inst|count\(7) & !\DAC0_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC0_inst|count[7]~47\ = CARRY(((\DAC0_inst|dac_read_mode.DONE~q\) # (!\DAC0_inst|count[6]~45\)) # (!\DAC0_inst|count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(7),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[6]~45\,
	combout => \DAC0_inst|count[7]~46_combout\,
	cout => \DAC0_inst|count[7]~47\);

-- Location: FF_X27_Y19_N15
\DAC0_inst|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[7]~46_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(7));

-- Location: LCCOMB_X27_Y19_N16
\DAC0_inst|count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[8]~48_combout\ = (\DAC0_inst|count[7]~47\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(8) & VCC))) # (!\DAC0_inst|count[7]~47\ & ((((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(8))))))
-- \DAC0_inst|count[8]~49\ = CARRY((!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(8) & !\DAC0_inst|count[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(8),
	datad => VCC,
	cin => \DAC0_inst|count[7]~47\,
	combout => \DAC0_inst|count[8]~48_combout\,
	cout => \DAC0_inst|count[8]~49\);

-- Location: FF_X27_Y19_N17
\DAC0_inst|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[8]~48_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(8));

-- Location: LCCOMB_X27_Y19_N18
\DAC0_inst|count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[9]~50_combout\ = (\DAC0_inst|count[8]~49\ & ((\DAC0_inst|dac_read_mode.DONE~q\) # ((!\DAC0_inst|count\(9))))) # (!\DAC0_inst|count[8]~49\ & (((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(9))) # (GND)))
-- \DAC0_inst|count[9]~51\ = CARRY((\DAC0_inst|dac_read_mode.DONE~q\) # ((!\DAC0_inst|count[8]~49\) # (!\DAC0_inst|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(9),
	datad => VCC,
	cin => \DAC0_inst|count[8]~49\,
	combout => \DAC0_inst|count[9]~50_combout\,
	cout => \DAC0_inst|count[9]~51\);

-- Location: FF_X27_Y19_N19
\DAC0_inst|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[9]~50_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(9));

-- Location: LCCOMB_X27_Y19_N20
\DAC0_inst|count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[10]~52_combout\ = (\DAC0_inst|count[9]~51\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(10) & VCC))) # (!\DAC0_inst|count[9]~51\ & ((((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(10))))))
-- \DAC0_inst|count[10]~53\ = CARRY((!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(10) & !\DAC0_inst|count[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(10),
	datad => VCC,
	cin => \DAC0_inst|count[9]~51\,
	combout => \DAC0_inst|count[10]~52_combout\,
	cout => \DAC0_inst|count[10]~53\);

-- Location: FF_X27_Y19_N21
\DAC0_inst|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[10]~52_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(10));

-- Location: LCCOMB_X27_Y19_N22
\DAC0_inst|count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[11]~54_combout\ = (\DAC0_inst|count[10]~53\ & (((\DAC0_inst|dac_read_mode.DONE~q\)) # (!\DAC0_inst|count\(11)))) # (!\DAC0_inst|count[10]~53\ & (((\DAC0_inst|count\(11) & !\DAC0_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC0_inst|count[11]~55\ = CARRY(((\DAC0_inst|dac_read_mode.DONE~q\) # (!\DAC0_inst|count[10]~53\)) # (!\DAC0_inst|count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(11),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[10]~53\,
	combout => \DAC0_inst|count[11]~54_combout\,
	cout => \DAC0_inst|count[11]~55\);

-- Location: FF_X27_Y19_N23
\DAC0_inst|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[11]~54_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(11));

-- Location: LCCOMB_X27_Y19_N24
\DAC0_inst|count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[12]~56_combout\ = (\DAC0_inst|count[11]~55\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(12) & VCC))) # (!\DAC0_inst|count[11]~55\ & ((((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(12))))))
-- \DAC0_inst|count[12]~57\ = CARRY((!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(12) & !\DAC0_inst|count[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(12),
	datad => VCC,
	cin => \DAC0_inst|count[11]~55\,
	combout => \DAC0_inst|count[12]~56_combout\,
	cout => \DAC0_inst|count[12]~57\);

-- Location: FF_X27_Y19_N25
\DAC0_inst|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[12]~56_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(12));

-- Location: LCCOMB_X27_Y19_N26
\DAC0_inst|count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[13]~58_combout\ = (\DAC0_inst|count[12]~57\ & (((\DAC0_inst|dac_read_mode.DONE~q\)) # (!\DAC0_inst|count\(13)))) # (!\DAC0_inst|count[12]~57\ & (((\DAC0_inst|count\(13) & !\DAC0_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC0_inst|count[13]~59\ = CARRY(((\DAC0_inst|dac_read_mode.DONE~q\) # (!\DAC0_inst|count[12]~57\)) # (!\DAC0_inst|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(13),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC0_inst|count[12]~57\,
	combout => \DAC0_inst|count[13]~58_combout\,
	cout => \DAC0_inst|count[13]~59\);

-- Location: FF_X27_Y19_N27
\DAC0_inst|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[13]~58_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(13));

-- Location: LCCOMB_X27_Y19_N28
\DAC0_inst|count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[14]~60_combout\ = (\DAC0_inst|count[13]~59\ & (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(14) & VCC))) # (!\DAC0_inst|count[13]~59\ & ((((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(14))))))
-- \DAC0_inst|count[14]~61\ = CARRY((!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|count\(14) & !\DAC0_inst|count[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|count\(14),
	datad => VCC,
	cin => \DAC0_inst|count[13]~59\,
	combout => \DAC0_inst|count[14]~60_combout\,
	cout => \DAC0_inst|count[14]~61\);

-- Location: FF_X27_Y19_N29
\DAC0_inst|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[14]~60_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(14));

-- Location: LCCOMB_X27_Y19_N30
\DAC0_inst|count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count[15]~62_combout\ = \DAC0_inst|count[14]~61\ $ (((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|count\(15),
	cin => \DAC0_inst|count[14]~61\,
	combout => \DAC0_inst|count[15]~62_combout\);

-- Location: FF_X27_Y19_N31
\DAC0_inst|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|count[15]~62_combout\,
	sclr => \DAC0_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|count\(15));

-- Location: LCCOMB_X26_Y19_N0
\DAC0_inst|count~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~16_combout\ = (\DAC0_inst|count\(15) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(15),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~16_combout\);

-- Location: LCCOMB_X31_Y18_N24
\DAC0_inst|time_dac_read[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[0]~0_combout\ = (!\DAC0_inst|dac_read_mode.READ_T~q\ & \DAC0_inst|dac_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.READ_T~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|time_dac_read[0]~0_combout\);

-- Location: FF_X29_Y19_N15
\DAC0_inst|time_dac_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(15));

-- Location: FF_X29_Y19_N21
\DAC0_inst|time_dac_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(14));

-- Location: FF_X29_Y19_N19
\DAC0_inst|time_dac_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(13));

-- Location: LCCOMB_X29_Y19_N24
\DAC0_inst|time_dac_read[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[12]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	combout => \DAC0_inst|time_dac_read[12]~feeder_combout\);

-- Location: FF_X29_Y19_N25
\DAC0_inst|time_dac_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read[12]~feeder_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(12));

-- Location: FF_X30_Y17_N9
\DAC0_inst|time_dac_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(11));

-- Location: FF_X30_Y17_N23
\DAC0_inst|time_dac_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(10));

-- Location: FF_X30_Y17_N29
\DAC0_inst|time_dac_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(9));

-- Location: FF_X30_Y17_N1
\DAC0_inst|time_dac_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(8));

-- Location: FF_X32_Y16_N1
\DAC0_inst|time_dac_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(7));

-- Location: FF_X31_Y16_N23
\DAC0_inst|time_dac_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(6));

-- Location: FF_X31_Y16_N5
\DAC0_inst|time_dac_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(5));

-- Location: FF_X30_Y17_N31
\DAC0_inst|time_dac_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(4));

-- Location: FF_X31_Y16_N7
\DAC0_inst|time_dac_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(3));

-- Location: LCCOMB_X31_Y17_N8
\DAC0_inst|time_dac_read[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[2]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	combout => \DAC0_inst|time_dac_read[2]~feeder_combout\);

-- Location: FF_X31_Y17_N9
\DAC0_inst|time_dac_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read[2]~feeder_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(2));

-- Location: FF_X31_Y16_N25
\DAC0_inst|time_dac_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(1));

-- Location: LCCOMB_X31_Y16_N2
\DAC0_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~0_combout\ = \DAC0_inst|time_dac_read\(1) $ (VCC)
-- \DAC0_inst|Add1~1\ = CARRY(\DAC0_inst|time_dac_read\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(1),
	datad => VCC,
	combout => \DAC0_inst|Add1~0_combout\,
	cout => \DAC0_inst|Add1~1\);

-- Location: LCCOMB_X31_Y16_N4
\DAC0_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~2_combout\ = (\DAC0_inst|time_dac_read\(2) & (!\DAC0_inst|Add1~1\)) # (!\DAC0_inst|time_dac_read\(2) & ((\DAC0_inst|Add1~1\) # (GND)))
-- \DAC0_inst|Add1~3\ = CARRY((!\DAC0_inst|Add1~1\) # (!\DAC0_inst|time_dac_read\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(2),
	datad => VCC,
	cin => \DAC0_inst|Add1~1\,
	combout => \DAC0_inst|Add1~2_combout\,
	cout => \DAC0_inst|Add1~3\);

-- Location: LCCOMB_X31_Y16_N6
\DAC0_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~4_combout\ = (\DAC0_inst|time_dac_read\(3) & (\DAC0_inst|Add1~3\ $ (GND))) # (!\DAC0_inst|time_dac_read\(3) & (!\DAC0_inst|Add1~3\ & VCC))
-- \DAC0_inst|Add1~5\ = CARRY((\DAC0_inst|time_dac_read\(3) & !\DAC0_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(3),
	datad => VCC,
	cin => \DAC0_inst|Add1~3\,
	combout => \DAC0_inst|Add1~4_combout\,
	cout => \DAC0_inst|Add1~5\);

-- Location: LCCOMB_X31_Y16_N8
\DAC0_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~6_combout\ = (\DAC0_inst|time_dac_read\(4) & (!\DAC0_inst|Add1~5\)) # (!\DAC0_inst|time_dac_read\(4) & ((\DAC0_inst|Add1~5\) # (GND)))
-- \DAC0_inst|Add1~7\ = CARRY((!\DAC0_inst|Add1~5\) # (!\DAC0_inst|time_dac_read\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(4),
	datad => VCC,
	cin => \DAC0_inst|Add1~5\,
	combout => \DAC0_inst|Add1~6_combout\,
	cout => \DAC0_inst|Add1~7\);

-- Location: LCCOMB_X31_Y16_N10
\DAC0_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~8_combout\ = (\DAC0_inst|time_dac_read\(5) & (\DAC0_inst|Add1~7\ $ (GND))) # (!\DAC0_inst|time_dac_read\(5) & (!\DAC0_inst|Add1~7\ & VCC))
-- \DAC0_inst|Add1~9\ = CARRY((\DAC0_inst|time_dac_read\(5) & !\DAC0_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(5),
	datad => VCC,
	cin => \DAC0_inst|Add1~7\,
	combout => \DAC0_inst|Add1~8_combout\,
	cout => \DAC0_inst|Add1~9\);

-- Location: LCCOMB_X31_Y16_N12
\DAC0_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~10_combout\ = (\DAC0_inst|time_dac_read\(6) & (!\DAC0_inst|Add1~9\)) # (!\DAC0_inst|time_dac_read\(6) & ((\DAC0_inst|Add1~9\) # (GND)))
-- \DAC0_inst|Add1~11\ = CARRY((!\DAC0_inst|Add1~9\) # (!\DAC0_inst|time_dac_read\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(6),
	datad => VCC,
	cin => \DAC0_inst|Add1~9\,
	combout => \DAC0_inst|Add1~10_combout\,
	cout => \DAC0_inst|Add1~11\);

-- Location: LCCOMB_X31_Y16_N14
\DAC0_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~12_combout\ = (\DAC0_inst|time_dac_read\(7) & (\DAC0_inst|Add1~11\ $ (GND))) # (!\DAC0_inst|time_dac_read\(7) & (!\DAC0_inst|Add1~11\ & VCC))
-- \DAC0_inst|Add1~13\ = CARRY((\DAC0_inst|time_dac_read\(7) & !\DAC0_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(7),
	datad => VCC,
	cin => \DAC0_inst|Add1~11\,
	combout => \DAC0_inst|Add1~12_combout\,
	cout => \DAC0_inst|Add1~13\);

-- Location: LCCOMB_X31_Y16_N16
\DAC0_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~14_combout\ = (\DAC0_inst|time_dac_read\(8) & (!\DAC0_inst|Add1~13\)) # (!\DAC0_inst|time_dac_read\(8) & ((\DAC0_inst|Add1~13\) # (GND)))
-- \DAC0_inst|Add1~15\ = CARRY((!\DAC0_inst|Add1~13\) # (!\DAC0_inst|time_dac_read\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(8),
	datad => VCC,
	cin => \DAC0_inst|Add1~13\,
	combout => \DAC0_inst|Add1~14_combout\,
	cout => \DAC0_inst|Add1~15\);

-- Location: LCCOMB_X31_Y16_N18
\DAC0_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~16_combout\ = (\DAC0_inst|time_dac_read\(9) & (\DAC0_inst|Add1~15\ $ (GND))) # (!\DAC0_inst|time_dac_read\(9) & (!\DAC0_inst|Add1~15\ & VCC))
-- \DAC0_inst|Add1~17\ = CARRY((\DAC0_inst|time_dac_read\(9) & !\DAC0_inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(9),
	datad => VCC,
	cin => \DAC0_inst|Add1~15\,
	combout => \DAC0_inst|Add1~16_combout\,
	cout => \DAC0_inst|Add1~17\);

-- Location: LCCOMB_X31_Y16_N20
\DAC0_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~18_combout\ = (\DAC0_inst|time_dac_read\(10) & (!\DAC0_inst|Add1~17\)) # (!\DAC0_inst|time_dac_read\(10) & ((\DAC0_inst|Add1~17\) # (GND)))
-- \DAC0_inst|Add1~19\ = CARRY((!\DAC0_inst|Add1~17\) # (!\DAC0_inst|time_dac_read\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(10),
	datad => VCC,
	cin => \DAC0_inst|Add1~17\,
	combout => \DAC0_inst|Add1~18_combout\,
	cout => \DAC0_inst|Add1~19\);

-- Location: LCCOMB_X31_Y16_N22
\DAC0_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~20_combout\ = (\DAC0_inst|time_dac_read\(11) & (\DAC0_inst|Add1~19\ $ (GND))) # (!\DAC0_inst|time_dac_read\(11) & (!\DAC0_inst|Add1~19\ & VCC))
-- \DAC0_inst|Add1~21\ = CARRY((\DAC0_inst|time_dac_read\(11) & !\DAC0_inst|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(11),
	datad => VCC,
	cin => \DAC0_inst|Add1~19\,
	combout => \DAC0_inst|Add1~20_combout\,
	cout => \DAC0_inst|Add1~21\);

-- Location: LCCOMB_X31_Y16_N24
\DAC0_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~22_combout\ = (\DAC0_inst|time_dac_read\(12) & (!\DAC0_inst|Add1~21\)) # (!\DAC0_inst|time_dac_read\(12) & ((\DAC0_inst|Add1~21\) # (GND)))
-- \DAC0_inst|Add1~23\ = CARRY((!\DAC0_inst|Add1~21\) # (!\DAC0_inst|time_dac_read\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(12),
	datad => VCC,
	cin => \DAC0_inst|Add1~21\,
	combout => \DAC0_inst|Add1~22_combout\,
	cout => \DAC0_inst|Add1~23\);

-- Location: LCCOMB_X31_Y16_N26
\DAC0_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~24_combout\ = (\DAC0_inst|time_dac_read\(13) & (\DAC0_inst|Add1~23\ $ (GND))) # (!\DAC0_inst|time_dac_read\(13) & (!\DAC0_inst|Add1~23\ & VCC))
-- \DAC0_inst|Add1~25\ = CARRY((\DAC0_inst|time_dac_read\(13) & !\DAC0_inst|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_read\(13),
	datad => VCC,
	cin => \DAC0_inst|Add1~23\,
	combout => \DAC0_inst|Add1~24_combout\,
	cout => \DAC0_inst|Add1~25\);

-- Location: LCCOMB_X31_Y16_N28
\DAC0_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~26_combout\ = (\DAC0_inst|time_dac_read\(14) & (!\DAC0_inst|Add1~25\)) # (!\DAC0_inst|time_dac_read\(14) & ((\DAC0_inst|Add1~25\) # (GND)))
-- \DAC0_inst|Add1~27\ = CARRY((!\DAC0_inst|Add1~25\) # (!\DAC0_inst|time_dac_read\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(14),
	datad => VCC,
	cin => \DAC0_inst|Add1~25\,
	combout => \DAC0_inst|Add1~26_combout\,
	cout => \DAC0_inst|Add1~27\);

-- Location: LCCOMB_X31_Y16_N30
\DAC0_inst|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~28_combout\ = \DAC0_inst|Add1~27\ $ (!\DAC0_inst|time_dac_read\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|time_dac_read\(15),
	cin => \DAC0_inst|Add1~27\,
	combout => \DAC0_inst|Add1~28_combout\);

-- Location: LCCOMB_X31_Y18_N30
\DAC0_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~30_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~28_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~28_combout\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_read\(15),
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~30_combout\);

-- Location: FF_X31_Y18_N17
\DAC0_inst|time_dac_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~31_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(15));

-- Location: LCCOMB_X31_Y18_N16
\DAC0_inst|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~31_combout\ = (\DAC0_inst|Add1~30_combout\) # ((\DAC0_inst|time_dac_i\(15) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~30_combout\,
	datac => \DAC0_inst|time_dac_i\(15),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~31_combout\);

-- Location: LCCOMB_X30_Y16_N24
\DAC0_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~32_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~26_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(14),
	datab => \DAC0_inst|Add1~26_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~32_combout\);

-- Location: FF_X30_Y16_N19
\DAC0_inst|time_dac_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~33_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(14));

-- Location: LCCOMB_X30_Y16_N18
\DAC0_inst|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~33_combout\ = (\DAC0_inst|Add1~32_combout\) # ((\DAC0_inst|time_dac_i\(14) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~32_combout\,
	datac => \DAC0_inst|time_dac_i\(14),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~33_combout\);

-- Location: LCCOMB_X30_Y16_N12
\DAC0_inst|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~34_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~24_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~24_combout\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|time_dac_read\(13),
	combout => \DAC0_inst|Add1~34_combout\);

-- Location: FF_X30_Y16_N23
\DAC0_inst|time_dac_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~35_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(13));

-- Location: LCCOMB_X30_Y16_N22
\DAC0_inst|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~35_combout\ = (\DAC0_inst|Add1~34_combout\) # ((\DAC0_inst|time_dac_i\(13) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~34_combout\,
	datac => \DAC0_inst|time_dac_i\(13),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~35_combout\);

-- Location: LCCOMB_X30_Y16_N16
\DAC0_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~36_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~22_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(12),
	datab => \DAC0_inst|Add1~22_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~36_combout\);

-- Location: FF_X30_Y16_N27
\DAC0_inst|time_dac_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~37_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(12));

-- Location: LCCOMB_X30_Y16_N26
\DAC0_inst|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~37_combout\ = (\DAC0_inst|Add1~36_combout\) # ((\DAC0_inst|time_dac_i\(12) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~36_combout\,
	datac => \DAC0_inst|time_dac_i\(12),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~37_combout\);

-- Location: LCCOMB_X30_Y16_N20
\DAC0_inst|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~38_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~20_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(11),
	datab => \DAC0_inst|Add1~20_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~38_combout\);

-- Location: FF_X30_Y16_N15
\DAC0_inst|time_dac_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~39_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(11));

-- Location: LCCOMB_X30_Y16_N14
\DAC0_inst|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~39_combout\ = (\DAC0_inst|Add1~38_combout\) # ((\DAC0_inst|time_dac_i\(11) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~38_combout\,
	datac => \DAC0_inst|time_dac_i\(11),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~39_combout\);

-- Location: LCCOMB_X30_Y16_N8
\DAC0_inst|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~40_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~18_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~18_combout\,
	datab => \DAC0_inst|time_dac_read\(10),
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~40_combout\);

-- Location: FF_X30_Y16_N11
\DAC0_inst|time_dac_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~41_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(10));

-- Location: LCCOMB_X30_Y16_N10
\DAC0_inst|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~41_combout\ = (\DAC0_inst|Add1~40_combout\) # ((\DAC0_inst|time_dac_i\(10) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~40_combout\,
	datac => \DAC0_inst|time_dac_i\(10),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~41_combout\);

-- Location: LCCOMB_X30_Y16_N4
\DAC0_inst|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~42_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~16_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(9),
	datab => \DAC0_inst|Add1~16_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~42_combout\);

-- Location: FF_X30_Y16_N7
\DAC0_inst|time_dac_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~43_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(9));

-- Location: LCCOMB_X30_Y16_N6
\DAC0_inst|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~43_combout\ = (\DAC0_inst|Add1~42_combout\) # ((\DAC0_inst|time_dac_i\(9) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~42_combout\,
	datac => \DAC0_inst|time_dac_i\(9),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~43_combout\);

-- Location: LCCOMB_X30_Y16_N0
\DAC0_inst|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~44_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~14_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(8),
	datab => \DAC0_inst|Add1~14_combout\,
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~44_combout\);

-- Location: FF_X30_Y16_N3
\DAC0_inst|time_dac_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~45_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(8));

-- Location: LCCOMB_X30_Y16_N2
\DAC0_inst|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~45_combout\ = (\DAC0_inst|Add1~44_combout\) # ((\DAC0_inst|time_dac_i\(8) & !\DAC0_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~44_combout\,
	datac => \DAC0_inst|time_dac_i\(8),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~45_combout\);

-- Location: FF_X32_Y16_N29
\DAC0_inst|time_dac_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~47_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(7));

-- Location: LCCOMB_X32_Y16_N10
\DAC0_inst|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~46_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~12_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~12_combout\,
	datab => \DAC0_inst|time_dac_read\(7),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~46_combout\);

-- Location: LCCOMB_X32_Y16_N28
\DAC0_inst|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~47_combout\ = (\DAC0_inst|Add1~46_combout\) # ((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|time_dac_i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_i\(7),
	datad => \DAC0_inst|Add1~46_combout\,
	combout => \DAC0_inst|Add1~47_combout\);

-- Location: FF_X32_Y16_N25
\DAC0_inst|time_dac_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~49_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(6));

-- Location: LCCOMB_X32_Y16_N30
\DAC0_inst|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~48_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~10_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~10_combout\,
	datab => \DAC0_inst|time_dac_read\(6),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~48_combout\);

-- Location: LCCOMB_X32_Y16_N24
\DAC0_inst|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~49_combout\ = (\DAC0_inst|Add1~48_combout\) # ((!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|time_dac_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_i\(6),
	datad => \DAC0_inst|Add1~48_combout\,
	combout => \DAC0_inst|Add1~49_combout\);

-- Location: FF_X32_Y16_N3
\DAC0_inst|time_dac_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~51_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(5));

-- Location: LCCOMB_X32_Y16_N12
\DAC0_inst|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~50_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Add1~8_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~8_combout\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|time_dac_i\(5),
	combout => \DAC0_inst|Add1~50_combout\);

-- Location: LCCOMB_X32_Y16_N2
\DAC0_inst|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~51_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~50_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(5))))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & 
-- (((\DAC0_inst|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(5),
	datab => \DAC0_inst|Add1~50_combout\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~51_combout\);

-- Location: FF_X30_Y16_N29
\DAC0_inst|time_dac_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~53_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(4));

-- Location: LCCOMB_X30_Y16_N30
\DAC0_inst|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~52_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~6_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|time_dac_i\(4),
	datac => \DAC0_inst|Add1~6_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~52_combout\);

-- Location: LCCOMB_X30_Y16_N28
\DAC0_inst|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~53_combout\ = (\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~52_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_read\(4)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & 
-- (\DAC0_inst|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~52_combout\,
	datab => \DAC0_inst|time_dac_read\(4),
	datac => \DAC0_inst|Equal0~4_combout\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|Add1~53_combout\);

-- Location: FF_X32_Y16_N23
\DAC0_inst|time_dac_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~55_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(3));

-- Location: LCCOMB_X32_Y16_N16
\DAC0_inst|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~54_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~4_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_i\(3),
	datad => \DAC0_inst|Add1~4_combout\,
	combout => \DAC0_inst|Add1~54_combout\);

-- Location: LCCOMB_X32_Y16_N22
\DAC0_inst|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~55_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~54_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|time_dac_read\(3)))))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & 
-- (\DAC0_inst|Add1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|Add1~54_combout\,
	datac => \DAC0_inst|time_dac_read\(3),
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~55_combout\);

-- Location: FF_X32_Y16_N19
\DAC0_inst|time_dac_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~57_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(2));

-- Location: LCCOMB_X32_Y16_N20
\DAC0_inst|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~56_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Add1~2_combout\)) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|Add1~2_combout\,
	datad => \DAC0_inst|time_dac_i\(2),
	combout => \DAC0_inst|Add1~56_combout\);

-- Location: LCCOMB_X32_Y16_N18
\DAC0_inst|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~57_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Equal0~4_combout\ & ((\DAC0_inst|Add1~56_combout\))) # (!\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|time_dac_read\(2))))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & 
-- (((\DAC0_inst|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(2),
	datab => \DAC0_inst|Add1~56_combout\,
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~57_combout\);

-- Location: FF_X29_Y16_N31
\DAC0_inst|time_dac_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|Add1~59_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(1));

-- Location: LCCOMB_X29_Y19_N14
\DAC0_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~3_combout\ = (!\DAC0_inst|time_dac_read\(14) & (!\DAC0_inst|time_dac_read\(12) & (!\DAC0_inst|time_dac_read\(15) & !\DAC0_inst|time_dac_read\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(14),
	datab => \DAC0_inst|time_dac_read\(12),
	datac => \DAC0_inst|time_dac_read\(15),
	datad => \DAC0_inst|time_dac_read\(13),
	combout => \DAC0_inst|LessThan1~3_combout\);

-- Location: LCCOMB_X32_Y16_N8
\DAC0_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~1_combout\ = (!\DAC0_inst|time_dac_read\(5) & (!\DAC0_inst|time_dac_read\(6) & (!\DAC0_inst|time_dac_read\(4) & !\DAC0_inst|time_dac_read\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(5),
	datab => \DAC0_inst|time_dac_read\(6),
	datac => \DAC0_inst|time_dac_read\(4),
	datad => \DAC0_inst|time_dac_read\(7),
	combout => \DAC0_inst|LessThan1~1_combout\);

-- Location: LCCOMB_X31_Y16_N0
\DAC0_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~2_combout\ = (!\DAC0_inst|time_dac_read\(10) & (!\DAC0_inst|time_dac_read\(9) & (!\DAC0_inst|time_dac_read\(8) & !\DAC0_inst|time_dac_read\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(10),
	datab => \DAC0_inst|time_dac_read\(9),
	datac => \DAC0_inst|time_dac_read\(8),
	datad => \DAC0_inst|time_dac_read\(11),
	combout => \DAC0_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X32_Y17_N8
\DAC0_inst|time_dac_read[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_read[0]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	combout => \DAC0_inst|time_dac_read[0]~feeder_combout\);

-- Location: FF_X32_Y17_N9
\DAC0_inst|time_dac_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_read[0]~feeder_combout\,
	ena => \DAC0_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_read\(0));

-- Location: LCCOMB_X32_Y16_N6
\DAC0_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~0_combout\ = (!\DAC0_inst|time_dac_read\(2) & (!\DAC0_inst|time_dac_read\(3) & ((!\DAC0_inst|time_dac_read\(0)) # (!\DAC0_inst|time_dac_read\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_read\(2),
	datab => \DAC0_inst|time_dac_read\(1),
	datac => \DAC0_inst|time_dac_read\(3),
	datad => \DAC0_inst|time_dac_read\(0),
	combout => \DAC0_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X32_Y16_N26
\DAC0_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan1~4_combout\ = (\DAC0_inst|LessThan1~3_combout\ & (\DAC0_inst|LessThan1~1_combout\ & (\DAC0_inst|LessThan1~2_combout\ & \DAC0_inst|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan1~3_combout\,
	datab => \DAC0_inst|LessThan1~1_combout\,
	datac => \DAC0_inst|LessThan1~2_combout\,
	datad => \DAC0_inst|LessThan1~0_combout\,
	combout => \DAC0_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X32_Y16_N4
\DAC0_inst|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~58_combout\ = (\DAC0_inst|Equal0~4_combout\ & (\DAC0_inst|Add1~0_combout\)) # (!\DAC0_inst|Equal0~4_combout\ & (((\DAC0_inst|time_dac_read\(1)) # (\DAC0_inst|LessThan1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~0_combout\,
	datab => \DAC0_inst|time_dac_read\(1),
	datac => \DAC0_inst|LessThan1~4_combout\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|Add1~58_combout\);

-- Location: LCCOMB_X29_Y16_N30
\DAC0_inst|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add1~59_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|Add1~58_combout\))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|time_dac_i\(1),
	datad => \DAC0_inst|Add1~58_combout\,
	combout => \DAC0_inst|Add1~59_combout\);

-- Location: FF_X32_Y16_N15
\DAC0_inst|time_dac_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|time_dac_i~1_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|time_dac_i\(0));

-- Location: LCCOMB_X32_Y16_N0
\DAC0_inst|time_dac_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i~0_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|time_dac_read\(0)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|time_dac_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i\(0),
	datad => \DAC0_inst|time_dac_read\(0),
	combout => \DAC0_inst|time_dac_i~0_combout\);

-- Location: LCCOMB_X32_Y16_N14
\DAC0_inst|time_dac_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|time_dac_i~1_combout\ = (\DAC0_inst|time_dac_i~0_combout\) # ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|LessThan1~4_combout\ & !\DAC0_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|time_dac_i~0_combout\,
	datac => \DAC0_inst|LessThan1~4_combout\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|time_dac_i~1_combout\);

-- Location: LCCOMB_X29_Y16_N0
\DAC0_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~0_combout\ = (\DAC0_inst|Add1~59_combout\ & (\DAC0_inst|time_dac_i~1_combout\ $ (VCC))) # (!\DAC0_inst|Add1~59_combout\ & (\DAC0_inst|time_dac_i~1_combout\ & VCC))
-- \DAC0_inst|Add3~1\ = CARRY((\DAC0_inst|Add1~59_combout\ & \DAC0_inst|time_dac_i~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~59_combout\,
	datab => \DAC0_inst|time_dac_i~1_combout\,
	datad => VCC,
	combout => \DAC0_inst|Add3~0_combout\,
	cout => \DAC0_inst|Add3~1\);

-- Location: LCCOMB_X29_Y16_N2
\DAC0_inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~2_combout\ = (\DAC0_inst|Add1~57_combout\ & (\DAC0_inst|Add3~1\ & VCC)) # (!\DAC0_inst|Add1~57_combout\ & (!\DAC0_inst|Add3~1\))
-- \DAC0_inst|Add3~3\ = CARRY((!\DAC0_inst|Add1~57_combout\ & !\DAC0_inst|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~57_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~1\,
	combout => \DAC0_inst|Add3~2_combout\,
	cout => \DAC0_inst|Add3~3\);

-- Location: LCCOMB_X29_Y16_N4
\DAC0_inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~4_combout\ = (\DAC0_inst|Add1~55_combout\ & ((GND) # (!\DAC0_inst|Add3~3\))) # (!\DAC0_inst|Add1~55_combout\ & (\DAC0_inst|Add3~3\ $ (GND)))
-- \DAC0_inst|Add3~5\ = CARRY((\DAC0_inst|Add1~55_combout\) # (!\DAC0_inst|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~55_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~3\,
	combout => \DAC0_inst|Add3~4_combout\,
	cout => \DAC0_inst|Add3~5\);

-- Location: LCCOMB_X29_Y16_N6
\DAC0_inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~6_combout\ = (\DAC0_inst|Add1~53_combout\ & (\DAC0_inst|Add3~5\ & VCC)) # (!\DAC0_inst|Add1~53_combout\ & (!\DAC0_inst|Add3~5\))
-- \DAC0_inst|Add3~7\ = CARRY((!\DAC0_inst|Add1~53_combout\ & !\DAC0_inst|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~53_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~5\,
	combout => \DAC0_inst|Add3~6_combout\,
	cout => \DAC0_inst|Add3~7\);

-- Location: LCCOMB_X29_Y16_N8
\DAC0_inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~8_combout\ = (\DAC0_inst|Add1~51_combout\ & ((GND) # (!\DAC0_inst|Add3~7\))) # (!\DAC0_inst|Add1~51_combout\ & (\DAC0_inst|Add3~7\ $ (GND)))
-- \DAC0_inst|Add3~9\ = CARRY((\DAC0_inst|Add1~51_combout\) # (!\DAC0_inst|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~51_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~7\,
	combout => \DAC0_inst|Add3~8_combout\,
	cout => \DAC0_inst|Add3~9\);

-- Location: LCCOMB_X29_Y16_N10
\DAC0_inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~10_combout\ = (\DAC0_inst|Add1~49_combout\ & (\DAC0_inst|Add3~9\ & VCC)) # (!\DAC0_inst|Add1~49_combout\ & (!\DAC0_inst|Add3~9\))
-- \DAC0_inst|Add3~11\ = CARRY((!\DAC0_inst|Add1~49_combout\ & !\DAC0_inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~49_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~9\,
	combout => \DAC0_inst|Add3~10_combout\,
	cout => \DAC0_inst|Add3~11\);

-- Location: LCCOMB_X29_Y16_N12
\DAC0_inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~12_combout\ = (\DAC0_inst|Add1~47_combout\ & ((GND) # (!\DAC0_inst|Add3~11\))) # (!\DAC0_inst|Add1~47_combout\ & (\DAC0_inst|Add3~11\ $ (GND)))
-- \DAC0_inst|Add3~13\ = CARRY((\DAC0_inst|Add1~47_combout\) # (!\DAC0_inst|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~47_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~11\,
	combout => \DAC0_inst|Add3~12_combout\,
	cout => \DAC0_inst|Add3~13\);

-- Location: LCCOMB_X29_Y16_N14
\DAC0_inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~14_combout\ = (\DAC0_inst|Add1~45_combout\ & (\DAC0_inst|Add3~13\ & VCC)) # (!\DAC0_inst|Add1~45_combout\ & (!\DAC0_inst|Add3~13\))
-- \DAC0_inst|Add3~15\ = CARRY((!\DAC0_inst|Add1~45_combout\ & !\DAC0_inst|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~45_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~13\,
	combout => \DAC0_inst|Add3~14_combout\,
	cout => \DAC0_inst|Add3~15\);

-- Location: LCCOMB_X29_Y16_N16
\DAC0_inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~16_combout\ = (\DAC0_inst|Add1~43_combout\ & ((GND) # (!\DAC0_inst|Add3~15\))) # (!\DAC0_inst|Add1~43_combout\ & (\DAC0_inst|Add3~15\ $ (GND)))
-- \DAC0_inst|Add3~17\ = CARRY((\DAC0_inst|Add1~43_combout\) # (!\DAC0_inst|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add1~43_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~15\,
	combout => \DAC0_inst|Add3~16_combout\,
	cout => \DAC0_inst|Add3~17\);

-- Location: LCCOMB_X29_Y16_N18
\DAC0_inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~18_combout\ = (\DAC0_inst|Add1~41_combout\ & (\DAC0_inst|Add3~17\ & VCC)) # (!\DAC0_inst|Add1~41_combout\ & (!\DAC0_inst|Add3~17\))
-- \DAC0_inst|Add3~19\ = CARRY((!\DAC0_inst|Add1~41_combout\ & !\DAC0_inst|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~41_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~17\,
	combout => \DAC0_inst|Add3~18_combout\,
	cout => \DAC0_inst|Add3~19\);

-- Location: LCCOMB_X29_Y16_N20
\DAC0_inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~20_combout\ = (\DAC0_inst|Add1~39_combout\ & ((GND) # (!\DAC0_inst|Add3~19\))) # (!\DAC0_inst|Add1~39_combout\ & (\DAC0_inst|Add3~19\ $ (GND)))
-- \DAC0_inst|Add3~21\ = CARRY((\DAC0_inst|Add1~39_combout\) # (!\DAC0_inst|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~39_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~19\,
	combout => \DAC0_inst|Add3~20_combout\,
	cout => \DAC0_inst|Add3~21\);

-- Location: LCCOMB_X29_Y16_N22
\DAC0_inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~22_combout\ = (\DAC0_inst|Add1~37_combout\ & (\DAC0_inst|Add3~21\ & VCC)) # (!\DAC0_inst|Add1~37_combout\ & (!\DAC0_inst|Add3~21\))
-- \DAC0_inst|Add3~23\ = CARRY((!\DAC0_inst|Add1~37_combout\ & !\DAC0_inst|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~37_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~21\,
	combout => \DAC0_inst|Add3~22_combout\,
	cout => \DAC0_inst|Add3~23\);

-- Location: LCCOMB_X29_Y16_N24
\DAC0_inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~24_combout\ = (\DAC0_inst|Add1~35_combout\ & ((GND) # (!\DAC0_inst|Add3~23\))) # (!\DAC0_inst|Add1~35_combout\ & (\DAC0_inst|Add3~23\ $ (GND)))
-- \DAC0_inst|Add3~25\ = CARRY((\DAC0_inst|Add1~35_combout\) # (!\DAC0_inst|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~35_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~23\,
	combout => \DAC0_inst|Add3~24_combout\,
	cout => \DAC0_inst|Add3~25\);

-- Location: LCCOMB_X29_Y16_N26
\DAC0_inst|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~26_combout\ = (\DAC0_inst|Add1~33_combout\ & (\DAC0_inst|Add3~25\ & VCC)) # (!\DAC0_inst|Add1~33_combout\ & (!\DAC0_inst|Add3~25\))
-- \DAC0_inst|Add3~27\ = CARRY((!\DAC0_inst|Add1~33_combout\ & !\DAC0_inst|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|Add1~33_combout\,
	datad => VCC,
	cin => \DAC0_inst|Add3~25\,
	combout => \DAC0_inst|Add3~26_combout\,
	cout => \DAC0_inst|Add3~27\);

-- Location: LCCOMB_X29_Y16_N28
\DAC0_inst|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|Add3~28_combout\ = \DAC0_inst|Add3~27\ $ (\DAC0_inst|Add1~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|Add1~31_combout\,
	cin => \DAC0_inst|Add3~27\,
	combout => \DAC0_inst|Add3~28_combout\);

-- Location: LCCOMB_X28_Y19_N0
\DAC0_inst|count~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~17_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|count\(14),
	combout => \DAC0_inst|count~17_combout\);

-- Location: LCCOMB_X26_Y19_N2
\DAC0_inst|count~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~18_combout\ = (\DAC0_inst|count\(13) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(13),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~18_combout\);

-- Location: LCCOMB_X26_Y19_N28
\DAC0_inst|count~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~19_combout\ = (\DAC0_inst|count\(12) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(12),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~19_combout\);

-- Location: LCCOMB_X26_Y19_N6
\DAC0_inst|count~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~20_combout\ = (\DAC0_inst|count\(11) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(11),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~20_combout\);

-- Location: LCCOMB_X26_Y19_N24
\DAC0_inst|count~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~21_combout\ = (\DAC0_inst|count\(10) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(10),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~21_combout\);

-- Location: LCCOMB_X26_Y19_N10
\DAC0_inst|count~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~22_combout\ = (\DAC0_inst|count\(9) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|count\(9),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~22_combout\);

-- Location: LCCOMB_X26_Y19_N12
\DAC0_inst|count~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~23_combout\ = (\DAC0_inst|count\(8) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|count\(8),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~23_combout\);

-- Location: LCCOMB_X26_Y19_N22
\DAC0_inst|count~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~24_combout\ = (\DAC0_inst|count\(7) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(7),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~24_combout\);

-- Location: LCCOMB_X28_Y19_N18
\DAC0_inst|count~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~25_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|count\(6),
	combout => \DAC0_inst|count~25_combout\);

-- Location: LCCOMB_X26_Y19_N16
\DAC0_inst|count~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~26_combout\ = (\DAC0_inst|count\(5) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(5),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~26_combout\);

-- Location: LCCOMB_X26_Y19_N18
\DAC0_inst|count~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~27_combout\ = (\DAC0_inst|count\(4) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|count\(4),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~27_combout\);

-- Location: LCCOMB_X26_Y19_N4
\DAC0_inst|count~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~28_combout\ = (\DAC0_inst|count\(3) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(3),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~28_combout\);

-- Location: LCCOMB_X28_Y19_N20
\DAC0_inst|count~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~29_combout\ = (\DAC0_inst|count\(2) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|count\(2),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~29_combout\);

-- Location: LCCOMB_X26_Y19_N30
\DAC0_inst|count~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|count~30_combout\ = (\DAC0_inst|count\(1) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count\(1),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|count~30_combout\);

-- Location: LCCOMB_X28_Y16_N0
\DAC0_inst|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~1_cout\ = CARRY((\DAC0_inst|time_dac_i~1_combout\ & \DAC0_inst|count~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|time_dac_i~1_combout\,
	datab => \DAC0_inst|count~31_combout\,
	datad => VCC,
	cout => \DAC0_inst|LessThan2~1_cout\);

-- Location: LCCOMB_X28_Y16_N2
\DAC0_inst|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~3_cout\ = CARRY((\DAC0_inst|count~30_combout\ & (\DAC0_inst|Add3~0_combout\ & !\DAC0_inst|LessThan2~1_cout\)) # (!\DAC0_inst|count~30_combout\ & ((\DAC0_inst|Add3~0_combout\) # (!\DAC0_inst|LessThan2~1_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~30_combout\,
	datab => \DAC0_inst|Add3~0_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~1_cout\,
	cout => \DAC0_inst|LessThan2~3_cout\);

-- Location: LCCOMB_X28_Y16_N4
\DAC0_inst|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~5_cout\ = CARRY((\DAC0_inst|Add3~2_combout\ & (\DAC0_inst|count~29_combout\ & !\DAC0_inst|LessThan2~3_cout\)) # (!\DAC0_inst|Add3~2_combout\ & ((\DAC0_inst|count~29_combout\) # (!\DAC0_inst|LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~2_combout\,
	datab => \DAC0_inst|count~29_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~3_cout\,
	cout => \DAC0_inst|LessThan2~5_cout\);

-- Location: LCCOMB_X28_Y16_N6
\DAC0_inst|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~7_cout\ = CARRY((\DAC0_inst|Add3~4_combout\ & ((!\DAC0_inst|LessThan2~5_cout\) # (!\DAC0_inst|count~28_combout\))) # (!\DAC0_inst|Add3~4_combout\ & (!\DAC0_inst|count~28_combout\ & !\DAC0_inst|LessThan2~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~4_combout\,
	datab => \DAC0_inst|count~28_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~5_cout\,
	cout => \DAC0_inst|LessThan2~7_cout\);

-- Location: LCCOMB_X28_Y16_N8
\DAC0_inst|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~9_cout\ = CARRY((\DAC0_inst|Add3~6_combout\ & (\DAC0_inst|count~27_combout\ & !\DAC0_inst|LessThan2~7_cout\)) # (!\DAC0_inst|Add3~6_combout\ & ((\DAC0_inst|count~27_combout\) # (!\DAC0_inst|LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~6_combout\,
	datab => \DAC0_inst|count~27_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~7_cout\,
	cout => \DAC0_inst|LessThan2~9_cout\);

-- Location: LCCOMB_X28_Y16_N10
\DAC0_inst|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~11_cout\ = CARRY((\DAC0_inst|count~26_combout\ & (\DAC0_inst|Add3~8_combout\ & !\DAC0_inst|LessThan2~9_cout\)) # (!\DAC0_inst|count~26_combout\ & ((\DAC0_inst|Add3~8_combout\) # (!\DAC0_inst|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~26_combout\,
	datab => \DAC0_inst|Add3~8_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~9_cout\,
	cout => \DAC0_inst|LessThan2~11_cout\);

-- Location: LCCOMB_X28_Y16_N12
\DAC0_inst|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~13_cout\ = CARRY((\DAC0_inst|count~25_combout\ & ((!\DAC0_inst|LessThan2~11_cout\) # (!\DAC0_inst|Add3~10_combout\))) # (!\DAC0_inst|count~25_combout\ & (!\DAC0_inst|Add3~10_combout\ & !\DAC0_inst|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~25_combout\,
	datab => \DAC0_inst|Add3~10_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~11_cout\,
	cout => \DAC0_inst|LessThan2~13_cout\);

-- Location: LCCOMB_X28_Y16_N14
\DAC0_inst|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~15_cout\ = CARRY((\DAC0_inst|count~24_combout\ & (\DAC0_inst|Add3~12_combout\ & !\DAC0_inst|LessThan2~13_cout\)) # (!\DAC0_inst|count~24_combout\ & ((\DAC0_inst|Add3~12_combout\) # (!\DAC0_inst|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~24_combout\,
	datab => \DAC0_inst|Add3~12_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~13_cout\,
	cout => \DAC0_inst|LessThan2~15_cout\);

-- Location: LCCOMB_X28_Y16_N16
\DAC0_inst|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~17_cout\ = CARRY((\DAC0_inst|count~23_combout\ & ((!\DAC0_inst|LessThan2~15_cout\) # (!\DAC0_inst|Add3~14_combout\))) # (!\DAC0_inst|count~23_combout\ & (!\DAC0_inst|Add3~14_combout\ & !\DAC0_inst|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~23_combout\,
	datab => \DAC0_inst|Add3~14_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~15_cout\,
	cout => \DAC0_inst|LessThan2~17_cout\);

-- Location: LCCOMB_X28_Y16_N18
\DAC0_inst|LessThan2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~19_cout\ = CARRY((\DAC0_inst|count~22_combout\ & (\DAC0_inst|Add3~16_combout\ & !\DAC0_inst|LessThan2~17_cout\)) # (!\DAC0_inst|count~22_combout\ & ((\DAC0_inst|Add3~16_combout\) # (!\DAC0_inst|LessThan2~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~22_combout\,
	datab => \DAC0_inst|Add3~16_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~17_cout\,
	cout => \DAC0_inst|LessThan2~19_cout\);

-- Location: LCCOMB_X28_Y16_N20
\DAC0_inst|LessThan2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~21_cout\ = CARRY((\DAC0_inst|count~21_combout\ & ((!\DAC0_inst|LessThan2~19_cout\) # (!\DAC0_inst|Add3~18_combout\))) # (!\DAC0_inst|count~21_combout\ & (!\DAC0_inst|Add3~18_combout\ & !\DAC0_inst|LessThan2~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~21_combout\,
	datab => \DAC0_inst|Add3~18_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~19_cout\,
	cout => \DAC0_inst|LessThan2~21_cout\);

-- Location: LCCOMB_X28_Y16_N22
\DAC0_inst|LessThan2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~23_cout\ = CARRY((\DAC0_inst|Add3~20_combout\ & ((!\DAC0_inst|LessThan2~21_cout\) # (!\DAC0_inst|count~20_combout\))) # (!\DAC0_inst|Add3~20_combout\ & (!\DAC0_inst|count~20_combout\ & !\DAC0_inst|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Add3~20_combout\,
	datab => \DAC0_inst|count~20_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~21_cout\,
	cout => \DAC0_inst|LessThan2~23_cout\);

-- Location: LCCOMB_X28_Y16_N24
\DAC0_inst|LessThan2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~25_cout\ = CARRY((\DAC0_inst|count~19_combout\ & ((!\DAC0_inst|LessThan2~23_cout\) # (!\DAC0_inst|Add3~22_combout\))) # (!\DAC0_inst|count~19_combout\ & (!\DAC0_inst|Add3~22_combout\ & !\DAC0_inst|LessThan2~23_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~19_combout\,
	datab => \DAC0_inst|Add3~22_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~23_cout\,
	cout => \DAC0_inst|LessThan2~25_cout\);

-- Location: LCCOMB_X28_Y16_N26
\DAC0_inst|LessThan2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~27_cout\ = CARRY((\DAC0_inst|count~18_combout\ & (\DAC0_inst|Add3~24_combout\ & !\DAC0_inst|LessThan2~25_cout\)) # (!\DAC0_inst|count~18_combout\ & ((\DAC0_inst|Add3~24_combout\) # (!\DAC0_inst|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~18_combout\,
	datab => \DAC0_inst|Add3~24_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~25_cout\,
	cout => \DAC0_inst|LessThan2~27_cout\);

-- Location: LCCOMB_X28_Y16_N28
\DAC0_inst|LessThan2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~29_cout\ = CARRY((\DAC0_inst|count~17_combout\ & ((!\DAC0_inst|LessThan2~27_cout\) # (!\DAC0_inst|Add3~26_combout\))) # (!\DAC0_inst|count~17_combout\ & (!\DAC0_inst|Add3~26_combout\ & !\DAC0_inst|LessThan2~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~17_combout\,
	datab => \DAC0_inst|Add3~26_combout\,
	datad => VCC,
	cin => \DAC0_inst|LessThan2~27_cout\,
	cout => \DAC0_inst|LessThan2~29_cout\);

-- Location: LCCOMB_X28_Y16_N30
\DAC0_inst|LessThan2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|LessThan2~30_combout\ = (\DAC0_inst|count~16_combout\ & ((\DAC0_inst|LessThan2~29_cout\) # (!\DAC0_inst|Add3~28_combout\))) # (!\DAC0_inst|count~16_combout\ & (\DAC0_inst|LessThan2~29_cout\ & !\DAC0_inst|Add3~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|count~16_combout\,
	datad => \DAC0_inst|Add3~28_combout\,
	cin => \DAC0_inst|LessThan2~29_cout\,
	combout => \DAC0_inst|LessThan2~30_combout\);

-- Location: LCCOMB_X31_Y18_N20
\DAC0_inst|dac_read_mode~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~21_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (((\DAC0_inst|LessThan2~30_combout\)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|Equal0~4_combout\ & ((!\DAC0_inst|dac_read_mode.READ_T~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|Equal0~4_combout\,
	datab => \DAC0_inst|LessThan2~30_combout\,
	datac => \DAC0_inst|dac_read_mode.READ_T~q\,
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_read_mode~21_combout\);

-- Location: LCCOMB_X31_Y18_N8
\DAC0_inst|dac_read_mode~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_read_mode~22_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|timing~q\ & (!\DAC0_inst|LessThan2~30_combout\)) # (!\DAC0_inst|timing~q\ & ((!\DAC0_inst|dac_read_mode~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|LessThan2~30_combout\,
	datab => \DAC0_inst|timing~q\,
	datac => \DAC0_inst|dac_read_mode~21_combout\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_read_mode~22_combout\);

-- Location: FF_X31_Y18_N9
\DAC0_inst|dac_read_mode.READ_T\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_read_mode~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_read_mode.READ_T~q\);

-- Location: LCCOMB_X31_Y18_N28
\DAC0_inst|dac_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_state~1_combout\ = (\DAC0_inst|dac_state~0_combout\) # ((\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.READ_T~q\) # (!\DAC0_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~0_combout\,
	datab => \DAC0_inst|dac_read_mode.READ_T~q\,
	datac => \DAC0_inst|dac_state~q\,
	datad => \DAC0_inst|Equal0~4_combout\,
	combout => \DAC0_inst|dac_state~1_combout\);

-- Location: FF_X31_Y18_N29
\DAC0_inst|dac_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_state~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_state~q\);

-- Location: LCCOMB_X26_Y22_N8
\DAC0_inst|wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|wr~0_combout\ = !\DAC0_inst|dac_state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|wr~0_combout\);

-- Location: FF_X26_Y22_N9
\DAC0_inst|wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|wr~q\);

-- Location: LCCOMB_X50_Y22_N8
\comm_inst|comm_rdl~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \comm_inst|comm_rdl~2_combout\ = !\comm_inst|comm_rdl~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \comm_inst|comm_rdl~1_combout\,
	combout => \comm_inst|comm_rdl~2_combout\);

-- Location: FF_X50_Y22_N9
\comm_inst|comm_rdl\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \comm_inst|comm_rdl~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \comm_inst|comm_rdl~q\);

-- Location: LCCOMB_X30_Y23_N24
\DAC1_inst|dac_state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_state~1_combout\ = (\DAC1_inst|dac_state~0_combout\ & (\comm_inst|channel\(0) & (\comm_inst|Equal0~1_combout\ & !\DAC1_inst|dac_state~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~0_combout\,
	datab => \comm_inst|channel\(0),
	datac => \comm_inst|Equal0~1_combout\,
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_state~1_combout\);

-- Location: LCCOMB_X27_Y26_N4
\DAC1_inst|read_addr[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[0]~14_combout\ = \DAC1_inst|read_addr\(0) $ (VCC)
-- \DAC1_inst|read_addr[0]~15\ = CARRY(\DAC1_inst|read_addr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(0),
	datad => VCC,
	combout => \DAC1_inst|read_addr[0]~14_combout\,
	cout => \DAC1_inst|read_addr[0]~15\);

-- Location: LCCOMB_X34_Y20_N16
\mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\ = (!\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & (\comm_inst|channel\(0) & \comm_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(13),
	datab => \comm_inst|chanx_wren~q\,
	datac => \comm_inst|channel\(0),
	datad => \comm_inst|Equal0~1_combout\,
	combout => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\);

-- Location: M9K_X22_Y27_N0
\mem1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y20_N22
\mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\ = (\comm_inst|addr_comm\(13) & (\comm_inst|chanx_wren~q\ & (\comm_inst|channel\(0) & \comm_inst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|addr_comm\(13),
	datab => \comm_inst|chanx_wren~q\,
	datac => \comm_inst|channel\(0),
	datad => \comm_inst|Equal0~1_combout\,
	combout => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\);

-- Location: M9K_X22_Y29_N0
\mem1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X21_Y27_N16
\mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a0~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a16~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\);

-- Location: LCCOMB_X28_Y27_N0
\DAC1_inst|count[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[0]~32_combout\ = (\DAC1_inst|timing~0_combout\ & (\DAC1_inst|count~31_combout\ $ (VCC))) # (!\DAC1_inst|timing~0_combout\ & (\DAC1_inst|count~31_combout\ & VCC))
-- \DAC1_inst|count[0]~33\ = CARRY((\DAC1_inst|timing~0_combout\ & \DAC1_inst|count~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|timing~0_combout\,
	datab => \DAC1_inst|count~31_combout\,
	datad => VCC,
	combout => \DAC1_inst|count[0]~32_combout\,
	cout => \DAC1_inst|count[0]~33\);

-- Location: FF_X28_Y27_N1
\DAC1_inst|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[0]~32_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(0));

-- Location: LCCOMB_X28_Y28_N14
\DAC1_inst|count~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~31_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(0),
	combout => \DAC1_inst|count~31_combout\);

-- Location: LCCOMB_X28_Y27_N2
\DAC1_inst|count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[1]~34_combout\ = (\DAC1_inst|count[0]~33\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count\(1))))) # (!\DAC1_inst|count[0]~33\ & (((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(1))) # (GND)))
-- \DAC1_inst|count[1]~35\ = CARRY((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count[0]~33\) # (!\DAC1_inst|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(1),
	datad => VCC,
	cin => \DAC1_inst|count[0]~33\,
	combout => \DAC1_inst|count[1]~34_combout\,
	cout => \DAC1_inst|count[1]~35\);

-- Location: FF_X28_Y27_N3
\DAC1_inst|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[1]~34_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(1));

-- Location: LCCOMB_X28_Y27_N4
\DAC1_inst|count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[2]~36_combout\ = (\DAC1_inst|count[1]~35\ & (\DAC1_inst|count\(2) & (!\DAC1_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC1_inst|count[1]~35\ & ((((\DAC1_inst|count\(2) & !\DAC1_inst|dac_read_mode.DONE~q\)))))
-- \DAC1_inst|count[2]~37\ = CARRY((\DAC1_inst|count\(2) & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|count[1]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(2),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[1]~35\,
	combout => \DAC1_inst|count[2]~36_combout\,
	cout => \DAC1_inst|count[2]~37\);

-- Location: FF_X28_Y27_N5
\DAC1_inst|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[2]~36_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(2));

-- Location: LCCOMB_X28_Y27_N6
\DAC1_inst|count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[3]~38_combout\ = (\DAC1_inst|count[2]~37\ & (((\DAC1_inst|dac_read_mode.DONE~q\)) # (!\DAC1_inst|count\(3)))) # (!\DAC1_inst|count[2]~37\ & (((\DAC1_inst|count\(3) & !\DAC1_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC1_inst|count[3]~39\ = CARRY(((\DAC1_inst|dac_read_mode.DONE~q\) # (!\DAC1_inst|count[2]~37\)) # (!\DAC1_inst|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(3),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[2]~37\,
	combout => \DAC1_inst|count[3]~38_combout\,
	cout => \DAC1_inst|count[3]~39\);

-- Location: FF_X28_Y27_N7
\DAC1_inst|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[3]~38_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(3));

-- Location: LCCOMB_X28_Y27_N8
\DAC1_inst|count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[4]~40_combout\ = (\DAC1_inst|count[3]~39\ & (\DAC1_inst|count\(4) & (!\DAC1_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC1_inst|count[3]~39\ & ((((\DAC1_inst|count\(4) & !\DAC1_inst|dac_read_mode.DONE~q\)))))
-- \DAC1_inst|count[4]~41\ = CARRY((\DAC1_inst|count\(4) & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|count[3]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(4),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[3]~39\,
	combout => \DAC1_inst|count[4]~40_combout\,
	cout => \DAC1_inst|count[4]~41\);

-- Location: FF_X28_Y27_N9
\DAC1_inst|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[4]~40_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(4));

-- Location: LCCOMB_X28_Y27_N10
\DAC1_inst|count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[5]~42_combout\ = (\DAC1_inst|count[4]~41\ & (((\DAC1_inst|dac_read_mode.DONE~q\)) # (!\DAC1_inst|count\(5)))) # (!\DAC1_inst|count[4]~41\ & (((\DAC1_inst|count\(5) & !\DAC1_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC1_inst|count[5]~43\ = CARRY(((\DAC1_inst|dac_read_mode.DONE~q\) # (!\DAC1_inst|count[4]~41\)) # (!\DAC1_inst|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(5),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[4]~41\,
	combout => \DAC1_inst|count[5]~42_combout\,
	cout => \DAC1_inst|count[5]~43\);

-- Location: FF_X28_Y27_N11
\DAC1_inst|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[5]~42_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(5));

-- Location: LCCOMB_X28_Y27_N12
\DAC1_inst|count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[6]~44_combout\ = (\DAC1_inst|count[5]~43\ & (\DAC1_inst|count\(6) & (!\DAC1_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC1_inst|count[5]~43\ & ((((\DAC1_inst|count\(6) & !\DAC1_inst|dac_read_mode.DONE~q\)))))
-- \DAC1_inst|count[6]~45\ = CARRY((\DAC1_inst|count\(6) & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|count[5]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(6),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[5]~43\,
	combout => \DAC1_inst|count[6]~44_combout\,
	cout => \DAC1_inst|count[6]~45\);

-- Location: FF_X28_Y27_N13
\DAC1_inst|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[6]~44_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(6));

-- Location: LCCOMB_X28_Y27_N14
\DAC1_inst|count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[7]~46_combout\ = (\DAC1_inst|count[6]~45\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count\(7))))) # (!\DAC1_inst|count[6]~45\ & (((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(7))) # (GND)))
-- \DAC1_inst|count[7]~47\ = CARRY((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count[6]~45\) # (!\DAC1_inst|count\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(7),
	datad => VCC,
	cin => \DAC1_inst|count[6]~45\,
	combout => \DAC1_inst|count[7]~46_combout\,
	cout => \DAC1_inst|count[7]~47\);

-- Location: FF_X28_Y27_N15
\DAC1_inst|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[7]~46_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(7));

-- Location: LCCOMB_X28_Y27_N16
\DAC1_inst|count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[8]~48_combout\ = (\DAC1_inst|count[7]~47\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(8) & VCC))) # (!\DAC1_inst|count[7]~47\ & ((((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(8))))))
-- \DAC1_inst|count[8]~49\ = CARRY((!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(8) & !\DAC1_inst|count[7]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(8),
	datad => VCC,
	cin => \DAC1_inst|count[7]~47\,
	combout => \DAC1_inst|count[8]~48_combout\,
	cout => \DAC1_inst|count[8]~49\);

-- Location: FF_X28_Y27_N17
\DAC1_inst|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[8]~48_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(8));

-- Location: LCCOMB_X28_Y27_N18
\DAC1_inst|count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[9]~50_combout\ = (\DAC1_inst|count[8]~49\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count\(9))))) # (!\DAC1_inst|count[8]~49\ & (((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(9))) # (GND)))
-- \DAC1_inst|count[9]~51\ = CARRY((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count[8]~49\) # (!\DAC1_inst|count\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(9),
	datad => VCC,
	cin => \DAC1_inst|count[8]~49\,
	combout => \DAC1_inst|count[9]~50_combout\,
	cout => \DAC1_inst|count[9]~51\);

-- Location: FF_X28_Y27_N19
\DAC1_inst|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[9]~50_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(9));

-- Location: LCCOMB_X28_Y27_N20
\DAC1_inst|count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[10]~52_combout\ = (\DAC1_inst|count[9]~51\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(10) & VCC))) # (!\DAC1_inst|count[9]~51\ & ((((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(10))))))
-- \DAC1_inst|count[10]~53\ = CARRY((!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(10) & !\DAC1_inst|count[9]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(10),
	datad => VCC,
	cin => \DAC1_inst|count[9]~51\,
	combout => \DAC1_inst|count[10]~52_combout\,
	cout => \DAC1_inst|count[10]~53\);

-- Location: FF_X28_Y27_N21
\DAC1_inst|count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[10]~52_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(10));

-- Location: LCCOMB_X28_Y27_N22
\DAC1_inst|count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[11]~54_combout\ = (\DAC1_inst|count[10]~53\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count\(11))))) # (!\DAC1_inst|count[10]~53\ & (((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(11))) # (GND)))
-- \DAC1_inst|count[11]~55\ = CARRY((\DAC1_inst|dac_read_mode.DONE~q\) # ((!\DAC1_inst|count[10]~53\) # (!\DAC1_inst|count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(11),
	datad => VCC,
	cin => \DAC1_inst|count[10]~53\,
	combout => \DAC1_inst|count[11]~54_combout\,
	cout => \DAC1_inst|count[11]~55\);

-- Location: FF_X28_Y27_N23
\DAC1_inst|count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[11]~54_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(11));

-- Location: LCCOMB_X28_Y27_N24
\DAC1_inst|count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[12]~56_combout\ = (\DAC1_inst|count[11]~55\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(12) & VCC))) # (!\DAC1_inst|count[11]~55\ & ((((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(12))))))
-- \DAC1_inst|count[12]~57\ = CARRY((!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|count\(12) & !\DAC1_inst|count[11]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|count\(12),
	datad => VCC,
	cin => \DAC1_inst|count[11]~55\,
	combout => \DAC1_inst|count[12]~56_combout\,
	cout => \DAC1_inst|count[12]~57\);

-- Location: FF_X28_Y27_N25
\DAC1_inst|count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[12]~56_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(12));

-- Location: LCCOMB_X28_Y27_N26
\DAC1_inst|count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[13]~58_combout\ = (\DAC1_inst|count[12]~57\ & (((\DAC1_inst|dac_read_mode.DONE~q\)) # (!\DAC1_inst|count\(13)))) # (!\DAC1_inst|count[12]~57\ & (((\DAC1_inst|count\(13) & !\DAC1_inst|dac_read_mode.DONE~q\)) # (GND)))
-- \DAC1_inst|count[13]~59\ = CARRY(((\DAC1_inst|dac_read_mode.DONE~q\) # (!\DAC1_inst|count[12]~57\)) # (!\DAC1_inst|count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(13),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[12]~57\,
	combout => \DAC1_inst|count[13]~58_combout\,
	cout => \DAC1_inst|count[13]~59\);

-- Location: FF_X28_Y27_N27
\DAC1_inst|count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[13]~58_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(13));

-- Location: LCCOMB_X28_Y27_N28
\DAC1_inst|count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[14]~60_combout\ = (\DAC1_inst|count[13]~59\ & (\DAC1_inst|count\(14) & (!\DAC1_inst|dac_read_mode.DONE~q\ & VCC))) # (!\DAC1_inst|count[13]~59\ & ((((\DAC1_inst|count\(14) & !\DAC1_inst|dac_read_mode.DONE~q\)))))
-- \DAC1_inst|count[14]~61\ = CARRY((\DAC1_inst|count\(14) & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|count[13]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(14),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => VCC,
	cin => \DAC1_inst|count[13]~59\,
	combout => \DAC1_inst|count[14]~60_combout\,
	cout => \DAC1_inst|count[14]~61\);

-- Location: FF_X28_Y27_N29
\DAC1_inst|count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[14]~60_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(14));

-- Location: LCCOMB_X28_Y27_N30
\DAC1_inst|count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count[15]~62_combout\ = \DAC1_inst|count[14]~61\ $ (((\DAC1_inst|count\(15) & !\DAC1_inst|dac_read_mode.DONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count\(15),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	cin => \DAC1_inst|count[14]~61\,
	combout => \DAC1_inst|count[15]~62_combout\);

-- Location: FF_X28_Y27_N31
\DAC1_inst|count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|count[15]~62_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|count\(15));

-- Location: LCCOMB_X27_Y27_N10
\DAC1_inst|count~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~16_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|count\(15),
	combout => \DAC1_inst|count~16_combout\);

-- Location: FF_X27_Y28_N31
\DAC1_inst|time_dac_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~31_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(15));

-- Location: M9K_X22_Y19_N0
\mem1|altsyncram_component|auto_generated|ram_block1a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y22_N0
\mem1|altsyncram_component|auto_generated|ram_block1a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N6
\mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a31~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a15~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\);

-- Location: LCCOMB_X28_Y26_N26
\DAC1_inst|time_dac_read[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[0]~0_combout\ = (\DAC1_inst|dac_state~q\ & !\DAC1_inst|dac_read_mode.READ_T~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state~q\,
	datad => \DAC1_inst|dac_read_mode.READ_T~q\,
	combout => \DAC1_inst|time_dac_read[0]~0_combout\);

-- Location: FF_X30_Y24_N19
\DAC1_inst|time_dac_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(15));

-- Location: M9K_X33_Y27_N0
\mem1|altsyncram_component|auto_generated|ram_block1a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\mem1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y27_N0
\mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a30~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a14~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\);

-- Location: FF_X30_Y24_N29
\DAC1_inst|time_dac_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(14));

-- Location: M9K_X22_Y33_N0
\mem1|altsyncram_component|auto_generated|ram_block1a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y31_N0
\mem1|altsyncram_component|auto_generated|ram_block1a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y31_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a29~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a13~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\);

-- Location: LCCOMB_X30_Y24_N22
\DAC1_inst|time_dac_read[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[13]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	combout => \DAC1_inst|time_dac_read[13]~feeder_combout\);

-- Location: FF_X30_Y24_N23
\DAC1_inst|time_dac_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read[13]~feeder_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(13));

-- Location: M9K_X33_Y20_N0
\mem1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y29_N0
\mem1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y28_N16
\mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a28~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a12~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\);

-- Location: LCCOMB_X30_Y24_N0
\DAC1_inst|time_dac_read[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[12]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	combout => \DAC1_inst|time_dac_read[12]~feeder_combout\);

-- Location: FF_X30_Y24_N1
\DAC1_inst|time_dac_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read[12]~feeder_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(12));

-- Location: M9K_X22_Y21_N0
\mem1|altsyncram_component|auto_generated|ram_block1a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y25_N0
\mem1|altsyncram_component|auto_generated|ram_block1a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N2
\mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a11~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a27~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\);

-- Location: FF_X30_Y24_N3
\DAC1_inst|time_dac_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(11));

-- Location: M9K_X22_Y25_N0
\mem1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y23_N0
\mem1|altsyncram_component|auto_generated|ram_block1a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N16
\mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a10~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a26~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\);

-- Location: FF_X30_Y24_N17
\DAC1_inst|time_dac_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(10));

-- Location: M9K_X33_Y16_N0
\mem1|altsyncram_component|auto_generated|ram_block1a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y23_N0
\mem1|altsyncram_component|auto_generated|ram_block1a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N14
\mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a25~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a9~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\);

-- Location: FF_X30_Y24_N15
\DAC1_inst|time_dac_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(9));

-- Location: FF_X30_Y24_N11
\DAC1_inst|time_dac_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(8));

-- Location: M9K_X22_Y26_N0
\mem1|altsyncram_component|auto_generated|ram_block1a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y30_N0
\mem1|altsyncram_component|auto_generated|ram_block1a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y26_N16
\mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a7~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a23~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\);

-- Location: FF_X30_Y24_N21
\DAC1_inst|time_dac_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(7));

-- Location: M9K_X33_Y21_N0
\mem1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\mem1|altsyncram_component|auto_generated|ram_block1a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N26
\mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a6~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a22~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\);

-- Location: FF_X30_Y24_N27
\DAC1_inst|time_dac_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(6));

-- Location: M9K_X22_Y24_N0
\mem1|altsyncram_component|auto_generated|ram_block1a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y24_N0
\mem1|altsyncram_component|auto_generated|ram_block1a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y24_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a5~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a21~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\);

-- Location: FF_X30_Y24_N9
\DAC1_inst|time_dac_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(5));

-- Location: M9K_X22_Y28_N0
\mem1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y32_N0
\mem1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y24_N10
\mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a4~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a20~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\);

-- Location: FF_X27_Y24_N11
\DAC1_inst|time_dac_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(4));

-- Location: M9K_X33_Y30_N0
\mem1|altsyncram_component|auto_generated|ram_block1a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y33_N0
\mem1|altsyncram_component|auto_generated|ram_block1a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y30_N24
\mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a3~portbdataout\,
	datac => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a19~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\);

-- Location: LCCOMB_X27_Y24_N30
\DAC1_inst|time_dac_read[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_read[3]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	combout => \DAC1_inst|time_dac_read[3]~feeder_combout\);

-- Location: FF_X27_Y24_N31
\DAC1_inst|time_dac_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_read[3]~feeder_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(3));

-- Location: M9K_X22_Y20_N0
\mem1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y26_N0
\mem1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y24_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datac => \mem1|altsyncram_component|auto_generated|ram_block1a2~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a18~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: FF_X27_Y24_N9
\DAC1_inst|time_dac_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(2));

-- Location: M9K_X22_Y17_N0
\mem1|altsyncram_component|auto_generated|ram_block1a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y22_N0
\mem1|altsyncram_component|auto_generated|ram_block1a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X23_Y22_N8
\mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\)) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|ram_block1a17~portbdataout\,
	datab => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a1~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: FF_X27_Y24_N17
\DAC1_inst|time_dac_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(1));

-- Location: LCCOMB_X28_Y24_N2
\DAC1_inst|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~0_combout\ = \DAC1_inst|time_dac_read\(1) $ (VCC)
-- \DAC1_inst|Add1~1\ = CARRY(\DAC1_inst|time_dac_read\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(1),
	datad => VCC,
	combout => \DAC1_inst|Add1~0_combout\,
	cout => \DAC1_inst|Add1~1\);

-- Location: LCCOMB_X28_Y24_N4
\DAC1_inst|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~2_combout\ = (\DAC1_inst|time_dac_read\(2) & (!\DAC1_inst|Add1~1\)) # (!\DAC1_inst|time_dac_read\(2) & ((\DAC1_inst|Add1~1\) # (GND)))
-- \DAC1_inst|Add1~3\ = CARRY((!\DAC1_inst|Add1~1\) # (!\DAC1_inst|time_dac_read\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(2),
	datad => VCC,
	cin => \DAC1_inst|Add1~1\,
	combout => \DAC1_inst|Add1~2_combout\,
	cout => \DAC1_inst|Add1~3\);

-- Location: LCCOMB_X28_Y24_N6
\DAC1_inst|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~4_combout\ = (\DAC1_inst|time_dac_read\(3) & (\DAC1_inst|Add1~3\ $ (GND))) # (!\DAC1_inst|time_dac_read\(3) & (!\DAC1_inst|Add1~3\ & VCC))
-- \DAC1_inst|Add1~5\ = CARRY((\DAC1_inst|time_dac_read\(3) & !\DAC1_inst|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(3),
	datad => VCC,
	cin => \DAC1_inst|Add1~3\,
	combout => \DAC1_inst|Add1~4_combout\,
	cout => \DAC1_inst|Add1~5\);

-- Location: LCCOMB_X28_Y24_N8
\DAC1_inst|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~6_combout\ = (\DAC1_inst|time_dac_read\(4) & (!\DAC1_inst|Add1~5\)) # (!\DAC1_inst|time_dac_read\(4) & ((\DAC1_inst|Add1~5\) # (GND)))
-- \DAC1_inst|Add1~7\ = CARRY((!\DAC1_inst|Add1~5\) # (!\DAC1_inst|time_dac_read\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(4),
	datad => VCC,
	cin => \DAC1_inst|Add1~5\,
	combout => \DAC1_inst|Add1~6_combout\,
	cout => \DAC1_inst|Add1~7\);

-- Location: LCCOMB_X28_Y24_N10
\DAC1_inst|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~8_combout\ = (\DAC1_inst|time_dac_read\(5) & (\DAC1_inst|Add1~7\ $ (GND))) # (!\DAC1_inst|time_dac_read\(5) & (!\DAC1_inst|Add1~7\ & VCC))
-- \DAC1_inst|Add1~9\ = CARRY((\DAC1_inst|time_dac_read\(5) & !\DAC1_inst|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(5),
	datad => VCC,
	cin => \DAC1_inst|Add1~7\,
	combout => \DAC1_inst|Add1~8_combout\,
	cout => \DAC1_inst|Add1~9\);

-- Location: LCCOMB_X28_Y24_N12
\DAC1_inst|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~10_combout\ = (\DAC1_inst|time_dac_read\(6) & (!\DAC1_inst|Add1~9\)) # (!\DAC1_inst|time_dac_read\(6) & ((\DAC1_inst|Add1~9\) # (GND)))
-- \DAC1_inst|Add1~11\ = CARRY((!\DAC1_inst|Add1~9\) # (!\DAC1_inst|time_dac_read\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(6),
	datad => VCC,
	cin => \DAC1_inst|Add1~9\,
	combout => \DAC1_inst|Add1~10_combout\,
	cout => \DAC1_inst|Add1~11\);

-- Location: LCCOMB_X28_Y24_N14
\DAC1_inst|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~12_combout\ = (\DAC1_inst|time_dac_read\(7) & (\DAC1_inst|Add1~11\ $ (GND))) # (!\DAC1_inst|time_dac_read\(7) & (!\DAC1_inst|Add1~11\ & VCC))
-- \DAC1_inst|Add1~13\ = CARRY((\DAC1_inst|time_dac_read\(7) & !\DAC1_inst|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(7),
	datad => VCC,
	cin => \DAC1_inst|Add1~11\,
	combout => \DAC1_inst|Add1~12_combout\,
	cout => \DAC1_inst|Add1~13\);

-- Location: LCCOMB_X28_Y24_N16
\DAC1_inst|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~14_combout\ = (\DAC1_inst|time_dac_read\(8) & (!\DAC1_inst|Add1~13\)) # (!\DAC1_inst|time_dac_read\(8) & ((\DAC1_inst|Add1~13\) # (GND)))
-- \DAC1_inst|Add1~15\ = CARRY((!\DAC1_inst|Add1~13\) # (!\DAC1_inst|time_dac_read\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(8),
	datad => VCC,
	cin => \DAC1_inst|Add1~13\,
	combout => \DAC1_inst|Add1~14_combout\,
	cout => \DAC1_inst|Add1~15\);

-- Location: LCCOMB_X28_Y24_N18
\DAC1_inst|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~16_combout\ = (\DAC1_inst|time_dac_read\(9) & (\DAC1_inst|Add1~15\ $ (GND))) # (!\DAC1_inst|time_dac_read\(9) & (!\DAC1_inst|Add1~15\ & VCC))
-- \DAC1_inst|Add1~17\ = CARRY((\DAC1_inst|time_dac_read\(9) & !\DAC1_inst|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(9),
	datad => VCC,
	cin => \DAC1_inst|Add1~15\,
	combout => \DAC1_inst|Add1~16_combout\,
	cout => \DAC1_inst|Add1~17\);

-- Location: LCCOMB_X28_Y24_N20
\DAC1_inst|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~18_combout\ = (\DAC1_inst|time_dac_read\(10) & (!\DAC1_inst|Add1~17\)) # (!\DAC1_inst|time_dac_read\(10) & ((\DAC1_inst|Add1~17\) # (GND)))
-- \DAC1_inst|Add1~19\ = CARRY((!\DAC1_inst|Add1~17\) # (!\DAC1_inst|time_dac_read\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(10),
	datad => VCC,
	cin => \DAC1_inst|Add1~17\,
	combout => \DAC1_inst|Add1~18_combout\,
	cout => \DAC1_inst|Add1~19\);

-- Location: LCCOMB_X28_Y24_N22
\DAC1_inst|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~20_combout\ = (\DAC1_inst|time_dac_read\(11) & (\DAC1_inst|Add1~19\ $ (GND))) # (!\DAC1_inst|time_dac_read\(11) & (!\DAC1_inst|Add1~19\ & VCC))
-- \DAC1_inst|Add1~21\ = CARRY((\DAC1_inst|time_dac_read\(11) & !\DAC1_inst|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(11),
	datad => VCC,
	cin => \DAC1_inst|Add1~19\,
	combout => \DAC1_inst|Add1~20_combout\,
	cout => \DAC1_inst|Add1~21\);

-- Location: LCCOMB_X28_Y24_N24
\DAC1_inst|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~22_combout\ = (\DAC1_inst|time_dac_read\(12) & (!\DAC1_inst|Add1~21\)) # (!\DAC1_inst|time_dac_read\(12) & ((\DAC1_inst|Add1~21\) # (GND)))
-- \DAC1_inst|Add1~23\ = CARRY((!\DAC1_inst|Add1~21\) # (!\DAC1_inst|time_dac_read\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|time_dac_read\(12),
	datad => VCC,
	cin => \DAC1_inst|Add1~21\,
	combout => \DAC1_inst|Add1~22_combout\,
	cout => \DAC1_inst|Add1~23\);

-- Location: LCCOMB_X28_Y24_N26
\DAC1_inst|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~24_combout\ = (\DAC1_inst|time_dac_read\(13) & (\DAC1_inst|Add1~23\ $ (GND))) # (!\DAC1_inst|time_dac_read\(13) & (!\DAC1_inst|Add1~23\ & VCC))
-- \DAC1_inst|Add1~25\ = CARRY((\DAC1_inst|time_dac_read\(13) & !\DAC1_inst|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(13),
	datad => VCC,
	cin => \DAC1_inst|Add1~23\,
	combout => \DAC1_inst|Add1~24_combout\,
	cout => \DAC1_inst|Add1~25\);

-- Location: LCCOMB_X28_Y24_N28
\DAC1_inst|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~26_combout\ = (\DAC1_inst|time_dac_read\(14) & (!\DAC1_inst|Add1~25\)) # (!\DAC1_inst|time_dac_read\(14) & ((\DAC1_inst|Add1~25\) # (GND)))
-- \DAC1_inst|Add1~27\ = CARRY((!\DAC1_inst|Add1~25\) # (!\DAC1_inst|time_dac_read\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(14),
	datad => VCC,
	cin => \DAC1_inst|Add1~25\,
	combout => \DAC1_inst|Add1~26_combout\,
	cout => \DAC1_inst|Add1~27\);

-- Location: LCCOMB_X28_Y24_N30
\DAC1_inst|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~28_combout\ = \DAC1_inst|Add1~27\ $ (!\DAC1_inst|time_dac_read\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|time_dac_read\(15),
	cin => \DAC1_inst|Add1~27\,
	combout => \DAC1_inst|Add1~28_combout\);

-- Location: LCCOMB_X28_Y26_N16
\DAC1_inst|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~30_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~28_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~28_combout\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|time_dac_read\(15),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|Add1~30_combout\);

-- Location: LCCOMB_X27_Y28_N30
\DAC1_inst|Add1~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~31_combout\ = (\DAC1_inst|Add1~30_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(15),
	datad => \DAC1_inst|Add1~30_combout\,
	combout => \DAC1_inst|Add1~31_combout\);

-- Location: FF_X29_Y24_N5
\DAC1_inst|time_dac_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~33_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(14));

-- Location: LCCOMB_X29_Y24_N2
\DAC1_inst|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~32_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~26_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~26_combout\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|time_dac_read\(14),
	combout => \DAC1_inst|Add1~32_combout\);

-- Location: LCCOMB_X29_Y24_N4
\DAC1_inst|Add1~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~33_combout\ = (\DAC1_inst|Add1~32_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(14),
	datad => \DAC1_inst|Add1~32_combout\,
	combout => \DAC1_inst|Add1~33_combout\);

-- Location: FF_X27_Y24_N5
\DAC1_inst|time_dac_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~35_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(13));

-- Location: LCCOMB_X27_Y24_N2
\DAC1_inst|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~34_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~24_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~4_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~24_combout\,
	datad => \DAC1_inst|time_dac_read\(13),
	combout => \DAC1_inst|Add1~34_combout\);

-- Location: LCCOMB_X27_Y24_N4
\DAC1_inst|Add1~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~35_combout\ = (\DAC1_inst|Add1~34_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(13),
	datad => \DAC1_inst|Add1~34_combout\,
	combout => \DAC1_inst|Add1~35_combout\);

-- Location: FF_X29_Y24_N17
\DAC1_inst|time_dac_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~37_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(12));

-- Location: LCCOMB_X29_Y24_N6
\DAC1_inst|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~36_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|Add1~22_combout\))) # (!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|time_dac_read\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|time_dac_read\(12),
	datad => \DAC1_inst|Add1~22_combout\,
	combout => \DAC1_inst|Add1~36_combout\);

-- Location: LCCOMB_X29_Y24_N16
\DAC1_inst|Add1~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~37_combout\ = (\DAC1_inst|Add1~36_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(12),
	datad => \DAC1_inst|Add1~36_combout\,
	combout => \DAC1_inst|Add1~37_combout\);

-- Location: LCCOMB_X29_Y24_N26
\DAC1_inst|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~38_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~20_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Add1~20_combout\,
	datac => \DAC1_inst|time_dac_read\(11),
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|Add1~38_combout\);

-- Location: FF_X29_Y24_N29
\DAC1_inst|time_dac_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~39_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(11));

-- Location: LCCOMB_X29_Y24_N28
\DAC1_inst|Add1~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~39_combout\ = (\DAC1_inst|Add1~38_combout\) # ((\DAC1_inst|time_dac_i\(11) & !\DAC1_inst|dac_read_mode.DONE~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~38_combout\,
	datac => \DAC1_inst|time_dac_i\(11),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|Add1~39_combout\);

-- Location: LCCOMB_X29_Y24_N14
\DAC1_inst|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~40_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~18_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Add1~18_combout\,
	datac => \DAC1_inst|time_dac_read\(10),
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|Add1~40_combout\);

-- Location: FF_X29_Y24_N9
\DAC1_inst|time_dac_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~41_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(10));

-- Location: LCCOMB_X29_Y24_N8
\DAC1_inst|Add1~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~41_combout\ = (\DAC1_inst|Add1~40_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Add1~40_combout\,
	datac => \DAC1_inst|time_dac_i\(10),
	combout => \DAC1_inst|Add1~41_combout\);

-- Location: FF_X29_Y24_N21
\DAC1_inst|time_dac_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~43_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(9));

-- Location: LCCOMB_X29_Y24_N18
\DAC1_inst|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~42_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|Add1~16_combout\))) # (!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|time_dac_read\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(9),
	datab => \DAC1_inst|Add1~16_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|Add1~42_combout\);

-- Location: LCCOMB_X29_Y24_N20
\DAC1_inst|Add1~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~43_combout\ = (\DAC1_inst|Add1~42_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(9),
	datad => \DAC1_inst|Add1~42_combout\,
	combout => \DAC1_inst|Add1~43_combout\);

-- Location: FF_X29_Y24_N1
\DAC1_inst|time_dac_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~45_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(8));

-- Location: LCCOMB_X29_Y24_N30
\DAC1_inst|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~44_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|Add1~14_combout\))) # (!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|time_dac_read\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|time_dac_read\(8),
	datad => \DAC1_inst|Add1~14_combout\,
	combout => \DAC1_inst|Add1~44_combout\);

-- Location: LCCOMB_X29_Y24_N0
\DAC1_inst|Add1~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~45_combout\ = (\DAC1_inst|Add1~44_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(8),
	datad => \DAC1_inst|Add1~44_combout\,
	combout => \DAC1_inst|Add1~45_combout\);

-- Location: LCCOMB_X27_Y25_N26
\DAC1_inst|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~46_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~12_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~12_combout\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|time_dac_read\(7),
	combout => \DAC1_inst|Add1~46_combout\);

-- Location: FF_X27_Y25_N13
\DAC1_inst|time_dac_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~47_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(7));

-- Location: LCCOMB_X27_Y25_N12
\DAC1_inst|Add1~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~47_combout\ = (\DAC1_inst|Add1~46_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~46_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(7),
	combout => \DAC1_inst|Add1~47_combout\);

-- Location: FF_X29_Y24_N13
\DAC1_inst|time_dac_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~49_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(6));

-- Location: LCCOMB_X29_Y24_N10
\DAC1_inst|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~48_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|Add1~10_combout\))) # (!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|time_dac_read\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|time_dac_read\(6),
	datad => \DAC1_inst|Add1~10_combout\,
	combout => \DAC1_inst|Add1~48_combout\);

-- Location: LCCOMB_X29_Y24_N12
\DAC1_inst|Add1~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~49_combout\ = (\DAC1_inst|Add1~48_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(6),
	datad => \DAC1_inst|Add1~48_combout\,
	combout => \DAC1_inst|Add1~49_combout\);

-- Location: LCCOMB_X27_Y25_N30
\DAC1_inst|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~50_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~8_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|time_dac_read\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~8_combout\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|time_dac_read\(5),
	combout => \DAC1_inst|Add1~50_combout\);

-- Location: FF_X27_Y25_N17
\DAC1_inst|time_dac_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~51_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(5));

-- Location: LCCOMB_X27_Y25_N16
\DAC1_inst|Add1~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~51_combout\ = (\DAC1_inst|Add1~50_combout\) # ((!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|time_dac_i\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~50_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(5),
	combout => \DAC1_inst|Add1~51_combout\);

-- Location: FF_X27_Y25_N3
\DAC1_inst|time_dac_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~53_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(4));

-- Location: LCCOMB_X27_Y25_N28
\DAC1_inst|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~52_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|Add1~6_combout\)) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|Add1~6_combout\,
	datad => \DAC1_inst|time_dac_i\(4),
	combout => \DAC1_inst|Add1~52_combout\);

-- Location: LCCOMB_X27_Y25_N2
\DAC1_inst|Add1~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~53_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|Add1~52_combout\))) # (!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|time_dac_read\(4))))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & 
-- (((\DAC1_inst|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(4),
	datab => \DAC1_inst|Add1~52_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|Add1~53_combout\);

-- Location: FF_X27_Y24_N7
\DAC1_inst|time_dac_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~55_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(3));

-- Location: LCCOMB_X27_Y24_N24
\DAC1_inst|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~54_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~4_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_i\(3),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|Add1~4_combout\,
	combout => \DAC1_inst|Add1~54_combout\);

-- Location: LCCOMB_X27_Y24_N6
\DAC1_inst|Add1~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~55_combout\ = (\DAC1_inst|Equal0~4_combout\ & (((\DAC1_inst|Add1~54_combout\)))) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_read\(3))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & 
-- ((\DAC1_inst|Add1~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~4_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_read\(3),
	datad => \DAC1_inst|Add1~54_combout\,
	combout => \DAC1_inst|Add1~55_combout\);

-- Location: FF_X27_Y24_N27
\DAC1_inst|time_dac_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~57_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(2));

-- Location: LCCOMB_X27_Y24_N28
\DAC1_inst|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~56_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~2_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(2),
	datad => \DAC1_inst|Add1~2_combout\,
	combout => \DAC1_inst|Add1~56_combout\);

-- Location: LCCOMB_X27_Y24_N26
\DAC1_inst|Add1~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~57_combout\ = (\DAC1_inst|Equal0~4_combout\ & (((\DAC1_inst|Add1~56_combout\)))) # (!\DAC1_inst|Equal0~4_combout\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_read\(2))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & 
-- ((\DAC1_inst|Add1~56_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~4_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_read\(2),
	datad => \DAC1_inst|Add1~56_combout\,
	combout => \DAC1_inst|Add1~57_combout\);

-- Location: FF_X28_Y25_N31
\DAC1_inst|time_dac_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|Add1~59_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(1));

-- Location: LCCOMB_X30_Y24_N18
\DAC1_inst|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~3_combout\ = (!\DAC1_inst|time_dac_read\(13) & (!\DAC1_inst|time_dac_read\(12) & (!\DAC1_inst|time_dac_read\(15) & !\DAC1_inst|time_dac_read\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(13),
	datab => \DAC1_inst|time_dac_read\(12),
	datac => \DAC1_inst|time_dac_read\(15),
	datad => \DAC1_inst|time_dac_read\(14),
	combout => \DAC1_inst|LessThan1~3_combout\);

-- Location: LCCOMB_X28_Y24_N0
\DAC1_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~1_combout\ = (!\DAC1_inst|time_dac_read\(4) & (!\DAC1_inst|time_dac_read\(7) & (!\DAC1_inst|time_dac_read\(6) & !\DAC1_inst|time_dac_read\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(4),
	datab => \DAC1_inst|time_dac_read\(7),
	datac => \DAC1_inst|time_dac_read\(6),
	datad => \DAC1_inst|time_dac_read\(5),
	combout => \DAC1_inst|LessThan1~1_combout\);

-- Location: FF_X27_Y24_N15
\DAC1_inst|time_dac_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|time_dac_read[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_read\(0));

-- Location: LCCOMB_X27_Y24_N14
\DAC1_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~0_combout\ = (!\DAC1_inst|time_dac_read\(3) & (!\DAC1_inst|time_dac_read\(2) & ((!\DAC1_inst|time_dac_read\(1)) # (!\DAC1_inst|time_dac_read\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(3),
	datab => \DAC1_inst|time_dac_read\(2),
	datac => \DAC1_inst|time_dac_read\(0),
	datad => \DAC1_inst|time_dac_read\(1),
	combout => \DAC1_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\DAC1_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~2_combout\ = (!\DAC1_inst|time_dac_read\(8) & (!\DAC1_inst|time_dac_read\(10) & (!\DAC1_inst|time_dac_read\(9) & !\DAC1_inst|time_dac_read\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(8),
	datab => \DAC1_inst|time_dac_read\(10),
	datac => \DAC1_inst|time_dac_read\(9),
	datad => \DAC1_inst|time_dac_read\(11),
	combout => \DAC1_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X27_Y24_N0
\DAC1_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan1~4_combout\ = (\DAC1_inst|LessThan1~3_combout\ & (\DAC1_inst|LessThan1~1_combout\ & (\DAC1_inst|LessThan1~0_combout\ & \DAC1_inst|LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|LessThan1~3_combout\,
	datab => \DAC1_inst|LessThan1~1_combout\,
	datac => \DAC1_inst|LessThan1~0_combout\,
	datad => \DAC1_inst|LessThan1~2_combout\,
	combout => \DAC1_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X27_Y24_N18
\DAC1_inst|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~58_combout\ = (\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|Add1~0_combout\)) # (!\DAC1_inst|Equal0~4_combout\ & (((\DAC1_inst|time_dac_read\(1)) # (\DAC1_inst|LessThan1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~0_combout\,
	datab => \DAC1_inst|time_dac_read\(1),
	datac => \DAC1_inst|Equal0~4_combout\,
	datad => \DAC1_inst|LessThan1~4_combout\,
	combout => \DAC1_inst|Add1~58_combout\);

-- Location: LCCOMB_X28_Y25_N30
\DAC1_inst|Add1~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add1~59_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|Add1~58_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i\(1),
	datad => \DAC1_inst|Add1~58_combout\,
	combout => \DAC1_inst|Add1~59_combout\);

-- Location: FF_X27_Y24_N13
\DAC1_inst|time_dac_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|time_dac_i~1_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|time_dac_i\(0));

-- Location: LCCOMB_X27_Y24_N22
\DAC1_inst|time_dac_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i~0_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|time_dac_read\(0))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|time_dac_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|time_dac_read\(0),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|time_dac_i\(0),
	combout => \DAC1_inst|time_dac_i~0_combout\);

-- Location: LCCOMB_X27_Y24_N12
\DAC1_inst|time_dac_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|time_dac_i~1_combout\ = (\DAC1_inst|time_dac_i~0_combout\) # ((!\DAC1_inst|Equal0~4_combout\ & (\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|LessThan1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~4_combout\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|time_dac_i~0_combout\,
	datad => \DAC1_inst|LessThan1~4_combout\,
	combout => \DAC1_inst|time_dac_i~1_combout\);

-- Location: LCCOMB_X28_Y25_N0
\DAC1_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~0_combout\ = (\DAC1_inst|Add1~59_combout\ & (\DAC1_inst|time_dac_i~1_combout\ $ (VCC))) # (!\DAC1_inst|Add1~59_combout\ & (\DAC1_inst|time_dac_i~1_combout\ & VCC))
-- \DAC1_inst|Add3~1\ = CARRY((\DAC1_inst|Add1~59_combout\ & \DAC1_inst|time_dac_i~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~59_combout\,
	datab => \DAC1_inst|time_dac_i~1_combout\,
	datad => VCC,
	combout => \DAC1_inst|Add3~0_combout\,
	cout => \DAC1_inst|Add3~1\);

-- Location: LCCOMB_X28_Y25_N2
\DAC1_inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~2_combout\ = (\DAC1_inst|Add1~57_combout\ & (\DAC1_inst|Add3~1\ & VCC)) # (!\DAC1_inst|Add1~57_combout\ & (!\DAC1_inst|Add3~1\))
-- \DAC1_inst|Add3~3\ = CARRY((!\DAC1_inst|Add1~57_combout\ & !\DAC1_inst|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~57_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~1\,
	combout => \DAC1_inst|Add3~2_combout\,
	cout => \DAC1_inst|Add3~3\);

-- Location: LCCOMB_X28_Y25_N4
\DAC1_inst|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~4_combout\ = (\DAC1_inst|Add1~55_combout\ & ((GND) # (!\DAC1_inst|Add3~3\))) # (!\DAC1_inst|Add1~55_combout\ & (\DAC1_inst|Add3~3\ $ (GND)))
-- \DAC1_inst|Add3~5\ = CARRY((\DAC1_inst|Add1~55_combout\) # (!\DAC1_inst|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~55_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~3\,
	combout => \DAC1_inst|Add3~4_combout\,
	cout => \DAC1_inst|Add3~5\);

-- Location: LCCOMB_X28_Y25_N6
\DAC1_inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~6_combout\ = (\DAC1_inst|Add1~53_combout\ & (\DAC1_inst|Add3~5\ & VCC)) # (!\DAC1_inst|Add1~53_combout\ & (!\DAC1_inst|Add3~5\))
-- \DAC1_inst|Add3~7\ = CARRY((!\DAC1_inst|Add1~53_combout\ & !\DAC1_inst|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~53_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~5\,
	combout => \DAC1_inst|Add3~6_combout\,
	cout => \DAC1_inst|Add3~7\);

-- Location: LCCOMB_X28_Y25_N8
\DAC1_inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~8_combout\ = (\DAC1_inst|Add1~51_combout\ & ((GND) # (!\DAC1_inst|Add3~7\))) # (!\DAC1_inst|Add1~51_combout\ & (\DAC1_inst|Add3~7\ $ (GND)))
-- \DAC1_inst|Add3~9\ = CARRY((\DAC1_inst|Add1~51_combout\) # (!\DAC1_inst|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~51_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~7\,
	combout => \DAC1_inst|Add3~8_combout\,
	cout => \DAC1_inst|Add3~9\);

-- Location: LCCOMB_X28_Y25_N10
\DAC1_inst|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~10_combout\ = (\DAC1_inst|Add1~49_combout\ & (\DAC1_inst|Add3~9\ & VCC)) # (!\DAC1_inst|Add1~49_combout\ & (!\DAC1_inst|Add3~9\))
-- \DAC1_inst|Add3~11\ = CARRY((!\DAC1_inst|Add1~49_combout\ & !\DAC1_inst|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~49_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~9\,
	combout => \DAC1_inst|Add3~10_combout\,
	cout => \DAC1_inst|Add3~11\);

-- Location: LCCOMB_X28_Y25_N12
\DAC1_inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~12_combout\ = (\DAC1_inst|Add1~47_combout\ & ((GND) # (!\DAC1_inst|Add3~11\))) # (!\DAC1_inst|Add1~47_combout\ & (\DAC1_inst|Add3~11\ $ (GND)))
-- \DAC1_inst|Add3~13\ = CARRY((\DAC1_inst|Add1~47_combout\) # (!\DAC1_inst|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~47_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~11\,
	combout => \DAC1_inst|Add3~12_combout\,
	cout => \DAC1_inst|Add3~13\);

-- Location: LCCOMB_X28_Y25_N14
\DAC1_inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~14_combout\ = (\DAC1_inst|Add1~45_combout\ & (\DAC1_inst|Add3~13\ & VCC)) # (!\DAC1_inst|Add1~45_combout\ & (!\DAC1_inst|Add3~13\))
-- \DAC1_inst|Add3~15\ = CARRY((!\DAC1_inst|Add1~45_combout\ & !\DAC1_inst|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~45_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~13\,
	combout => \DAC1_inst|Add3~14_combout\,
	cout => \DAC1_inst|Add3~15\);

-- Location: LCCOMB_X28_Y25_N16
\DAC1_inst|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~16_combout\ = (\DAC1_inst|Add1~43_combout\ & ((GND) # (!\DAC1_inst|Add3~15\))) # (!\DAC1_inst|Add1~43_combout\ & (\DAC1_inst|Add3~15\ $ (GND)))
-- \DAC1_inst|Add3~17\ = CARRY((\DAC1_inst|Add1~43_combout\) # (!\DAC1_inst|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~43_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~15\,
	combout => \DAC1_inst|Add3~16_combout\,
	cout => \DAC1_inst|Add3~17\);

-- Location: LCCOMB_X28_Y25_N18
\DAC1_inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~18_combout\ = (\DAC1_inst|Add1~41_combout\ & (\DAC1_inst|Add3~17\ & VCC)) # (!\DAC1_inst|Add1~41_combout\ & (!\DAC1_inst|Add3~17\))
-- \DAC1_inst|Add3~19\ = CARRY((!\DAC1_inst|Add1~41_combout\ & !\DAC1_inst|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~41_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~17\,
	combout => \DAC1_inst|Add3~18_combout\,
	cout => \DAC1_inst|Add3~19\);

-- Location: LCCOMB_X28_Y25_N20
\DAC1_inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~20_combout\ = (\DAC1_inst|Add1~39_combout\ & ((GND) # (!\DAC1_inst|Add3~19\))) # (!\DAC1_inst|Add1~39_combout\ & (\DAC1_inst|Add3~19\ $ (GND)))
-- \DAC1_inst|Add3~21\ = CARRY((\DAC1_inst|Add1~39_combout\) # (!\DAC1_inst|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~39_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~19\,
	combout => \DAC1_inst|Add3~20_combout\,
	cout => \DAC1_inst|Add3~21\);

-- Location: LCCOMB_X28_Y25_N22
\DAC1_inst|Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~22_combout\ = (\DAC1_inst|Add1~37_combout\ & (\DAC1_inst|Add3~21\ & VCC)) # (!\DAC1_inst|Add1~37_combout\ & (!\DAC1_inst|Add3~21\))
-- \DAC1_inst|Add3~23\ = CARRY((!\DAC1_inst|Add1~37_combout\ & !\DAC1_inst|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~37_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~21\,
	combout => \DAC1_inst|Add3~22_combout\,
	cout => \DAC1_inst|Add3~23\);

-- Location: LCCOMB_X28_Y25_N24
\DAC1_inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~24_combout\ = (\DAC1_inst|Add1~35_combout\ & ((GND) # (!\DAC1_inst|Add3~23\))) # (!\DAC1_inst|Add1~35_combout\ & (\DAC1_inst|Add3~23\ $ (GND)))
-- \DAC1_inst|Add3~25\ = CARRY((\DAC1_inst|Add1~35_combout\) # (!\DAC1_inst|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add1~35_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~23\,
	combout => \DAC1_inst|Add3~24_combout\,
	cout => \DAC1_inst|Add3~25\);

-- Location: LCCOMB_X28_Y25_N26
\DAC1_inst|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~26_combout\ = (\DAC1_inst|Add1~33_combout\ & (\DAC1_inst|Add3~25\ & VCC)) # (!\DAC1_inst|Add1~33_combout\ & (!\DAC1_inst|Add3~25\))
-- \DAC1_inst|Add3~27\ = CARRY((!\DAC1_inst|Add1~33_combout\ & !\DAC1_inst|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|Add1~33_combout\,
	datad => VCC,
	cin => \DAC1_inst|Add3~25\,
	combout => \DAC1_inst|Add3~26_combout\,
	cout => \DAC1_inst|Add3~27\);

-- Location: LCCOMB_X28_Y25_N28
\DAC1_inst|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Add3~28_combout\ = \DAC1_inst|Add3~27\ $ (\DAC1_inst|Add1~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DAC1_inst|Add1~31_combout\,
	cin => \DAC1_inst|Add3~27\,
	combout => \DAC1_inst|Add3~28_combout\);

-- Location: LCCOMB_X27_Y27_N20
\DAC1_inst|count~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~17_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(14),
	combout => \DAC1_inst|count~17_combout\);

-- Location: LCCOMB_X29_Y27_N16
\DAC1_inst|count~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~18_combout\ = (\DAC1_inst|count\(13) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|count\(13),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|count~18_combout\);

-- Location: LCCOMB_X27_Y27_N30
\DAC1_inst|count~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~19_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(12),
	combout => \DAC1_inst|count~19_combout\);

-- Location: LCCOMB_X29_Y26_N8
\DAC1_inst|count~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~20_combout\ = (\DAC1_inst|count\(11) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|count\(11),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|count~20_combout\);

-- Location: LCCOMB_X29_Y27_N26
\DAC1_inst|count~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~21_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(10),
	combout => \DAC1_inst|count~21_combout\);

-- Location: LCCOMB_X29_Y27_N4
\DAC1_inst|count~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~22_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(9),
	combout => \DAC1_inst|count~22_combout\);

-- Location: LCCOMB_X28_Y26_N10
\DAC1_inst|count~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~23_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(8),
	combout => \DAC1_inst|count~23_combout\);

-- Location: LCCOMB_X29_Y27_N22
\DAC1_inst|count~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~24_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(7),
	combout => \DAC1_inst|count~24_combout\);

-- Location: LCCOMB_X28_Y28_N20
\DAC1_inst|count~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~25_combout\ = (\DAC1_inst|count\(6) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|count\(6),
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|count~25_combout\);

-- Location: LCCOMB_X29_Y27_N8
\DAC1_inst|count~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~26_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(5),
	combout => \DAC1_inst|count~26_combout\);

-- Location: LCCOMB_X29_Y27_N2
\DAC1_inst|count~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~27_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(4),
	combout => \DAC1_inst|count~27_combout\);

-- Location: LCCOMB_X29_Y28_N8
\DAC1_inst|count~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~28_combout\ = (\DAC1_inst|count\(3) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|count\(3),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|count~28_combout\);

-- Location: LCCOMB_X29_Y27_N20
\DAC1_inst|count~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~29_combout\ = (\DAC1_inst|count\(2) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|count\(2),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|count~29_combout\);

-- Location: LCCOMB_X29_Y27_N30
\DAC1_inst|count~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|count~30_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|count\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|count\(1),
	combout => \DAC1_inst|count~30_combout\);

-- Location: LCCOMB_X29_Y25_N0
\DAC1_inst|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~1_cout\ = CARRY((\DAC1_inst|count~31_combout\ & \DAC1_inst|time_dac_i~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~31_combout\,
	datab => \DAC1_inst|time_dac_i~1_combout\,
	datad => VCC,
	cout => \DAC1_inst|LessThan2~1_cout\);

-- Location: LCCOMB_X29_Y25_N2
\DAC1_inst|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~3_cout\ = CARRY((\DAC1_inst|Add3~0_combout\ & ((!\DAC1_inst|LessThan2~1_cout\) # (!\DAC1_inst|count~30_combout\))) # (!\DAC1_inst|Add3~0_combout\ & (!\DAC1_inst|count~30_combout\ & !\DAC1_inst|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~0_combout\,
	datab => \DAC1_inst|count~30_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~1_cout\,
	cout => \DAC1_inst|LessThan2~3_cout\);

-- Location: LCCOMB_X29_Y25_N4
\DAC1_inst|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~5_cout\ = CARRY((\DAC1_inst|count~29_combout\ & ((!\DAC1_inst|LessThan2~3_cout\) # (!\DAC1_inst|Add3~2_combout\))) # (!\DAC1_inst|count~29_combout\ & (!\DAC1_inst|Add3~2_combout\ & !\DAC1_inst|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~29_combout\,
	datab => \DAC1_inst|Add3~2_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~3_cout\,
	cout => \DAC1_inst|LessThan2~5_cout\);

-- Location: LCCOMB_X29_Y25_N6
\DAC1_inst|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~7_cout\ = CARRY((\DAC1_inst|count~28_combout\ & (\DAC1_inst|Add3~4_combout\ & !\DAC1_inst|LessThan2~5_cout\)) # (!\DAC1_inst|count~28_combout\ & ((\DAC1_inst|Add3~4_combout\) # (!\DAC1_inst|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~28_combout\,
	datab => \DAC1_inst|Add3~4_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~5_cout\,
	cout => \DAC1_inst|LessThan2~7_cout\);

-- Location: LCCOMB_X29_Y25_N8
\DAC1_inst|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~9_cout\ = CARRY((\DAC1_inst|count~27_combout\ & ((!\DAC1_inst|LessThan2~7_cout\) # (!\DAC1_inst|Add3~6_combout\))) # (!\DAC1_inst|count~27_combout\ & (!\DAC1_inst|Add3~6_combout\ & !\DAC1_inst|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~27_combout\,
	datab => \DAC1_inst|Add3~6_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~7_cout\,
	cout => \DAC1_inst|LessThan2~9_cout\);

-- Location: LCCOMB_X29_Y25_N10
\DAC1_inst|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~11_cout\ = CARRY((\DAC1_inst|Add3~8_combout\ & ((!\DAC1_inst|LessThan2~9_cout\) # (!\DAC1_inst|count~26_combout\))) # (!\DAC1_inst|Add3~8_combout\ & (!\DAC1_inst|count~26_combout\ & !\DAC1_inst|LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~8_combout\,
	datab => \DAC1_inst|count~26_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~9_cout\,
	cout => \DAC1_inst|LessThan2~11_cout\);

-- Location: LCCOMB_X29_Y25_N12
\DAC1_inst|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~13_cout\ = CARRY((\DAC1_inst|Add3~10_combout\ & (\DAC1_inst|count~25_combout\ & !\DAC1_inst|LessThan2~11_cout\)) # (!\DAC1_inst|Add3~10_combout\ & ((\DAC1_inst|count~25_combout\) # (!\DAC1_inst|LessThan2~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~10_combout\,
	datab => \DAC1_inst|count~25_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~11_cout\,
	cout => \DAC1_inst|LessThan2~13_cout\);

-- Location: LCCOMB_X29_Y25_N14
\DAC1_inst|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~15_cout\ = CARRY((\DAC1_inst|count~24_combout\ & (\DAC1_inst|Add3~12_combout\ & !\DAC1_inst|LessThan2~13_cout\)) # (!\DAC1_inst|count~24_combout\ & ((\DAC1_inst|Add3~12_combout\) # (!\DAC1_inst|LessThan2~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~24_combout\,
	datab => \DAC1_inst|Add3~12_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~13_cout\,
	cout => \DAC1_inst|LessThan2~15_cout\);

-- Location: LCCOMB_X29_Y25_N16
\DAC1_inst|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~17_cout\ = CARRY((\DAC1_inst|Add3~14_combout\ & (\DAC1_inst|count~23_combout\ & !\DAC1_inst|LessThan2~15_cout\)) # (!\DAC1_inst|Add3~14_combout\ & ((\DAC1_inst|count~23_combout\) # (!\DAC1_inst|LessThan2~15_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~14_combout\,
	datab => \DAC1_inst|count~23_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~15_cout\,
	cout => \DAC1_inst|LessThan2~17_cout\);

-- Location: LCCOMB_X29_Y25_N18
\DAC1_inst|LessThan2~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~19_cout\ = CARRY((\DAC1_inst|Add3~16_combout\ & ((!\DAC1_inst|LessThan2~17_cout\) # (!\DAC1_inst|count~22_combout\))) # (!\DAC1_inst|Add3~16_combout\ & (!\DAC1_inst|count~22_combout\ & !\DAC1_inst|LessThan2~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~16_combout\,
	datab => \DAC1_inst|count~22_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~17_cout\,
	cout => \DAC1_inst|LessThan2~19_cout\);

-- Location: LCCOMB_X29_Y25_N20
\DAC1_inst|LessThan2~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~21_cout\ = CARRY((\DAC1_inst|Add3~18_combout\ & (\DAC1_inst|count~21_combout\ & !\DAC1_inst|LessThan2~19_cout\)) # (!\DAC1_inst|Add3~18_combout\ & ((\DAC1_inst|count~21_combout\) # (!\DAC1_inst|LessThan2~19_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~18_combout\,
	datab => \DAC1_inst|count~21_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~19_cout\,
	cout => \DAC1_inst|LessThan2~21_cout\);

-- Location: LCCOMB_X29_Y25_N22
\DAC1_inst|LessThan2~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~23_cout\ = CARRY((\DAC1_inst|Add3~20_combout\ & ((!\DAC1_inst|LessThan2~21_cout\) # (!\DAC1_inst|count~20_combout\))) # (!\DAC1_inst|Add3~20_combout\ & (!\DAC1_inst|count~20_combout\ & !\DAC1_inst|LessThan2~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~20_combout\,
	datab => \DAC1_inst|count~20_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~21_cout\,
	cout => \DAC1_inst|LessThan2~23_cout\);

-- Location: LCCOMB_X29_Y25_N24
\DAC1_inst|LessThan2~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~25_cout\ = CARRY((\DAC1_inst|Add3~22_combout\ & (\DAC1_inst|count~19_combout\ & !\DAC1_inst|LessThan2~23_cout\)) # (!\DAC1_inst|Add3~22_combout\ & ((\DAC1_inst|count~19_combout\) # (!\DAC1_inst|LessThan2~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~22_combout\,
	datab => \DAC1_inst|count~19_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~23_cout\,
	cout => \DAC1_inst|LessThan2~25_cout\);

-- Location: LCCOMB_X29_Y25_N26
\DAC1_inst|LessThan2~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~27_cout\ = CARRY((\DAC1_inst|count~18_combout\ & (\DAC1_inst|Add3~24_combout\ & !\DAC1_inst|LessThan2~25_cout\)) # (!\DAC1_inst|count~18_combout\ & ((\DAC1_inst|Add3~24_combout\) # (!\DAC1_inst|LessThan2~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|count~18_combout\,
	datab => \DAC1_inst|Add3~24_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~25_cout\,
	cout => \DAC1_inst|LessThan2~27_cout\);

-- Location: LCCOMB_X29_Y25_N28
\DAC1_inst|LessThan2~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~29_cout\ = CARRY((\DAC1_inst|Add3~26_combout\ & (\DAC1_inst|count~17_combout\ & !\DAC1_inst|LessThan2~27_cout\)) # (!\DAC1_inst|Add3~26_combout\ & ((\DAC1_inst|count~17_combout\) # (!\DAC1_inst|LessThan2~27_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Add3~26_combout\,
	datab => \DAC1_inst|count~17_combout\,
	datad => VCC,
	cin => \DAC1_inst|LessThan2~27_cout\,
	cout => \DAC1_inst|LessThan2~29_cout\);

-- Location: LCCOMB_X29_Y25_N30
\DAC1_inst|LessThan2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|LessThan2~30_combout\ = (\DAC1_inst|count~16_combout\ & ((\DAC1_inst|LessThan2~29_cout\) # (!\DAC1_inst|Add3~28_combout\))) # (!\DAC1_inst|count~16_combout\ & (\DAC1_inst|LessThan2~29_cout\ & !\DAC1_inst|Add3~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|count~16_combout\,
	datad => \DAC1_inst|Add3~28_combout\,
	cin => \DAC1_inst|LessThan2~29_cout\,
	combout => \DAC1_inst|LessThan2~30_combout\);

-- Location: LCCOMB_X28_Y26_N8
\DAC1_inst|timing~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|timing~0_combout\ = (!\DAC1_inst|LessThan2~30_combout\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # (\DAC1_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|LessThan2~30_combout\,
	combout => \DAC1_inst|timing~0_combout\);

-- Location: FF_X28_Y26_N9
\DAC1_inst|timing\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|timing~0_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|timing~q\);

-- Location: LCCOMB_X28_Y26_N18
\DAC1_inst|dac_read_mode~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~17_combout\ = (!\DAC1_inst|dac_read_mode.READ_T~q\ & (\DAC1_inst|dac_state~q\ & (!\DAC1_inst|timing~q\ & !\DAC1_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.READ_T~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|dac_read_mode~17_combout\);

-- Location: FF_X28_Y26_N19
\DAC1_inst|dac_read_mode.READ_V\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_V~q\);

-- Location: LCCOMB_X28_Y26_N30
\DAC1_inst|dac_read_mode~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~19_combout\ = (\DAC1_inst|dac_read_mode.READ_V~q\ & (\DAC1_inst|dac_state~q\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.READ_V~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|timing~q\,
	combout => \DAC1_inst|dac_read_mode~19_combout\);

-- Location: FF_X28_Y26_N31
\DAC1_inst|dac_read_mode.READ_dV_float\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_dV_float~q\);

-- Location: LCCOMB_X28_Y26_N6
\DAC1_inst|dac_read_mode~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~18_combout\ = (\DAC1_inst|dac_read_mode.READ_dV_float~q\ & (\DAC1_inst|dac_state~q\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.READ_dV_float~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|timing~q\,
	combout => \DAC1_inst|dac_read_mode~18_combout\);

-- Location: FF_X28_Y26_N7
\DAC1_inst|dac_read_mode.READ_dV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_dV~q\);

-- Location: LCCOMB_X28_Y26_N14
\DAC1_inst|dac_read_mode~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~16_combout\ = (\DAC1_inst|dac_read_mode.READ_dV~q\ & (\DAC1_inst|dac_state~q\ & (!\DAC1_inst|dac_read_mode.DONE~q\ & !\DAC1_inst|timing~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.READ_dV~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|timing~q\,
	combout => \DAC1_inst|dac_read_mode~16_combout\);

-- Location: FF_X28_Y26_N15
\DAC1_inst|dac_read_mode.DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.DONE~q\);

-- Location: LCCOMB_X28_Y26_N2
\DAC1_inst|dac_read_mode~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~20_combout\ = (\DAC1_inst|timing~q\ & (((!\DAC1_inst|LessThan2~30_combout\)))) # (!\DAC1_inst|timing~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((!\DAC1_inst|LessThan2~30_combout\))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & 
-- (\DAC1_inst|dac_read_mode.NONE~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|timing~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_read_mode.NONE~q\,
	datad => \DAC1_inst|LessThan2~30_combout\,
	combout => \DAC1_inst|dac_read_mode~20_combout\);

-- Location: FF_X28_Y26_N3
\DAC1_inst|dac_read_mode.NONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~20_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.NONE~q\);

-- Location: LCCOMB_X28_Y26_N4
\DAC1_inst|read_addr[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[12]~16_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\) # (\DAC1_inst|dac_read_mode.NONE~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_read_mode.NONE~q\,
	combout => \DAC1_inst|read_addr[12]~16_combout\);

-- Location: LCCOMB_X27_Y26_N0
\DAC1_inst|read_addr[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[12]~17_combout\ = (!\DAC1_inst|read_addr[12]~16_combout\ & ((\DAC1_inst|dac_state~q\) # ((\mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\ & \DAC1_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|Equal0~4_combout\,
	datad => \DAC1_inst|read_addr[12]~16_combout\,
	combout => \DAC1_inst|read_addr[12]~17_combout\);

-- Location: FF_X27_Y26_N5
\DAC1_inst|read_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[0]~14_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(0));

-- Location: LCCOMB_X27_Y26_N6
\DAC1_inst|read_addr[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[1]~18_combout\ = (\DAC1_inst|read_addr\(1) & (!\DAC1_inst|read_addr[0]~15\)) # (!\DAC1_inst|read_addr\(1) & ((\DAC1_inst|read_addr[0]~15\) # (GND)))
-- \DAC1_inst|read_addr[1]~19\ = CARRY((!\DAC1_inst|read_addr[0]~15\) # (!\DAC1_inst|read_addr\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(1),
	datad => VCC,
	cin => \DAC1_inst|read_addr[0]~15\,
	combout => \DAC1_inst|read_addr[1]~18_combout\,
	cout => \DAC1_inst|read_addr[1]~19\);

-- Location: FF_X27_Y26_N7
\DAC1_inst|read_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[1]~18_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(1));

-- Location: LCCOMB_X27_Y26_N8
\DAC1_inst|read_addr[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[2]~20_combout\ = (\DAC1_inst|read_addr\(2) & (\DAC1_inst|read_addr[1]~19\ $ (GND))) # (!\DAC1_inst|read_addr\(2) & (!\DAC1_inst|read_addr[1]~19\ & VCC))
-- \DAC1_inst|read_addr[2]~21\ = CARRY((\DAC1_inst|read_addr\(2) & !\DAC1_inst|read_addr[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(2),
	datad => VCC,
	cin => \DAC1_inst|read_addr[1]~19\,
	combout => \DAC1_inst|read_addr[2]~20_combout\,
	cout => \DAC1_inst|read_addr[2]~21\);

-- Location: FF_X27_Y26_N9
\DAC1_inst|read_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[2]~20_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(2));

-- Location: LCCOMB_X27_Y26_N10
\DAC1_inst|read_addr[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[3]~22_combout\ = (\DAC1_inst|read_addr\(3) & (!\DAC1_inst|read_addr[2]~21\)) # (!\DAC1_inst|read_addr\(3) & ((\DAC1_inst|read_addr[2]~21\) # (GND)))
-- \DAC1_inst|read_addr[3]~23\ = CARRY((!\DAC1_inst|read_addr[2]~21\) # (!\DAC1_inst|read_addr\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(3),
	datad => VCC,
	cin => \DAC1_inst|read_addr[2]~21\,
	combout => \DAC1_inst|read_addr[3]~22_combout\,
	cout => \DAC1_inst|read_addr[3]~23\);

-- Location: FF_X27_Y26_N11
\DAC1_inst|read_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[3]~22_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(3));

-- Location: LCCOMB_X27_Y26_N12
\DAC1_inst|read_addr[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[4]~24_combout\ = (\DAC1_inst|read_addr\(4) & (\DAC1_inst|read_addr[3]~23\ $ (GND))) # (!\DAC1_inst|read_addr\(4) & (!\DAC1_inst|read_addr[3]~23\ & VCC))
-- \DAC1_inst|read_addr[4]~25\ = CARRY((\DAC1_inst|read_addr\(4) & !\DAC1_inst|read_addr[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(4),
	datad => VCC,
	cin => \DAC1_inst|read_addr[3]~23\,
	combout => \DAC1_inst|read_addr[4]~24_combout\,
	cout => \DAC1_inst|read_addr[4]~25\);

-- Location: FF_X27_Y26_N13
\DAC1_inst|read_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[4]~24_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(4));

-- Location: LCCOMB_X27_Y26_N14
\DAC1_inst|read_addr[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[5]~26_combout\ = (\DAC1_inst|read_addr\(5) & (!\DAC1_inst|read_addr[4]~25\)) # (!\DAC1_inst|read_addr\(5) & ((\DAC1_inst|read_addr[4]~25\) # (GND)))
-- \DAC1_inst|read_addr[5]~27\ = CARRY((!\DAC1_inst|read_addr[4]~25\) # (!\DAC1_inst|read_addr\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(5),
	datad => VCC,
	cin => \DAC1_inst|read_addr[4]~25\,
	combout => \DAC1_inst|read_addr[5]~26_combout\,
	cout => \DAC1_inst|read_addr[5]~27\);

-- Location: FF_X27_Y26_N15
\DAC1_inst|read_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[5]~26_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(5));

-- Location: LCCOMB_X27_Y26_N16
\DAC1_inst|read_addr[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[6]~28_combout\ = (\DAC1_inst|read_addr\(6) & (\DAC1_inst|read_addr[5]~27\ $ (GND))) # (!\DAC1_inst|read_addr\(6) & (!\DAC1_inst|read_addr[5]~27\ & VCC))
-- \DAC1_inst|read_addr[6]~29\ = CARRY((\DAC1_inst|read_addr\(6) & !\DAC1_inst|read_addr[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(6),
	datad => VCC,
	cin => \DAC1_inst|read_addr[5]~27\,
	combout => \DAC1_inst|read_addr[6]~28_combout\,
	cout => \DAC1_inst|read_addr[6]~29\);

-- Location: FF_X27_Y26_N17
\DAC1_inst|read_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[6]~28_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(6));

-- Location: LCCOMB_X27_Y26_N18
\DAC1_inst|read_addr[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[7]~30_combout\ = (\DAC1_inst|read_addr\(7) & (!\DAC1_inst|read_addr[6]~29\)) # (!\DAC1_inst|read_addr\(7) & ((\DAC1_inst|read_addr[6]~29\) # (GND)))
-- \DAC1_inst|read_addr[7]~31\ = CARRY((!\DAC1_inst|read_addr[6]~29\) # (!\DAC1_inst|read_addr\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(7),
	datad => VCC,
	cin => \DAC1_inst|read_addr[6]~29\,
	combout => \DAC1_inst|read_addr[7]~30_combout\,
	cout => \DAC1_inst|read_addr[7]~31\);

-- Location: FF_X27_Y26_N19
\DAC1_inst|read_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[7]~30_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(7));

-- Location: LCCOMB_X27_Y26_N20
\DAC1_inst|read_addr[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[8]~32_combout\ = (\DAC1_inst|read_addr\(8) & (\DAC1_inst|read_addr[7]~31\ $ (GND))) # (!\DAC1_inst|read_addr\(8) & (!\DAC1_inst|read_addr[7]~31\ & VCC))
-- \DAC1_inst|read_addr[8]~33\ = CARRY((\DAC1_inst|read_addr\(8) & !\DAC1_inst|read_addr[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(8),
	datad => VCC,
	cin => \DAC1_inst|read_addr[7]~31\,
	combout => \DAC1_inst|read_addr[8]~32_combout\,
	cout => \DAC1_inst|read_addr[8]~33\);

-- Location: FF_X27_Y26_N21
\DAC1_inst|read_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[8]~32_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(8));

-- Location: LCCOMB_X27_Y26_N22
\DAC1_inst|read_addr[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[9]~34_combout\ = (\DAC1_inst|read_addr\(9) & (!\DAC1_inst|read_addr[8]~33\)) # (!\DAC1_inst|read_addr\(9) & ((\DAC1_inst|read_addr[8]~33\) # (GND)))
-- \DAC1_inst|read_addr[9]~35\ = CARRY((!\DAC1_inst|read_addr[8]~33\) # (!\DAC1_inst|read_addr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(9),
	datad => VCC,
	cin => \DAC1_inst|read_addr[8]~33\,
	combout => \DAC1_inst|read_addr[9]~34_combout\,
	cout => \DAC1_inst|read_addr[9]~35\);

-- Location: FF_X27_Y26_N23
\DAC1_inst|read_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[9]~34_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(9));

-- Location: LCCOMB_X27_Y26_N24
\DAC1_inst|read_addr[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[10]~36_combout\ = (\DAC1_inst|read_addr\(10) & (\DAC1_inst|read_addr[9]~35\ $ (GND))) # (!\DAC1_inst|read_addr\(10) & (!\DAC1_inst|read_addr[9]~35\ & VCC))
-- \DAC1_inst|read_addr[10]~37\ = CARRY((\DAC1_inst|read_addr\(10) & !\DAC1_inst|read_addr[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(10),
	datad => VCC,
	cin => \DAC1_inst|read_addr[9]~35\,
	combout => \DAC1_inst|read_addr[10]~36_combout\,
	cout => \DAC1_inst|read_addr[10]~37\);

-- Location: FF_X27_Y26_N25
\DAC1_inst|read_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[10]~36_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(10));

-- Location: LCCOMB_X27_Y26_N26
\DAC1_inst|read_addr[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[11]~38_combout\ = (\DAC1_inst|read_addr\(11) & (!\DAC1_inst|read_addr[10]~37\)) # (!\DAC1_inst|read_addr\(11) & ((\DAC1_inst|read_addr[10]~37\) # (GND)))
-- \DAC1_inst|read_addr[11]~39\ = CARRY((!\DAC1_inst|read_addr[10]~37\) # (!\DAC1_inst|read_addr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(11),
	datad => VCC,
	cin => \DAC1_inst|read_addr[10]~37\,
	combout => \DAC1_inst|read_addr[11]~38_combout\,
	cout => \DAC1_inst|read_addr[11]~39\);

-- Location: FF_X27_Y26_N27
\DAC1_inst|read_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[11]~38_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(11));

-- Location: LCCOMB_X27_Y26_N28
\DAC1_inst|read_addr[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[12]~40_combout\ = (\DAC1_inst|read_addr\(12) & (\DAC1_inst|read_addr[11]~39\ $ (GND))) # (!\DAC1_inst|read_addr\(12) & (!\DAC1_inst|read_addr[11]~39\ & VCC))
-- \DAC1_inst|read_addr[12]~41\ = CARRY((\DAC1_inst|read_addr\(12) & !\DAC1_inst|read_addr[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|read_addr\(12),
	datad => VCC,
	cin => \DAC1_inst|read_addr[11]~39\,
	combout => \DAC1_inst|read_addr[12]~40_combout\,
	cout => \DAC1_inst|read_addr[12]~41\);

-- Location: FF_X27_Y26_N29
\DAC1_inst|read_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[12]~40_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(12));

-- Location: LCCOMB_X27_Y26_N30
\DAC1_inst|read_addr[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|read_addr[13]~42_combout\ = \DAC1_inst|read_addr\(13) $ (\DAC1_inst|read_addr[12]~41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|read_addr\(13),
	cin => \DAC1_inst|read_addr[12]~41\,
	combout => \DAC1_inst|read_addr[13]~42_combout\);

-- Location: FF_X27_Y26_N31
\DAC1_inst|read_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|read_addr[13]~42_combout\,
	sclr => \DAC1_inst|ALT_INV_dac_state~q\,
	ena => \DAC1_inst|read_addr[12]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|read_addr\(13));

-- Location: FF_X28_Y24_N25
\mem1|altsyncram_component|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \DAC1_inst|read_addr\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem1|altsyncram_component|auto_generated|address_reg_b\(0));

-- Location: FF_X28_Y24_N5
\mem1|altsyncram_component|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0));

-- Location: M9K_X33_Y31_N0
\mem1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[0]~1_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\mem1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 16384,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \mem1|altsyncram_component|auto_generated|decode2|eq_node[1]~0_combout\,
	portbre => VCC,
	clk0 => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	portadatain => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \mem1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y28_N14
\mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\ = (\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & ((\mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\))) # 
-- (!\mem1|altsyncram_component|auto_generated|out_address_reg_b\(0) & (\mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|out_address_reg_b\(0),
	datab => \mem1|altsyncram_component|auto_generated|ram_block1a8~portbdataout\,
	datad => \mem1|altsyncram_component|auto_generated|ram_block1a24~portbdataout\,
	combout => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\);

-- Location: LCCOMB_X30_Y24_N4
\DAC1_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~1_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	combout => \DAC1_inst|Equal0~1_combout\);

-- Location: LCCOMB_X27_Y24_N20
\DAC1_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~0_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	combout => \DAC1_inst|Equal0~0_combout\);

-- Location: LCCOMB_X30_Y24_N12
\DAC1_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~2_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\ & 
-- (\mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\ & \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	combout => \DAC1_inst|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y24_N24
\DAC1_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~3_combout\ = (\mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\ & (\mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\ & 
-- \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	datab => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	datac => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	combout => \DAC1_inst|Equal0~3_combout\);

-- Location: LCCOMB_X29_Y24_N24
\DAC1_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|Equal0~4_combout\ = (\DAC1_inst|Equal0~1_combout\ & (\DAC1_inst|Equal0~0_combout\ & (\DAC1_inst|Equal0~2_combout\ & \DAC1_inst|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|Equal0~1_combout\,
	datab => \DAC1_inst|Equal0~0_combout\,
	datac => \DAC1_inst|Equal0~2_combout\,
	datad => \DAC1_inst|Equal0~3_combout\,
	combout => \DAC1_inst|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y26_N22
\DAC1_inst|dac_read_mode~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~21_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (((\DAC1_inst|LessThan2~30_combout\)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (!\DAC1_inst|dac_read_mode.READ_T~q\ & (\DAC1_inst|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.READ_T~q\,
	datab => \DAC1_inst|Equal0~4_combout\,
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|LessThan2~30_combout\,
	combout => \DAC1_inst|dac_read_mode~21_combout\);

-- Location: LCCOMB_X28_Y26_N0
\DAC1_inst|dac_read_mode~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_read_mode~22_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|timing~q\ & ((!\DAC1_inst|LessThan2~30_combout\))) # (!\DAC1_inst|timing~q\ & (!\DAC1_inst|dac_read_mode~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode~21_combout\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|timing~q\,
	datad => \DAC1_inst|LessThan2~30_combout\,
	combout => \DAC1_inst|dac_read_mode~22_combout\);

-- Location: FF_X28_Y26_N1
\DAC1_inst|dac_read_mode.READ_T\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_read_mode~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_read_mode.READ_T~q\);

-- Location: LCCOMB_X28_Y26_N20
\DAC1_inst|dac_state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_state~2_combout\ = (\DAC1_inst|dac_state~1_combout\) # ((\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.READ_T~q\) # (!\DAC1_inst|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~1_combout\,
	datab => \DAC1_inst|dac_read_mode.READ_T~q\,
	datac => \DAC1_inst|dac_state~q\,
	datad => \DAC1_inst|Equal0~4_combout\,
	combout => \DAC1_inst|dac_state~2_combout\);

-- Location: FF_X28_Y26_N21
\DAC1_inst|dac_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_state~q\);

-- Location: LCCOMB_X21_Y29_N16
\DAC1_inst|wr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|wr~0_combout\ = !\DAC1_inst|dac_state~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|wr~0_combout\);

-- Location: FF_X21_Y29_N17
\DAC1_inst|wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|wr~q\);

-- Location: LCCOMB_X16_Y33_N4
\inst|cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[0]~8_combout\ = \inst|cnt\(0) $ (VCC)
-- \inst|cnt[0]~9\ = CARRY(\inst|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|cnt\(0),
	datad => VCC,
	combout => \inst|cnt[0]~8_combout\,
	cout => \inst|cnt[0]~9\);

-- Location: FF_X16_Y33_N5
\inst|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[0]~8_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(0));

-- Location: LCCOMB_X16_Y33_N6
\inst|cnt[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[1]~10_combout\ = (\inst|cnt\(1) & (!\inst|cnt[0]~9\)) # (!\inst|cnt\(1) & ((\inst|cnt[0]~9\) # (GND)))
-- \inst|cnt[1]~11\ = CARRY((!\inst|cnt[0]~9\) # (!\inst|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cnt\(1),
	datad => VCC,
	cin => \inst|cnt[0]~9\,
	combout => \inst|cnt[1]~10_combout\,
	cout => \inst|cnt[1]~11\);

-- Location: FF_X16_Y33_N7
\inst|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[1]~10_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(1));

-- Location: LCCOMB_X16_Y33_N8
\inst|cnt[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[2]~12_combout\ = (\inst|cnt\(2) & (\inst|cnt[1]~11\ $ (GND))) # (!\inst|cnt\(2) & (!\inst|cnt[1]~11\ & VCC))
-- \inst|cnt[2]~13\ = CARRY((\inst|cnt\(2) & !\inst|cnt[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cnt\(2),
	datad => VCC,
	cin => \inst|cnt[1]~11\,
	combout => \inst|cnt[2]~12_combout\,
	cout => \inst|cnt[2]~13\);

-- Location: FF_X16_Y33_N9
\inst|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[2]~12_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(2));

-- Location: LCCOMB_X16_Y33_N10
\inst|cnt[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[3]~14_combout\ = (\inst|cnt\(3) & (!\inst|cnt[2]~13\)) # (!\inst|cnt\(3) & ((\inst|cnt[2]~13\) # (GND)))
-- \inst|cnt[3]~15\ = CARRY((!\inst|cnt[2]~13\) # (!\inst|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cnt\(3),
	datad => VCC,
	cin => \inst|cnt[2]~13\,
	combout => \inst|cnt[3]~14_combout\,
	cout => \inst|cnt[3]~15\);

-- Location: FF_X16_Y33_N11
\inst|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[3]~14_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(3));

-- Location: LCCOMB_X16_Y33_N12
\inst|cnt[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[4]~16_combout\ = (\inst|cnt\(4) & (\inst|cnt[3]~15\ $ (GND))) # (!\inst|cnt\(4) & (!\inst|cnt[3]~15\ & VCC))
-- \inst|cnt[4]~17\ = CARRY((\inst|cnt\(4) & !\inst|cnt[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cnt\(4),
	datad => VCC,
	cin => \inst|cnt[3]~15\,
	combout => \inst|cnt[4]~16_combout\,
	cout => \inst|cnt[4]~17\);

-- Location: FF_X16_Y33_N13
\inst|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[4]~16_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(4));

-- Location: LCCOMB_X16_Y33_N26
\inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~0_combout\ = (((!\inst|cnt\(4)) # (!\inst|cnt\(2))) # (!\inst|cnt\(1))) # (!\inst|cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|cnt\(3),
	datab => \inst|cnt\(1),
	datac => \inst|cnt\(2),
	datad => \inst|cnt\(4),
	combout => \inst|LessThan0~0_combout\);

-- Location: LCCOMB_X16_Y33_N14
\inst|cnt[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[5]~18_combout\ = (\inst|cnt\(5) & (!\inst|cnt[4]~17\)) # (!\inst|cnt\(5) & ((\inst|cnt[4]~17\) # (GND)))
-- \inst|cnt[5]~19\ = CARRY((!\inst|cnt[4]~17\) # (!\inst|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cnt\(5),
	datad => VCC,
	cin => \inst|cnt[4]~17\,
	combout => \inst|cnt[5]~18_combout\,
	cout => \inst|cnt[5]~19\);

-- Location: FF_X16_Y33_N15
\inst|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[5]~18_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(5));

-- Location: LCCOMB_X16_Y33_N16
\inst|cnt[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[6]~20_combout\ = (\inst|cnt\(6) & (\inst|cnt[5]~19\ $ (GND))) # (!\inst|cnt\(6) & (!\inst|cnt[5]~19\ & VCC))
-- \inst|cnt[6]~21\ = CARRY((\inst|cnt\(6) & !\inst|cnt[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|cnt\(6),
	datad => VCC,
	cin => \inst|cnt[5]~19\,
	combout => \inst|cnt[6]~20_combout\,
	cout => \inst|cnt[6]~21\);

-- Location: FF_X16_Y33_N17
\inst|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[6]~20_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(6));

-- Location: LCCOMB_X16_Y33_N18
\inst|cnt[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|cnt[7]~22_combout\ = \inst|cnt[6]~21\ $ (\inst|cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|cnt\(7),
	cin => \inst|cnt[6]~21\,
	combout => \inst|cnt[7]~22_combout\);

-- Location: FF_X16_Y33_N19
\inst|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|cnt[7]~22_combout\,
	sclr => \inst|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|cnt\(7));

-- Location: LCCOMB_X16_Y33_N28
\inst|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LessThan0~1_combout\ = (!\inst|LessThan0~0_combout\ & (\inst|cnt\(7) & (\inst|cnt\(5) & \inst|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|LessThan0~0_combout\,
	datab => \inst|cnt\(7),
	datac => \inst|cnt\(5),
	datad => \inst|cnt\(6),
	combout => \inst|LessThan0~1_combout\);

-- Location: LCCOMB_X16_Y33_N24
\inst|LO1_int~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|LO1_int~0_combout\ = \inst|LO1_int~q\ $ (\inst|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|LO1_int~q\,
	datad => \inst|LessThan0~1_combout\,
	combout => \inst|LO1_int~0_combout\);

-- Location: FF_X16_Y33_N25
\inst|LO1_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \inst|LO1_int~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|LO1_int~q\);

-- Location: LCCOMB_X31_Y18_N2
\DAC0_inst|dac_dV_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_read[31]~0_combout\ = (\DAC0_inst|dac_read_mode.READ_dV~q\ & \DAC0_inst|dac_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.READ_dV~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_read[31]~0_combout\);

-- Location: FF_X30_Y18_N25
\DAC0_inst|dac_dV_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(31));

-- Location: LCCOMB_X30_Y18_N2
\DAC0_inst|dac_dV_i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~32_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(31))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(31),
	datac => \DAC0_inst|dac_dV_i\(31),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~32_combout\);

-- Location: FF_X30_Y18_N3
\DAC0_inst|dac_dV_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(31));

-- Location: LCCOMB_X30_Y18_N24
\DAC0_inst|dac_dV_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~0_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(31)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(31),
	datac => \DAC0_inst|dac_dV_read\(31),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~0_combout\);

-- Location: FF_X30_Y18_N13
\DAC0_inst|dac_dV_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(30));

-- Location: LCCOMB_X30_Y18_N14
\DAC0_inst|dac_dV_i~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~33_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(30))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_read\(30),
	datab => \DAC0_inst|dac_state~q\,
	datac => \DAC0_inst|dac_dV_i\(30),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~33_combout\);

-- Location: FF_X30_Y18_N15
\DAC0_inst|dac_dV_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(30));

-- Location: LCCOMB_X30_Y18_N12
\DAC0_inst|dac_dV_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~1_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(30)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(30),
	datac => \DAC0_inst|dac_dV_read\(30),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~1_combout\);

-- Location: LCCOMB_X29_Y19_N2
\DAC0_inst|dac_out_read[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[30]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	combout => \DAC0_inst|dac_out_read[30]~feeder_combout\);

-- Location: LCCOMB_X31_Y19_N24
\DAC0_inst|dac_out_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[31]~0_combout\ = (\DAC0_inst|dac_state~q\ & \DAC0_inst|dac_read_mode.READ_V~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_state~q\,
	datad => \DAC0_inst|dac_read_mode.READ_V~q\,
	combout => \DAC0_inst|dac_out_read[31]~0_combout\);

-- Location: FF_X29_Y19_N3
\DAC0_inst|dac_out_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[30]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(30));

-- Location: FF_X30_Y18_N9
\DAC0_inst|dac_dV_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(29));

-- Location: LCCOMB_X30_Y18_N26
\DAC0_inst|dac_dV_i~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~34_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(29))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(29),
	datac => \DAC0_inst|dac_dV_i\(29),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~34_combout\);

-- Location: FF_X30_Y18_N27
\DAC0_inst|dac_dV_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(29));

-- Location: LCCOMB_X30_Y18_N8
\DAC0_inst|dac_dV_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~2_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(29)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(29),
	datac => \DAC0_inst|dac_dV_read\(29),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~2_combout\);

-- Location: FF_X29_Y19_N5
\DAC0_inst|dac_out_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(29));

-- Location: FF_X30_Y18_N5
\DAC0_inst|dac_dV_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(28));

-- Location: LCCOMB_X30_Y18_N6
\DAC0_inst|dac_dV_i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~35_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(28))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(28),
	datac => \DAC0_inst|dac_dV_i\(28),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~35_combout\);

-- Location: FF_X30_Y18_N7
\DAC0_inst|dac_dV_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(28));

-- Location: LCCOMB_X30_Y18_N4
\DAC0_inst|dac_dV_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~3_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(28)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(28),
	datac => \DAC0_inst|dac_dV_read\(28),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~3_combout\);

-- Location: LCCOMB_X29_Y19_N30
\DAC0_inst|dac_out_read[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[28]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	combout => \DAC0_inst|dac_out_read[28]~feeder_combout\);

-- Location: FF_X29_Y19_N31
\DAC0_inst|dac_out_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[28]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(28));

-- Location: FF_X30_Y18_N1
\DAC0_inst|dac_dV_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(27));

-- Location: LCCOMB_X30_Y18_N10
\DAC0_inst|dac_dV_i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~36_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(27))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(27),
	datac => \DAC0_inst|dac_dV_i\(27),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~36_combout\);

-- Location: FF_X30_Y18_N11
\DAC0_inst|dac_dV_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(27));

-- Location: LCCOMB_X30_Y18_N0
\DAC0_inst|dac_dV_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~4_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(27)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(27),
	datac => \DAC0_inst|dac_dV_read\(27),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~4_combout\);

-- Location: FF_X30_Y18_N21
\DAC0_inst|dac_dV_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(26));

-- Location: LCCOMB_X30_Y18_N22
\DAC0_inst|dac_dV_i~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~37_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(26))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(26),
	datac => \DAC0_inst|dac_dV_i\(26),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~37_combout\);

-- Location: FF_X30_Y18_N23
\DAC0_inst|dac_dV_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(26));

-- Location: LCCOMB_X30_Y18_N20
\DAC0_inst|dac_dV_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~5_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(26)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(26),
	datac => \DAC0_inst|dac_dV_read\(26),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~5_combout\);

-- Location: FF_X31_Y19_N11
\DAC0_inst|dac_out_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(26));

-- Location: FF_X30_Y18_N17
\DAC0_inst|dac_dV_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(25));

-- Location: LCCOMB_X30_Y18_N18
\DAC0_inst|dac_dV_i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~38_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(25))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(25),
	datac => \DAC0_inst|dac_dV_i\(25),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~38_combout\);

-- Location: FF_X30_Y18_N19
\DAC0_inst|dac_dV_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(25));

-- Location: LCCOMB_X30_Y18_N16
\DAC0_inst|dac_dV_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~6_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(25)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(25),
	datac => \DAC0_inst|dac_dV_read\(25),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~6_combout\);

-- Location: FF_X30_Y18_N29
\DAC0_inst|dac_dV_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(24));

-- Location: LCCOMB_X30_Y18_N30
\DAC0_inst|dac_dV_i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~39_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(24))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(24),
	datac => \DAC0_inst|dac_dV_i\(24),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~39_combout\);

-- Location: FF_X30_Y18_N31
\DAC0_inst|dac_dV_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(24));

-- Location: LCCOMB_X30_Y18_N28
\DAC0_inst|dac_dV_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~7_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(24)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(24),
	datac => \DAC0_inst|dac_dV_read\(24),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~7_combout\);

-- Location: FF_X32_Y19_N25
\DAC0_inst|dac_dV_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(23));

-- Location: LCCOMB_X32_Y19_N18
\DAC0_inst|dac_dV_i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~40_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(23)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(23),
	datad => \DAC0_inst|dac_dV_read\(23),
	combout => \DAC0_inst|dac_dV_i~40_combout\);

-- Location: FF_X32_Y19_N19
\DAC0_inst|dac_dV_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(23));

-- Location: LCCOMB_X32_Y19_N24
\DAC0_inst|dac_dV_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~8_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(23))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(23),
	datad => \DAC0_inst|dac_dV_i\(23),
	combout => \DAC0_inst|dac_dV_i~8_combout\);

-- Location: FF_X32_Y19_N13
\DAC0_inst|dac_dV_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(22));

-- Location: LCCOMB_X32_Y19_N6
\DAC0_inst|dac_dV_i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~41_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(22)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(22),
	datad => \DAC0_inst|dac_dV_read\(22),
	combout => \DAC0_inst|dac_dV_i~41_combout\);

-- Location: FF_X32_Y19_N7
\DAC0_inst|dac_dV_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(22));

-- Location: LCCOMB_X32_Y19_N12
\DAC0_inst|dac_dV_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~9_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(22))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(22),
	datad => \DAC0_inst|dac_dV_i\(22),
	combout => \DAC0_inst|dac_dV_i~9_combout\);

-- Location: FF_X32_Y19_N1
\DAC0_inst|dac_dV_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(21));

-- Location: LCCOMB_X32_Y19_N2
\DAC0_inst|dac_dV_i~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~42_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(21)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(21),
	datad => \DAC0_inst|dac_dV_read\(21),
	combout => \DAC0_inst|dac_dV_i~42_combout\);

-- Location: FF_X32_Y19_N3
\DAC0_inst|dac_dV_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(21));

-- Location: LCCOMB_X32_Y19_N0
\DAC0_inst|dac_dV_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~10_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(21))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(21),
	datad => \DAC0_inst|dac_dV_i\(21),
	combout => \DAC0_inst|dac_dV_i~10_combout\);

-- Location: FF_X32_Y19_N5
\DAC0_inst|dac_dV_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(20));

-- Location: LCCOMB_X32_Y19_N14
\DAC0_inst|dac_dV_i~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~43_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(20))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_dV_read\(20),
	datac => \DAC0_inst|dac_dV_i\(20),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~43_combout\);

-- Location: FF_X32_Y19_N15
\DAC0_inst|dac_dV_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(20));

-- Location: LCCOMB_X32_Y19_N4
\DAC0_inst|dac_dV_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~11_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(20)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(20),
	datac => \DAC0_inst|dac_dV_read\(20),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~11_combout\);

-- Location: FF_X32_Y19_N9
\DAC0_inst|dac_dV_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(19));

-- Location: LCCOMB_X32_Y19_N26
\DAC0_inst|dac_dV_i~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~44_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(19))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_dV_read\(19),
	datac => \DAC0_inst|dac_dV_i\(19),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~44_combout\);

-- Location: FF_X32_Y19_N27
\DAC0_inst|dac_dV_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(19));

-- Location: LCCOMB_X32_Y19_N8
\DAC0_inst|dac_dV_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~12_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(19)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(19),
	datac => \DAC0_inst|dac_dV_read\(19),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~12_combout\);

-- Location: FF_X32_Y19_N21
\DAC0_inst|dac_dV_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(18));

-- Location: LCCOMB_X32_Y19_N22
\DAC0_inst|dac_dV_i~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~45_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(18)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(18),
	datad => \DAC0_inst|dac_dV_read\(18),
	combout => \DAC0_inst|dac_dV_i~45_combout\);

-- Location: FF_X32_Y19_N23
\DAC0_inst|dac_dV_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(18));

-- Location: LCCOMB_X32_Y19_N20
\DAC0_inst|dac_dV_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~13_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(18)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(18),
	datac => \DAC0_inst|dac_dV_read\(18),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~13_combout\);

-- Location: FF_X32_Y19_N17
\DAC0_inst|dac_dV_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(17));

-- Location: LCCOMB_X32_Y19_N10
\DAC0_inst|dac_dV_i~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~46_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(17)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(17),
	datad => \DAC0_inst|dac_dV_read\(17),
	combout => \DAC0_inst|dac_dV_i~46_combout\);

-- Location: FF_X32_Y19_N11
\DAC0_inst|dac_dV_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(17));

-- Location: LCCOMB_X32_Y19_N16
\DAC0_inst|dac_dV_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~14_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(17))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(17),
	datad => \DAC0_inst|dac_dV_i\(17),
	combout => \DAC0_inst|dac_dV_i~14_combout\);

-- Location: FF_X32_Y19_N29
\DAC0_inst|dac_dV_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(16));

-- Location: LCCOMB_X32_Y19_N30
\DAC0_inst|dac_dV_i~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~47_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(16)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(16),
	datad => \DAC0_inst|dac_dV_read\(16),
	combout => \DAC0_inst|dac_dV_i~47_combout\);

-- Location: FF_X32_Y19_N31
\DAC0_inst|dac_dV_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(16));

-- Location: LCCOMB_X32_Y19_N28
\DAC0_inst|dac_dV_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~15_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(16)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(16),
	datac => \DAC0_inst|dac_dV_read\(16),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~15_combout\);

-- Location: LCCOMB_X31_Y18_N14
\DAC0_inst|dac_dV_read[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_read[15]~1_combout\ = (\DAC0_inst|dac_read_mode.READ_dV_float~q\ & \DAC0_inst|dac_state~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.READ_dV_float~q\,
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_read[15]~1_combout\);

-- Location: FF_X30_Y21_N1
\DAC0_inst|dac_dV_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(15));

-- Location: LCCOMB_X30_Y21_N10
\DAC0_inst|dac_dV_i~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~48_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(15))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(15),
	datac => \DAC0_inst|dac_dV_i\(15),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~48_combout\);

-- Location: FF_X30_Y21_N11
\DAC0_inst|dac_dV_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(15));

-- Location: LCCOMB_X30_Y21_N0
\DAC0_inst|dac_dV_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~16_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(15)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(15),
	datac => \DAC0_inst|dac_dV_read\(15),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~16_combout\);

-- Location: FF_X30_Y21_N13
\DAC0_inst|dac_dV_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(14));

-- Location: LCCOMB_X30_Y21_N6
\DAC0_inst|dac_dV_i~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~49_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(14))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_read\(14),
	datab => \DAC0_inst|dac_state~q\,
	datac => \DAC0_inst|dac_dV_i\(14),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~49_combout\);

-- Location: FF_X30_Y21_N7
\DAC0_inst|dac_dV_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(14));

-- Location: LCCOMB_X30_Y21_N12
\DAC0_inst|dac_dV_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~17_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(14)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(14),
	datac => \DAC0_inst|dac_dV_read\(14),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~17_combout\);

-- Location: FF_X30_Y21_N25
\DAC0_inst|dac_dV_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(13));

-- Location: LCCOMB_X30_Y21_N2
\DAC0_inst|dac_dV_i~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~50_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(13))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(13),
	datac => \DAC0_inst|dac_dV_i\(13),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~50_combout\);

-- Location: FF_X30_Y21_N3
\DAC0_inst|dac_dV_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(13));

-- Location: LCCOMB_X30_Y21_N24
\DAC0_inst|dac_dV_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~18_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(13)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(13),
	datac => \DAC0_inst|dac_dV_read\(13),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~18_combout\);

-- Location: FF_X30_Y21_N5
\DAC0_inst|dac_dV_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(12));

-- Location: LCCOMB_X30_Y21_N14
\DAC0_inst|dac_dV_i~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~51_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(12))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(12),
	datac => \DAC0_inst|dac_dV_i\(12),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~51_combout\);

-- Location: FF_X30_Y21_N15
\DAC0_inst|dac_dV_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(12));

-- Location: LCCOMB_X30_Y21_N4
\DAC0_inst|dac_dV_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~19_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(12)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(12),
	datac => \DAC0_inst|dac_dV_read\(12),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~19_combout\);

-- Location: FF_X30_Y21_N9
\DAC0_inst|dac_dV_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(11));

-- Location: LCCOMB_X30_Y21_N26
\DAC0_inst|dac_dV_i~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~52_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(11))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(11),
	datac => \DAC0_inst|dac_dV_i\(11),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~52_combout\);

-- Location: FF_X30_Y21_N27
\DAC0_inst|dac_dV_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(11));

-- Location: LCCOMB_X30_Y21_N8
\DAC0_inst|dac_dV_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~20_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(11)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(11),
	datac => \DAC0_inst|dac_dV_read\(11),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~20_combout\);

-- Location: FF_X30_Y21_N21
\DAC0_inst|dac_dV_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(10));

-- Location: LCCOMB_X30_Y21_N30
\DAC0_inst|dac_dV_i~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~53_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(10))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(10),
	datac => \DAC0_inst|dac_dV_i\(10),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~53_combout\);

-- Location: FF_X30_Y21_N31
\DAC0_inst|dac_dV_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(10));

-- Location: LCCOMB_X30_Y21_N20
\DAC0_inst|dac_dV_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~21_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(10)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(10),
	datac => \DAC0_inst|dac_dV_read\(10),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~21_combout\);

-- Location: FF_X30_Y21_N17
\DAC0_inst|dac_dV_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(9));

-- Location: LCCOMB_X30_Y21_N18
\DAC0_inst|dac_dV_i~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~54_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(9))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(9),
	datac => \DAC0_inst|dac_dV_i\(9),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~54_combout\);

-- Location: FF_X30_Y21_N19
\DAC0_inst|dac_dV_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(9));

-- Location: LCCOMB_X30_Y21_N16
\DAC0_inst|dac_dV_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~22_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(9)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(9),
	datac => \DAC0_inst|dac_dV_read\(9),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~22_combout\);

-- Location: FF_X30_Y21_N29
\DAC0_inst|dac_dV_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(8));

-- Location: LCCOMB_X30_Y21_N22
\DAC0_inst|dac_dV_i~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~55_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(8))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datab => \DAC0_inst|dac_dV_read\(8),
	datac => \DAC0_inst|dac_dV_i\(8),
	datad => \DAC0_inst|dac_state~q\,
	combout => \DAC0_inst|dac_dV_i~55_combout\);

-- Location: FF_X30_Y21_N23
\DAC0_inst|dac_dV_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(8));

-- Location: LCCOMB_X30_Y21_N28
\DAC0_inst|dac_dV_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~23_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(8)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(8),
	datac => \DAC0_inst|dac_dV_read\(8),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~23_combout\);

-- Location: FF_X31_Y20_N1
\DAC0_inst|dac_dV_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(7));

-- Location: LCCOMB_X31_Y20_N2
\DAC0_inst|dac_dV_i~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~56_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(7)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(7),
	datad => \DAC0_inst|dac_dV_read\(7),
	combout => \DAC0_inst|dac_dV_i~56_combout\);

-- Location: FF_X31_Y20_N3
\DAC0_inst|dac_dV_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(7));

-- Location: LCCOMB_X31_Y20_N0
\DAC0_inst|dac_dV_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~24_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(7))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(7),
	datad => \DAC0_inst|dac_dV_i\(7),
	combout => \DAC0_inst|dac_dV_i~24_combout\);

-- Location: FF_X31_Y20_N5
\DAC0_inst|dac_dV_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(6));

-- Location: LCCOMB_X31_Y20_N30
\DAC0_inst|dac_dV_i~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~57_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(6))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_dV_read\(6),
	datac => \DAC0_inst|dac_dV_i\(6),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~57_combout\);

-- Location: FF_X31_Y20_N31
\DAC0_inst|dac_dV_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(6));

-- Location: LCCOMB_X31_Y20_N4
\DAC0_inst|dac_dV_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~25_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(6)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(6),
	datac => \DAC0_inst|dac_dV_read\(6),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~25_combout\);

-- Location: FF_X31_Y20_N25
\DAC0_inst|dac_dV_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(5));

-- Location: LCCOMB_X31_Y20_N18
\DAC0_inst|dac_dV_i~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~58_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(5)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(5),
	datad => \DAC0_inst|dac_dV_read\(5),
	combout => \DAC0_inst|dac_dV_i~58_combout\);

-- Location: FF_X31_Y20_N19
\DAC0_inst|dac_dV_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(5));

-- Location: LCCOMB_X31_Y20_N24
\DAC0_inst|dac_dV_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~26_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(5))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(5),
	datad => \DAC0_inst|dac_dV_i\(5),
	combout => \DAC0_inst|dac_dV_i~26_combout\);

-- Location: FF_X31_Y20_N13
\DAC0_inst|dac_dV_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(4));

-- Location: LCCOMB_X31_Y20_N14
\DAC0_inst|dac_dV_i~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~59_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(4)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(4),
	datad => \DAC0_inst|dac_dV_read\(4),
	combout => \DAC0_inst|dac_dV_i~59_combout\);

-- Location: FF_X31_Y20_N15
\DAC0_inst|dac_dV_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(4));

-- Location: LCCOMB_X31_Y20_N12
\DAC0_inst|dac_dV_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~27_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(4)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_dV_i\(4),
	datac => \DAC0_inst|dac_dV_read\(4),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~27_combout\);

-- Location: FF_X31_Y20_N9
\DAC0_inst|dac_dV_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(3));

-- Location: LCCOMB_X31_Y20_N10
\DAC0_inst|dac_dV_i~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~60_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(3))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_dV_read\(3),
	datac => \DAC0_inst|dac_dV_i\(3),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~60_combout\);

-- Location: FF_X31_Y20_N11
\DAC0_inst|dac_dV_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(3));

-- Location: LCCOMB_X31_Y20_N8
\DAC0_inst|dac_dV_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~28_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(3))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(3),
	datad => \DAC0_inst|dac_dV_i\(3),
	combout => \DAC0_inst|dac_dV_i~28_combout\);

-- Location: FF_X31_Y20_N29
\DAC0_inst|dac_dV_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(2));

-- Location: LCCOMB_X31_Y20_N6
\DAC0_inst|dac_dV_i~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~61_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(2)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(2),
	datad => \DAC0_inst|dac_dV_read\(2),
	combout => \DAC0_inst|dac_dV_i~61_combout\);

-- Location: FF_X31_Y20_N7
\DAC0_inst|dac_dV_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(2));

-- Location: LCCOMB_X31_Y20_N28
\DAC0_inst|dac_dV_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~29_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_read\(2))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_read\(2),
	datad => \DAC0_inst|dac_dV_i\(2),
	combout => \DAC0_inst|dac_dV_i~29_combout\);

-- Location: FF_X31_Y20_N17
\DAC0_inst|dac_dV_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(1));

-- Location: LCCOMB_X31_Y20_N26
\DAC0_inst|dac_dV_i~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~62_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(1)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(1),
	datad => \DAC0_inst|dac_dV_read\(1),
	combout => \DAC0_inst|dac_dV_i~62_combout\);

-- Location: FF_X31_Y20_N27
\DAC0_inst|dac_dV_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(1));

-- Location: LCCOMB_X31_Y20_N16
\DAC0_inst|dac_dV_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~30_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(1)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(1),
	datac => \DAC0_inst|dac_dV_read\(1),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~30_combout\);

-- Location: FF_X31_Y20_N21
\DAC0_inst|dac_dV_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_read\(0));

-- Location: LCCOMB_X31_Y20_N22
\DAC0_inst|dac_dV_i~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~63_combout\ = (\DAC0_inst|dac_state~q\ & ((\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(0)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_state~q\,
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_dV_i\(0),
	datad => \DAC0_inst|dac_dV_read\(0),
	combout => \DAC0_inst|dac_dV_i~63_combout\);

-- Location: FF_X31_Y20_N23
\DAC0_inst|dac_dV_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_dV_i~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_dV_i\(0));

-- Location: LCCOMB_X31_Y20_N20
\DAC0_inst|dac_dV_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_dV_i~31_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_dV_read\(0)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_dV_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i\(0),
	datac => \DAC0_inst|dac_dV_read\(0),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_dV_i~31_combout\);

-- Location: LCCOMB_X30_Y20_N0
\DAC0_inst|dac_out_i[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[0]~64_combout\ = (\DAC0_inst|dac_dV_i~31_combout\ & (\DAC0_inst|dac_out_i~63_combout\ $ (VCC))) # (!\DAC0_inst|dac_dV_i~31_combout\ & (\DAC0_inst|dac_out_i~63_combout\ & VCC))
-- \DAC0_inst|dac_out_i[0]~65\ = CARRY((\DAC0_inst|dac_dV_i~31_combout\ & \DAC0_inst|dac_out_i~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~31_combout\,
	datab => \DAC0_inst|dac_out_i~63_combout\,
	datad => VCC,
	combout => \DAC0_inst|dac_out_i[0]~64_combout\,
	cout => \DAC0_inst|dac_out_i[0]~65\);

-- Location: FF_X30_Y20_N1
\DAC0_inst|dac_out_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[0]~64_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(0));

-- Location: LCCOMB_X29_Y20_N6
\DAC0_inst|dac_out_i~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~63_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(0),
	combout => \DAC0_inst|dac_out_i~63_combout\);

-- Location: LCCOMB_X30_Y20_N2
\DAC0_inst|dac_out_i[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[1]~66_combout\ = (\DAC0_inst|dac_dV_i~30_combout\ & ((\DAC0_inst|dac_out_i~62_combout\ & (\DAC0_inst|dac_out_i[0]~65\ & VCC)) # (!\DAC0_inst|dac_out_i~62_combout\ & (!\DAC0_inst|dac_out_i[0]~65\)))) # (!\DAC0_inst|dac_dV_i~30_combout\ 
-- & ((\DAC0_inst|dac_out_i~62_combout\ & (!\DAC0_inst|dac_out_i[0]~65\)) # (!\DAC0_inst|dac_out_i~62_combout\ & ((\DAC0_inst|dac_out_i[0]~65\) # (GND)))))
-- \DAC0_inst|dac_out_i[1]~67\ = CARRY((\DAC0_inst|dac_dV_i~30_combout\ & (!\DAC0_inst|dac_out_i~62_combout\ & !\DAC0_inst|dac_out_i[0]~65\)) # (!\DAC0_inst|dac_dV_i~30_combout\ & ((!\DAC0_inst|dac_out_i[0]~65\) # (!\DAC0_inst|dac_out_i~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~30_combout\,
	datab => \DAC0_inst|dac_out_i~62_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[0]~65\,
	combout => \DAC0_inst|dac_out_i[1]~66_combout\,
	cout => \DAC0_inst|dac_out_i[1]~67\);

-- Location: FF_X30_Y20_N3
\DAC0_inst|dac_out_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[1]~66_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(1));

-- Location: LCCOMB_X29_Y20_N20
\DAC0_inst|dac_out_i~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~62_combout\ = (\DAC0_inst|dac_out_i\(1) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(1),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~62_combout\);

-- Location: LCCOMB_X30_Y20_N4
\DAC0_inst|dac_out_i[2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[2]~68_combout\ = ((\DAC0_inst|dac_out_i~61_combout\ $ (\DAC0_inst|dac_dV_i~29_combout\ $ (!\DAC0_inst|dac_out_i[1]~67\)))) # (GND)
-- \DAC0_inst|dac_out_i[2]~69\ = CARRY((\DAC0_inst|dac_out_i~61_combout\ & ((\DAC0_inst|dac_dV_i~29_combout\) # (!\DAC0_inst|dac_out_i[1]~67\))) # (!\DAC0_inst|dac_out_i~61_combout\ & (\DAC0_inst|dac_dV_i~29_combout\ & !\DAC0_inst|dac_out_i[1]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~61_combout\,
	datab => \DAC0_inst|dac_dV_i~29_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[1]~67\,
	combout => \DAC0_inst|dac_out_i[2]~68_combout\,
	cout => \DAC0_inst|dac_out_i[2]~69\);

-- Location: FF_X30_Y20_N5
\DAC0_inst|dac_out_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[2]~68_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(2));

-- Location: LCCOMB_X29_Y20_N10
\DAC0_inst|dac_out_i~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~61_combout\ = (\DAC0_inst|dac_out_i\(2) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(2),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~61_combout\);

-- Location: LCCOMB_X30_Y20_N6
\DAC0_inst|dac_out_i[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[3]~70_combout\ = (\DAC0_inst|dac_out_i~60_combout\ & ((\DAC0_inst|dac_dV_i~28_combout\ & (\DAC0_inst|dac_out_i[2]~69\ & VCC)) # (!\DAC0_inst|dac_dV_i~28_combout\ & (!\DAC0_inst|dac_out_i[2]~69\)))) # (!\DAC0_inst|dac_out_i~60_combout\ 
-- & ((\DAC0_inst|dac_dV_i~28_combout\ & (!\DAC0_inst|dac_out_i[2]~69\)) # (!\DAC0_inst|dac_dV_i~28_combout\ & ((\DAC0_inst|dac_out_i[2]~69\) # (GND)))))
-- \DAC0_inst|dac_out_i[3]~71\ = CARRY((\DAC0_inst|dac_out_i~60_combout\ & (!\DAC0_inst|dac_dV_i~28_combout\ & !\DAC0_inst|dac_out_i[2]~69\)) # (!\DAC0_inst|dac_out_i~60_combout\ & ((!\DAC0_inst|dac_out_i[2]~69\) # (!\DAC0_inst|dac_dV_i~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~60_combout\,
	datab => \DAC0_inst|dac_dV_i~28_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[2]~69\,
	combout => \DAC0_inst|dac_out_i[3]~70_combout\,
	cout => \DAC0_inst|dac_out_i[3]~71\);

-- Location: FF_X30_Y20_N7
\DAC0_inst|dac_out_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[3]~70_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(3));

-- Location: LCCOMB_X29_Y20_N16
\DAC0_inst|dac_out_i~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~60_combout\ = (\DAC0_inst|dac_out_i\(3) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(3),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~60_combout\);

-- Location: LCCOMB_X30_Y20_N8
\DAC0_inst|dac_out_i[4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[4]~72_combout\ = ((\DAC0_inst|dac_out_i~59_combout\ $ (\DAC0_inst|dac_dV_i~27_combout\ $ (!\DAC0_inst|dac_out_i[3]~71\)))) # (GND)
-- \DAC0_inst|dac_out_i[4]~73\ = CARRY((\DAC0_inst|dac_out_i~59_combout\ & ((\DAC0_inst|dac_dV_i~27_combout\) # (!\DAC0_inst|dac_out_i[3]~71\))) # (!\DAC0_inst|dac_out_i~59_combout\ & (\DAC0_inst|dac_dV_i~27_combout\ & !\DAC0_inst|dac_out_i[3]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~59_combout\,
	datab => \DAC0_inst|dac_dV_i~27_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[3]~71\,
	combout => \DAC0_inst|dac_out_i[4]~72_combout\,
	cout => \DAC0_inst|dac_out_i[4]~73\);

-- Location: FF_X30_Y20_N9
\DAC0_inst|dac_out_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[4]~72_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(4));

-- Location: LCCOMB_X29_Y20_N22
\DAC0_inst|dac_out_i~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~59_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(4),
	combout => \DAC0_inst|dac_out_i~59_combout\);

-- Location: LCCOMB_X30_Y20_N10
\DAC0_inst|dac_out_i[5]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[5]~74_combout\ = (\DAC0_inst|dac_out_i~58_combout\ & ((\DAC0_inst|dac_dV_i~26_combout\ & (\DAC0_inst|dac_out_i[4]~73\ & VCC)) # (!\DAC0_inst|dac_dV_i~26_combout\ & (!\DAC0_inst|dac_out_i[4]~73\)))) # (!\DAC0_inst|dac_out_i~58_combout\ 
-- & ((\DAC0_inst|dac_dV_i~26_combout\ & (!\DAC0_inst|dac_out_i[4]~73\)) # (!\DAC0_inst|dac_dV_i~26_combout\ & ((\DAC0_inst|dac_out_i[4]~73\) # (GND)))))
-- \DAC0_inst|dac_out_i[5]~75\ = CARRY((\DAC0_inst|dac_out_i~58_combout\ & (!\DAC0_inst|dac_dV_i~26_combout\ & !\DAC0_inst|dac_out_i[4]~73\)) # (!\DAC0_inst|dac_out_i~58_combout\ & ((!\DAC0_inst|dac_out_i[4]~73\) # (!\DAC0_inst|dac_dV_i~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~58_combout\,
	datab => \DAC0_inst|dac_dV_i~26_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[4]~73\,
	combout => \DAC0_inst|dac_out_i[5]~74_combout\,
	cout => \DAC0_inst|dac_out_i[5]~75\);

-- Location: FF_X30_Y20_N11
\DAC0_inst|dac_out_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[5]~74_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(5));

-- Location: LCCOMB_X29_Y20_N4
\DAC0_inst|dac_out_i~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~58_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(5),
	combout => \DAC0_inst|dac_out_i~58_combout\);

-- Location: LCCOMB_X30_Y20_N12
\DAC0_inst|dac_out_i[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[6]~76_combout\ = ((\DAC0_inst|dac_dV_i~25_combout\ $ (\DAC0_inst|dac_out_i~57_combout\ $ (!\DAC0_inst|dac_out_i[5]~75\)))) # (GND)
-- \DAC0_inst|dac_out_i[6]~77\ = CARRY((\DAC0_inst|dac_dV_i~25_combout\ & ((\DAC0_inst|dac_out_i~57_combout\) # (!\DAC0_inst|dac_out_i[5]~75\))) # (!\DAC0_inst|dac_dV_i~25_combout\ & (\DAC0_inst|dac_out_i~57_combout\ & !\DAC0_inst|dac_out_i[5]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~25_combout\,
	datab => \DAC0_inst|dac_out_i~57_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[5]~75\,
	combout => \DAC0_inst|dac_out_i[6]~76_combout\,
	cout => \DAC0_inst|dac_out_i[6]~77\);

-- Location: FF_X30_Y20_N13
\DAC0_inst|dac_out_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[6]~76_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(6));

-- Location: LCCOMB_X29_Y20_N18
\DAC0_inst|dac_out_i~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~57_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(6),
	combout => \DAC0_inst|dac_out_i~57_combout\);

-- Location: LCCOMB_X30_Y20_N14
\DAC0_inst|dac_out_i[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[7]~78_combout\ = (\DAC0_inst|dac_out_i~56_combout\ & ((\DAC0_inst|dac_dV_i~24_combout\ & (\DAC0_inst|dac_out_i[6]~77\ & VCC)) # (!\DAC0_inst|dac_dV_i~24_combout\ & (!\DAC0_inst|dac_out_i[6]~77\)))) # (!\DAC0_inst|dac_out_i~56_combout\ 
-- & ((\DAC0_inst|dac_dV_i~24_combout\ & (!\DAC0_inst|dac_out_i[6]~77\)) # (!\DAC0_inst|dac_dV_i~24_combout\ & ((\DAC0_inst|dac_out_i[6]~77\) # (GND)))))
-- \DAC0_inst|dac_out_i[7]~79\ = CARRY((\DAC0_inst|dac_out_i~56_combout\ & (!\DAC0_inst|dac_dV_i~24_combout\ & !\DAC0_inst|dac_out_i[6]~77\)) # (!\DAC0_inst|dac_out_i~56_combout\ & ((!\DAC0_inst|dac_out_i[6]~77\) # (!\DAC0_inst|dac_dV_i~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~56_combout\,
	datab => \DAC0_inst|dac_dV_i~24_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[6]~77\,
	combout => \DAC0_inst|dac_out_i[7]~78_combout\,
	cout => \DAC0_inst|dac_out_i[7]~79\);

-- Location: FF_X30_Y20_N15
\DAC0_inst|dac_out_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[7]~78_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(7));

-- Location: LCCOMB_X29_Y20_N24
\DAC0_inst|dac_out_i~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~56_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(7),
	combout => \DAC0_inst|dac_out_i~56_combout\);

-- Location: LCCOMB_X30_Y20_N16
\DAC0_inst|dac_out_i[8]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[8]~80_combout\ = ((\DAC0_inst|dac_dV_i~23_combout\ $ (\DAC0_inst|dac_out_i~55_combout\ $ (!\DAC0_inst|dac_out_i[7]~79\)))) # (GND)
-- \DAC0_inst|dac_out_i[8]~81\ = CARRY((\DAC0_inst|dac_dV_i~23_combout\ & ((\DAC0_inst|dac_out_i~55_combout\) # (!\DAC0_inst|dac_out_i[7]~79\))) # (!\DAC0_inst|dac_dV_i~23_combout\ & (\DAC0_inst|dac_out_i~55_combout\ & !\DAC0_inst|dac_out_i[7]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~23_combout\,
	datab => \DAC0_inst|dac_out_i~55_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[7]~79\,
	combout => \DAC0_inst|dac_out_i[8]~80_combout\,
	cout => \DAC0_inst|dac_out_i[8]~81\);

-- Location: FF_X30_Y20_N17
\DAC0_inst|dac_out_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[8]~80_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(8));

-- Location: LCCOMB_X29_Y20_N30
\DAC0_inst|dac_out_i~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~55_combout\ = (\DAC0_inst|dac_out_i\(8) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(8),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~55_combout\);

-- Location: LCCOMB_X30_Y20_N18
\DAC0_inst|dac_out_i[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[9]~82_combout\ = (\DAC0_inst|dac_dV_i~22_combout\ & ((\DAC0_inst|dac_out_i~54_combout\ & (\DAC0_inst|dac_out_i[8]~81\ & VCC)) # (!\DAC0_inst|dac_out_i~54_combout\ & (!\DAC0_inst|dac_out_i[8]~81\)))) # (!\DAC0_inst|dac_dV_i~22_combout\ 
-- & ((\DAC0_inst|dac_out_i~54_combout\ & (!\DAC0_inst|dac_out_i[8]~81\)) # (!\DAC0_inst|dac_out_i~54_combout\ & ((\DAC0_inst|dac_out_i[8]~81\) # (GND)))))
-- \DAC0_inst|dac_out_i[9]~83\ = CARRY((\DAC0_inst|dac_dV_i~22_combout\ & (!\DAC0_inst|dac_out_i~54_combout\ & !\DAC0_inst|dac_out_i[8]~81\)) # (!\DAC0_inst|dac_dV_i~22_combout\ & ((!\DAC0_inst|dac_out_i[8]~81\) # (!\DAC0_inst|dac_out_i~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~22_combout\,
	datab => \DAC0_inst|dac_out_i~54_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[8]~81\,
	combout => \DAC0_inst|dac_out_i[9]~82_combout\,
	cout => \DAC0_inst|dac_out_i[9]~83\);

-- Location: FF_X30_Y20_N19
\DAC0_inst|dac_out_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[9]~82_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(9));

-- Location: LCCOMB_X29_Y20_N28
\DAC0_inst|dac_out_i~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~54_combout\ = (\DAC0_inst|dac_out_i\(9) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(9),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~54_combout\);

-- Location: LCCOMB_X30_Y20_N20
\DAC0_inst|dac_out_i[10]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[10]~84_combout\ = ((\DAC0_inst|dac_out_i~53_combout\ $ (\DAC0_inst|dac_dV_i~21_combout\ $ (!\DAC0_inst|dac_out_i[9]~83\)))) # (GND)
-- \DAC0_inst|dac_out_i[10]~85\ = CARRY((\DAC0_inst|dac_out_i~53_combout\ & ((\DAC0_inst|dac_dV_i~21_combout\) # (!\DAC0_inst|dac_out_i[9]~83\))) # (!\DAC0_inst|dac_out_i~53_combout\ & (\DAC0_inst|dac_dV_i~21_combout\ & !\DAC0_inst|dac_out_i[9]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~53_combout\,
	datab => \DAC0_inst|dac_dV_i~21_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[9]~83\,
	combout => \DAC0_inst|dac_out_i[10]~84_combout\,
	cout => \DAC0_inst|dac_out_i[10]~85\);

-- Location: FF_X30_Y20_N21
\DAC0_inst|dac_out_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[10]~84_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(10));

-- Location: LCCOMB_X29_Y20_N26
\DAC0_inst|dac_out_i~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~53_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(10),
	combout => \DAC0_inst|dac_out_i~53_combout\);

-- Location: LCCOMB_X30_Y20_N22
\DAC0_inst|dac_out_i[11]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[11]~86_combout\ = (\DAC0_inst|dac_out_i~52_combout\ & ((\DAC0_inst|dac_dV_i~20_combout\ & (\DAC0_inst|dac_out_i[10]~85\ & VCC)) # (!\DAC0_inst|dac_dV_i~20_combout\ & (!\DAC0_inst|dac_out_i[10]~85\)))) # 
-- (!\DAC0_inst|dac_out_i~52_combout\ & ((\DAC0_inst|dac_dV_i~20_combout\ & (!\DAC0_inst|dac_out_i[10]~85\)) # (!\DAC0_inst|dac_dV_i~20_combout\ & ((\DAC0_inst|dac_out_i[10]~85\) # (GND)))))
-- \DAC0_inst|dac_out_i[11]~87\ = CARRY((\DAC0_inst|dac_out_i~52_combout\ & (!\DAC0_inst|dac_dV_i~20_combout\ & !\DAC0_inst|dac_out_i[10]~85\)) # (!\DAC0_inst|dac_out_i~52_combout\ & ((!\DAC0_inst|dac_out_i[10]~85\) # (!\DAC0_inst|dac_dV_i~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~52_combout\,
	datab => \DAC0_inst|dac_dV_i~20_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[10]~85\,
	combout => \DAC0_inst|dac_out_i[11]~86_combout\,
	cout => \DAC0_inst|dac_out_i[11]~87\);

-- Location: FF_X30_Y20_N23
\DAC0_inst|dac_out_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[11]~86_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(11));

-- Location: LCCOMB_X29_Y20_N0
\DAC0_inst|dac_out_i~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~52_combout\ = (\DAC0_inst|dac_out_i\(11) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(11),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~52_combout\);

-- Location: LCCOMB_X30_Y20_N24
\DAC0_inst|dac_out_i[12]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[12]~88_combout\ = ((\DAC0_inst|dac_out_i~51_combout\ $ (\DAC0_inst|dac_dV_i~19_combout\ $ (!\DAC0_inst|dac_out_i[11]~87\)))) # (GND)
-- \DAC0_inst|dac_out_i[12]~89\ = CARRY((\DAC0_inst|dac_out_i~51_combout\ & ((\DAC0_inst|dac_dV_i~19_combout\) # (!\DAC0_inst|dac_out_i[11]~87\))) # (!\DAC0_inst|dac_out_i~51_combout\ & (\DAC0_inst|dac_dV_i~19_combout\ & !\DAC0_inst|dac_out_i[11]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~51_combout\,
	datab => \DAC0_inst|dac_dV_i~19_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[11]~87\,
	combout => \DAC0_inst|dac_out_i[12]~88_combout\,
	cout => \DAC0_inst|dac_out_i[12]~89\);

-- Location: FF_X30_Y20_N25
\DAC0_inst|dac_out_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[12]~88_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(12));

-- Location: LCCOMB_X29_Y20_N14
\DAC0_inst|dac_out_i~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~51_combout\ = (\DAC0_inst|dac_out_i\(12) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(12),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~51_combout\);

-- Location: LCCOMB_X30_Y20_N26
\DAC0_inst|dac_out_i[13]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[13]~90_combout\ = (\DAC0_inst|dac_out_i~50_combout\ & ((\DAC0_inst|dac_dV_i~18_combout\ & (\DAC0_inst|dac_out_i[12]~89\ & VCC)) # (!\DAC0_inst|dac_dV_i~18_combout\ & (!\DAC0_inst|dac_out_i[12]~89\)))) # 
-- (!\DAC0_inst|dac_out_i~50_combout\ & ((\DAC0_inst|dac_dV_i~18_combout\ & (!\DAC0_inst|dac_out_i[12]~89\)) # (!\DAC0_inst|dac_dV_i~18_combout\ & ((\DAC0_inst|dac_out_i[12]~89\) # (GND)))))
-- \DAC0_inst|dac_out_i[13]~91\ = CARRY((\DAC0_inst|dac_out_i~50_combout\ & (!\DAC0_inst|dac_dV_i~18_combout\ & !\DAC0_inst|dac_out_i[12]~89\)) # (!\DAC0_inst|dac_out_i~50_combout\ & ((!\DAC0_inst|dac_out_i[12]~89\) # (!\DAC0_inst|dac_dV_i~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~50_combout\,
	datab => \DAC0_inst|dac_dV_i~18_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[12]~89\,
	combout => \DAC0_inst|dac_out_i[13]~90_combout\,
	cout => \DAC0_inst|dac_out_i[13]~91\);

-- Location: FF_X30_Y20_N27
\DAC0_inst|dac_out_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[13]~90_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(13));

-- Location: LCCOMB_X29_Y20_N12
\DAC0_inst|dac_out_i~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~50_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_i\(13),
	combout => \DAC0_inst|dac_out_i~50_combout\);

-- Location: LCCOMB_X30_Y20_N28
\DAC0_inst|dac_out_i[14]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[14]~92_combout\ = ((\DAC0_inst|dac_out_i~49_combout\ $ (\DAC0_inst|dac_dV_i~17_combout\ $ (!\DAC0_inst|dac_out_i[13]~91\)))) # (GND)
-- \DAC0_inst|dac_out_i[14]~93\ = CARRY((\DAC0_inst|dac_out_i~49_combout\ & ((\DAC0_inst|dac_dV_i~17_combout\) # (!\DAC0_inst|dac_out_i[13]~91\))) # (!\DAC0_inst|dac_out_i~49_combout\ & (\DAC0_inst|dac_dV_i~17_combout\ & !\DAC0_inst|dac_out_i[13]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~49_combout\,
	datab => \DAC0_inst|dac_dV_i~17_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[13]~91\,
	combout => \DAC0_inst|dac_out_i[14]~92_combout\,
	cout => \DAC0_inst|dac_out_i[14]~93\);

-- Location: FF_X30_Y20_N29
\DAC0_inst|dac_out_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[14]~92_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(14));

-- Location: LCCOMB_X29_Y20_N2
\DAC0_inst|dac_out_i~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~49_combout\ = (\DAC0_inst|dac_out_i\(14) & !\DAC0_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(14),
	datac => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~49_combout\);

-- Location: LCCOMB_X30_Y20_N30
\DAC0_inst|dac_out_i[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[15]~94_combout\ = (\DAC0_inst|dac_dV_i~16_combout\ & ((\DAC0_inst|dac_out_i~48_combout\ & (\DAC0_inst|dac_out_i[14]~93\ & VCC)) # (!\DAC0_inst|dac_out_i~48_combout\ & (!\DAC0_inst|dac_out_i[14]~93\)))) # 
-- (!\DAC0_inst|dac_dV_i~16_combout\ & ((\DAC0_inst|dac_out_i~48_combout\ & (!\DAC0_inst|dac_out_i[14]~93\)) # (!\DAC0_inst|dac_out_i~48_combout\ & ((\DAC0_inst|dac_out_i[14]~93\) # (GND)))))
-- \DAC0_inst|dac_out_i[15]~95\ = CARRY((\DAC0_inst|dac_dV_i~16_combout\ & (!\DAC0_inst|dac_out_i~48_combout\ & !\DAC0_inst|dac_out_i[14]~93\)) # (!\DAC0_inst|dac_dV_i~16_combout\ & ((!\DAC0_inst|dac_out_i[14]~93\) # (!\DAC0_inst|dac_out_i~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~16_combout\,
	datab => \DAC0_inst|dac_out_i~48_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[14]~93\,
	combout => \DAC0_inst|dac_out_i[15]~94_combout\,
	cout => \DAC0_inst|dac_out_i[15]~95\);

-- Location: FF_X30_Y20_N31
\DAC0_inst|dac_out_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[15]~94_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(15));

-- Location: LCCOMB_X29_Y20_N8
\DAC0_inst|dac_out_i~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~48_combout\ = (!\DAC0_inst|dac_read_mode.DONE~q\ & \DAC0_inst|dac_out_i\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(15),
	combout => \DAC0_inst|dac_out_i~48_combout\);

-- Location: LCCOMB_X30_Y19_N0
\DAC0_inst|dac_out_i[16]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[16]~96_combout\ = ((\DAC0_inst|dac_out_i~47_combout\ $ (\DAC0_inst|dac_dV_i~15_combout\ $ (!\DAC0_inst|dac_out_i[15]~95\)))) # (GND)
-- \DAC0_inst|dac_out_i[16]~97\ = CARRY((\DAC0_inst|dac_out_i~47_combout\ & ((\DAC0_inst|dac_dV_i~15_combout\) # (!\DAC0_inst|dac_out_i[15]~95\))) # (!\DAC0_inst|dac_out_i~47_combout\ & (\DAC0_inst|dac_dV_i~15_combout\ & !\DAC0_inst|dac_out_i[15]~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~47_combout\,
	datab => \DAC0_inst|dac_dV_i~15_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[15]~95\,
	combout => \DAC0_inst|dac_out_i[16]~96_combout\,
	cout => \DAC0_inst|dac_out_i[16]~97\);

-- Location: FF_X30_Y19_N1
\DAC0_inst|dac_out_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[16]~96_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(16));

-- Location: FF_X29_Y19_N29
\DAC0_inst|dac_out_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(16));

-- Location: LCCOMB_X29_Y19_N28
\DAC0_inst|dac_out_i~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~47_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(16)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(16),
	datac => \DAC0_inst|dac_out_read\(16),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~47_combout\);

-- Location: LCCOMB_X30_Y19_N2
\DAC0_inst|dac_out_i[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[17]~98_combout\ = (\DAC0_inst|dac_dV_i~14_combout\ & ((\DAC0_inst|dac_out_i~46_combout\ & (\DAC0_inst|dac_out_i[16]~97\ & VCC)) # (!\DAC0_inst|dac_out_i~46_combout\ & (!\DAC0_inst|dac_out_i[16]~97\)))) # 
-- (!\DAC0_inst|dac_dV_i~14_combout\ & ((\DAC0_inst|dac_out_i~46_combout\ & (!\DAC0_inst|dac_out_i[16]~97\)) # (!\DAC0_inst|dac_out_i~46_combout\ & ((\DAC0_inst|dac_out_i[16]~97\) # (GND)))))
-- \DAC0_inst|dac_out_i[17]~99\ = CARRY((\DAC0_inst|dac_dV_i~14_combout\ & (!\DAC0_inst|dac_out_i~46_combout\ & !\DAC0_inst|dac_out_i[16]~97\)) # (!\DAC0_inst|dac_dV_i~14_combout\ & ((!\DAC0_inst|dac_out_i[16]~97\) # (!\DAC0_inst|dac_out_i~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~14_combout\,
	datab => \DAC0_inst|dac_out_i~46_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[16]~97\,
	combout => \DAC0_inst|dac_out_i[17]~98_combout\,
	cout => \DAC0_inst|dac_out_i[17]~99\);

-- Location: FF_X30_Y19_N3
\DAC0_inst|dac_out_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[17]~98_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(17));

-- Location: FF_X31_Y19_N23
\DAC0_inst|dac_out_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(17));

-- Location: LCCOMB_X31_Y19_N22
\DAC0_inst|dac_out_i~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~46_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(17)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(17),
	datac => \DAC0_inst|dac_out_read\(17),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~46_combout\);

-- Location: LCCOMB_X30_Y19_N4
\DAC0_inst|dac_out_i[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[18]~100_combout\ = ((\DAC0_inst|dac_out_i~45_combout\ $ (\DAC0_inst|dac_dV_i~13_combout\ $ (!\DAC0_inst|dac_out_i[17]~99\)))) # (GND)
-- \DAC0_inst|dac_out_i[18]~101\ = CARRY((\DAC0_inst|dac_out_i~45_combout\ & ((\DAC0_inst|dac_dV_i~13_combout\) # (!\DAC0_inst|dac_out_i[17]~99\))) # (!\DAC0_inst|dac_out_i~45_combout\ & (\DAC0_inst|dac_dV_i~13_combout\ & !\DAC0_inst|dac_out_i[17]~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~45_combout\,
	datab => \DAC0_inst|dac_dV_i~13_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[17]~99\,
	combout => \DAC0_inst|dac_out_i[18]~100_combout\,
	cout => \DAC0_inst|dac_out_i[18]~101\);

-- Location: FF_X30_Y19_N5
\DAC0_inst|dac_out_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[18]~100_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(18));

-- Location: FF_X29_Y19_N11
\DAC0_inst|dac_out_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(18));

-- Location: LCCOMB_X29_Y19_N10
\DAC0_inst|dac_out_i~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~45_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(18)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(18),
	datac => \DAC0_inst|dac_out_read\(18),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~45_combout\);

-- Location: LCCOMB_X30_Y19_N6
\DAC0_inst|dac_out_i[19]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[19]~102_combout\ = (\DAC0_inst|dac_out_i~44_combout\ & ((\DAC0_inst|dac_dV_i~12_combout\ & (\DAC0_inst|dac_out_i[18]~101\ & VCC)) # (!\DAC0_inst|dac_dV_i~12_combout\ & (!\DAC0_inst|dac_out_i[18]~101\)))) # 
-- (!\DAC0_inst|dac_out_i~44_combout\ & ((\DAC0_inst|dac_dV_i~12_combout\ & (!\DAC0_inst|dac_out_i[18]~101\)) # (!\DAC0_inst|dac_dV_i~12_combout\ & ((\DAC0_inst|dac_out_i[18]~101\) # (GND)))))
-- \DAC0_inst|dac_out_i[19]~103\ = CARRY((\DAC0_inst|dac_out_i~44_combout\ & (!\DAC0_inst|dac_dV_i~12_combout\ & !\DAC0_inst|dac_out_i[18]~101\)) # (!\DAC0_inst|dac_out_i~44_combout\ & ((!\DAC0_inst|dac_out_i[18]~101\) # (!\DAC0_inst|dac_dV_i~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~44_combout\,
	datab => \DAC0_inst|dac_dV_i~12_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[18]~101\,
	combout => \DAC0_inst|dac_out_i[19]~102_combout\,
	cout => \DAC0_inst|dac_out_i[19]~103\);

-- Location: FF_X30_Y19_N7
\DAC0_inst|dac_out_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[19]~102_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(19));

-- Location: FF_X29_Y19_N17
\DAC0_inst|dac_out_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(19));

-- Location: LCCOMB_X29_Y19_N16
\DAC0_inst|dac_out_i~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~44_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(19)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(19),
	datac => \DAC0_inst|dac_out_read\(19),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~44_combout\);

-- Location: LCCOMB_X30_Y19_N8
\DAC0_inst|dac_out_i[20]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[20]~104_combout\ = ((\DAC0_inst|dac_out_i~43_combout\ $ (\DAC0_inst|dac_dV_i~11_combout\ $ (!\DAC0_inst|dac_out_i[19]~103\)))) # (GND)
-- \DAC0_inst|dac_out_i[20]~105\ = CARRY((\DAC0_inst|dac_out_i~43_combout\ & ((\DAC0_inst|dac_dV_i~11_combout\) # (!\DAC0_inst|dac_out_i[19]~103\))) # (!\DAC0_inst|dac_out_i~43_combout\ & (\DAC0_inst|dac_dV_i~11_combout\ & !\DAC0_inst|dac_out_i[19]~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~43_combout\,
	datab => \DAC0_inst|dac_dV_i~11_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[19]~103\,
	combout => \DAC0_inst|dac_out_i[20]~104_combout\,
	cout => \DAC0_inst|dac_out_i[20]~105\);

-- Location: FF_X30_Y19_N9
\DAC0_inst|dac_out_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[20]~104_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(20));

-- Location: LCCOMB_X31_Y19_N12
\DAC0_inst|dac_out_read[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[20]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	combout => \DAC0_inst|dac_out_read[20]~feeder_combout\);

-- Location: FF_X31_Y19_N13
\DAC0_inst|dac_out_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[20]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(20));

-- Location: LCCOMB_X31_Y19_N30
\DAC0_inst|dac_out_i~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~43_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(20)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(20),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_read\(20),
	combout => \DAC0_inst|dac_out_i~43_combout\);

-- Location: LCCOMB_X30_Y19_N10
\DAC0_inst|dac_out_i[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[21]~106_combout\ = (\DAC0_inst|dac_out_i~42_combout\ & ((\DAC0_inst|dac_dV_i~10_combout\ & (\DAC0_inst|dac_out_i[20]~105\ & VCC)) # (!\DAC0_inst|dac_dV_i~10_combout\ & (!\DAC0_inst|dac_out_i[20]~105\)))) # 
-- (!\DAC0_inst|dac_out_i~42_combout\ & ((\DAC0_inst|dac_dV_i~10_combout\ & (!\DAC0_inst|dac_out_i[20]~105\)) # (!\DAC0_inst|dac_dV_i~10_combout\ & ((\DAC0_inst|dac_out_i[20]~105\) # (GND)))))
-- \DAC0_inst|dac_out_i[21]~107\ = CARRY((\DAC0_inst|dac_out_i~42_combout\ & (!\DAC0_inst|dac_dV_i~10_combout\ & !\DAC0_inst|dac_out_i[20]~105\)) # (!\DAC0_inst|dac_out_i~42_combout\ & ((!\DAC0_inst|dac_out_i[20]~105\) # (!\DAC0_inst|dac_dV_i~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~42_combout\,
	datab => \DAC0_inst|dac_dV_i~10_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[20]~105\,
	combout => \DAC0_inst|dac_out_i[21]~106_combout\,
	cout => \DAC0_inst|dac_out_i[21]~107\);

-- Location: FF_X30_Y19_N11
\DAC0_inst|dac_out_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[21]~106_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(21));

-- Location: FF_X31_Y19_N27
\DAC0_inst|dac_out_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(21));

-- Location: LCCOMB_X31_Y19_N20
\DAC0_inst|dac_out_i~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~42_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(21)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(21),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_read\(21),
	combout => \DAC0_inst|dac_out_i~42_combout\);

-- Location: LCCOMB_X30_Y19_N12
\DAC0_inst|dac_out_i[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[22]~108_combout\ = ((\DAC0_inst|dac_out_i~41_combout\ $ (\DAC0_inst|dac_dV_i~9_combout\ $ (!\DAC0_inst|dac_out_i[21]~107\)))) # (GND)
-- \DAC0_inst|dac_out_i[22]~109\ = CARRY((\DAC0_inst|dac_out_i~41_combout\ & ((\DAC0_inst|dac_dV_i~9_combout\) # (!\DAC0_inst|dac_out_i[21]~107\))) # (!\DAC0_inst|dac_out_i~41_combout\ & (\DAC0_inst|dac_dV_i~9_combout\ & !\DAC0_inst|dac_out_i[21]~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~41_combout\,
	datab => \DAC0_inst|dac_dV_i~9_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[21]~107\,
	combout => \DAC0_inst|dac_out_i[22]~108_combout\,
	cout => \DAC0_inst|dac_out_i[22]~109\);

-- Location: FF_X30_Y19_N13
\DAC0_inst|dac_out_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[22]~108_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(22));

-- Location: LCCOMB_X31_Y19_N0
\DAC0_inst|dac_out_read[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[22]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	combout => \DAC0_inst|dac_out_read[22]~feeder_combout\);

-- Location: FF_X31_Y19_N1
\DAC0_inst|dac_out_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[22]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(22));

-- Location: LCCOMB_X31_Y19_N2
\DAC0_inst|dac_out_i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~41_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(22)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(22),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_read\(22),
	combout => \DAC0_inst|dac_out_i~41_combout\);

-- Location: LCCOMB_X30_Y19_N14
\DAC0_inst|dac_out_i[23]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[23]~110_combout\ = (\DAC0_inst|dac_out_i~40_combout\ & ((\DAC0_inst|dac_dV_i~8_combout\ & (\DAC0_inst|dac_out_i[22]~109\ & VCC)) # (!\DAC0_inst|dac_dV_i~8_combout\ & (!\DAC0_inst|dac_out_i[22]~109\)))) # 
-- (!\DAC0_inst|dac_out_i~40_combout\ & ((\DAC0_inst|dac_dV_i~8_combout\ & (!\DAC0_inst|dac_out_i[22]~109\)) # (!\DAC0_inst|dac_dV_i~8_combout\ & ((\DAC0_inst|dac_out_i[22]~109\) # (GND)))))
-- \DAC0_inst|dac_out_i[23]~111\ = CARRY((\DAC0_inst|dac_out_i~40_combout\ & (!\DAC0_inst|dac_dV_i~8_combout\ & !\DAC0_inst|dac_out_i[22]~109\)) # (!\DAC0_inst|dac_out_i~40_combout\ & ((!\DAC0_inst|dac_out_i[22]~109\) # (!\DAC0_inst|dac_dV_i~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~40_combout\,
	datab => \DAC0_inst|dac_dV_i~8_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[22]~109\,
	combout => \DAC0_inst|dac_out_i[23]~110_combout\,
	cout => \DAC0_inst|dac_out_i[23]~111\);

-- Location: FF_X30_Y19_N15
\DAC0_inst|dac_out_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[23]~110_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(23));

-- Location: FF_X31_Y19_N7
\DAC0_inst|dac_out_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(23));

-- Location: LCCOMB_X31_Y19_N8
\DAC0_inst|dac_out_i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~40_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(23)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(23),
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datad => \DAC0_inst|dac_out_read\(23),
	combout => \DAC0_inst|dac_out_i~40_combout\);

-- Location: LCCOMB_X30_Y19_N16
\DAC0_inst|dac_out_i[24]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[24]~112_combout\ = ((\DAC0_inst|dac_out_i~39_combout\ $ (\DAC0_inst|dac_dV_i~7_combout\ $ (!\DAC0_inst|dac_out_i[23]~111\)))) # (GND)
-- \DAC0_inst|dac_out_i[24]~113\ = CARRY((\DAC0_inst|dac_out_i~39_combout\ & ((\DAC0_inst|dac_dV_i~7_combout\) # (!\DAC0_inst|dac_out_i[23]~111\))) # (!\DAC0_inst|dac_out_i~39_combout\ & (\DAC0_inst|dac_dV_i~7_combout\ & !\DAC0_inst|dac_out_i[23]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~39_combout\,
	datab => \DAC0_inst|dac_dV_i~7_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[23]~111\,
	combout => \DAC0_inst|dac_out_i[24]~112_combout\,
	cout => \DAC0_inst|dac_out_i[24]~113\);

-- Location: FF_X30_Y19_N17
\DAC0_inst|dac_out_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[24]~112_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(24));

-- Location: FF_X29_Y19_N9
\DAC0_inst|dac_out_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(24));

-- Location: LCCOMB_X26_Y19_N14
\DAC0_inst|dac_out_i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~39_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(24)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i\(24),
	datac => \DAC0_inst|dac_out_read\(24),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~39_combout\);

-- Location: LCCOMB_X30_Y19_N18
\DAC0_inst|dac_out_i[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[25]~114_combout\ = (\DAC0_inst|dac_dV_i~6_combout\ & ((\DAC0_inst|dac_out_i~38_combout\ & (\DAC0_inst|dac_out_i[24]~113\ & VCC)) # (!\DAC0_inst|dac_out_i~38_combout\ & (!\DAC0_inst|dac_out_i[24]~113\)))) # 
-- (!\DAC0_inst|dac_dV_i~6_combout\ & ((\DAC0_inst|dac_out_i~38_combout\ & (!\DAC0_inst|dac_out_i[24]~113\)) # (!\DAC0_inst|dac_out_i~38_combout\ & ((\DAC0_inst|dac_out_i[24]~113\) # (GND)))))
-- \DAC0_inst|dac_out_i[25]~115\ = CARRY((\DAC0_inst|dac_dV_i~6_combout\ & (!\DAC0_inst|dac_out_i~38_combout\ & !\DAC0_inst|dac_out_i[24]~113\)) # (!\DAC0_inst|dac_dV_i~6_combout\ & ((!\DAC0_inst|dac_out_i[24]~113\) # (!\DAC0_inst|dac_out_i~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~6_combout\,
	datab => \DAC0_inst|dac_out_i~38_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[24]~113\,
	combout => \DAC0_inst|dac_out_i[25]~114_combout\,
	cout => \DAC0_inst|dac_out_i[25]~115\);

-- Location: FF_X30_Y19_N19
\DAC0_inst|dac_out_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[25]~114_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(25));

-- Location: LCCOMB_X31_Y19_N4
\DAC0_inst|dac_out_read[25]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[25]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	combout => \DAC0_inst|dac_out_read[25]~feeder_combout\);

-- Location: FF_X31_Y19_N5
\DAC0_inst|dac_out_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[25]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(25));

-- Location: LCCOMB_X31_Y19_N14
\DAC0_inst|dac_out_i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~38_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(25)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(25),
	datac => \DAC0_inst|dac_out_read\(25),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~38_combout\);

-- Location: LCCOMB_X30_Y19_N20
\DAC0_inst|dac_out_i[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[26]~116_combout\ = ((\DAC0_inst|dac_dV_i~5_combout\ $ (\DAC0_inst|dac_out_i~37_combout\ $ (!\DAC0_inst|dac_out_i[25]~115\)))) # (GND)
-- \DAC0_inst|dac_out_i[26]~117\ = CARRY((\DAC0_inst|dac_dV_i~5_combout\ & ((\DAC0_inst|dac_out_i~37_combout\) # (!\DAC0_inst|dac_out_i[25]~115\))) # (!\DAC0_inst|dac_dV_i~5_combout\ & (\DAC0_inst|dac_out_i~37_combout\ & !\DAC0_inst|dac_out_i[25]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~5_combout\,
	datab => \DAC0_inst|dac_out_i~37_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[25]~115\,
	combout => \DAC0_inst|dac_out_i[26]~116_combout\,
	cout => \DAC0_inst|dac_out_i[26]~117\);

-- Location: FF_X30_Y19_N21
\DAC0_inst|dac_out_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[26]~116_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(26));

-- Location: LCCOMB_X31_Y19_N28
\DAC0_inst|dac_out_i~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~37_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(26))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_read\(26),
	datab => \DAC0_inst|dac_out_i\(26),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~37_combout\);

-- Location: LCCOMB_X30_Y19_N22
\DAC0_inst|dac_out_i[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[27]~118_combout\ = (\DAC0_inst|dac_dV_i~4_combout\ & ((\DAC0_inst|dac_out_i~36_combout\ & (\DAC0_inst|dac_out_i[26]~117\ & VCC)) # (!\DAC0_inst|dac_out_i~36_combout\ & (!\DAC0_inst|dac_out_i[26]~117\)))) # 
-- (!\DAC0_inst|dac_dV_i~4_combout\ & ((\DAC0_inst|dac_out_i~36_combout\ & (!\DAC0_inst|dac_out_i[26]~117\)) # (!\DAC0_inst|dac_out_i~36_combout\ & ((\DAC0_inst|dac_out_i[26]~117\) # (GND)))))
-- \DAC0_inst|dac_out_i[27]~119\ = CARRY((\DAC0_inst|dac_dV_i~4_combout\ & (!\DAC0_inst|dac_out_i~36_combout\ & !\DAC0_inst|dac_out_i[26]~117\)) # (!\DAC0_inst|dac_dV_i~4_combout\ & ((!\DAC0_inst|dac_out_i[26]~117\) # (!\DAC0_inst|dac_out_i~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~4_combout\,
	datab => \DAC0_inst|dac_out_i~36_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[26]~117\,
	combout => \DAC0_inst|dac_out_i[27]~118_combout\,
	cout => \DAC0_inst|dac_out_i[27]~119\);

-- Location: FF_X30_Y19_N23
\DAC0_inst|dac_out_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[27]~118_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(27));

-- Location: FF_X31_Y19_N25
\DAC0_inst|dac_out_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem0|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	sload => VCC,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(27));

-- Location: LCCOMB_X31_Y19_N18
\DAC0_inst|dac_out_i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~36_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(27)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_read_mode.DONE~q\,
	datac => \DAC0_inst|dac_out_i\(27),
	datad => \DAC0_inst|dac_out_read\(27),
	combout => \DAC0_inst|dac_out_i~36_combout\);

-- Location: LCCOMB_X30_Y19_N24
\DAC0_inst|dac_out_i[28]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[28]~120_combout\ = ((\DAC0_inst|dac_dV_i~3_combout\ $ (\DAC0_inst|dac_out_i~35_combout\ $ (!\DAC0_inst|dac_out_i[27]~119\)))) # (GND)
-- \DAC0_inst|dac_out_i[28]~121\ = CARRY((\DAC0_inst|dac_dV_i~3_combout\ & ((\DAC0_inst|dac_out_i~35_combout\) # (!\DAC0_inst|dac_out_i[27]~119\))) # (!\DAC0_inst|dac_dV_i~3_combout\ & (\DAC0_inst|dac_out_i~35_combout\ & !\DAC0_inst|dac_out_i[27]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~3_combout\,
	datab => \DAC0_inst|dac_out_i~35_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[27]~119\,
	combout => \DAC0_inst|dac_out_i[28]~120_combout\,
	cout => \DAC0_inst|dac_out_i[28]~121\);

-- Location: FF_X30_Y19_N25
\DAC0_inst|dac_out_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[28]~120_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(28));

-- Location: LCCOMB_X26_Y19_N20
\DAC0_inst|dac_out_i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~35_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(28))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_read\(28),
	datac => \DAC0_inst|dac_out_i\(28),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~35_combout\);

-- Location: LCCOMB_X30_Y19_N26
\DAC0_inst|dac_out_i[29]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[29]~122_combout\ = (\DAC0_inst|dac_dV_i~2_combout\ & ((\DAC0_inst|dac_out_i~34_combout\ & (\DAC0_inst|dac_out_i[28]~121\ & VCC)) # (!\DAC0_inst|dac_out_i~34_combout\ & (!\DAC0_inst|dac_out_i[28]~121\)))) # 
-- (!\DAC0_inst|dac_dV_i~2_combout\ & ((\DAC0_inst|dac_out_i~34_combout\ & (!\DAC0_inst|dac_out_i[28]~121\)) # (!\DAC0_inst|dac_out_i~34_combout\ & ((\DAC0_inst|dac_out_i[28]~121\) # (GND)))))
-- \DAC0_inst|dac_out_i[29]~123\ = CARRY((\DAC0_inst|dac_dV_i~2_combout\ & (!\DAC0_inst|dac_out_i~34_combout\ & !\DAC0_inst|dac_out_i[28]~121\)) # (!\DAC0_inst|dac_dV_i~2_combout\ & ((!\DAC0_inst|dac_out_i[28]~121\) # (!\DAC0_inst|dac_out_i~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~2_combout\,
	datab => \DAC0_inst|dac_out_i~34_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[28]~121\,
	combout => \DAC0_inst|dac_out_i[29]~122_combout\,
	cout => \DAC0_inst|dac_out_i[29]~123\);

-- Location: FF_X30_Y19_N27
\DAC0_inst|dac_out_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[29]~122_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(29));

-- Location: LCCOMB_X31_Y19_N16
\DAC0_inst|dac_out_i~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~34_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(29))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_read\(29),
	datac => \DAC0_inst|dac_out_i\(29),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~34_combout\);

-- Location: LCCOMB_X30_Y19_N28
\DAC0_inst|dac_out_i[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[30]~124_combout\ = ((\DAC0_inst|dac_dV_i~1_combout\ $ (\DAC0_inst|dac_out_i~33_combout\ $ (!\DAC0_inst|dac_out_i[29]~123\)))) # (GND)
-- \DAC0_inst|dac_out_i[30]~125\ = CARRY((\DAC0_inst|dac_dV_i~1_combout\ & ((\DAC0_inst|dac_out_i~33_combout\) # (!\DAC0_inst|dac_out_i[29]~123\))) # (!\DAC0_inst|dac_dV_i~1_combout\ & (\DAC0_inst|dac_out_i~33_combout\ & !\DAC0_inst|dac_out_i[29]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_dV_i~1_combout\,
	datab => \DAC0_inst|dac_out_i~33_combout\,
	datad => VCC,
	cin => \DAC0_inst|dac_out_i[29]~123\,
	combout => \DAC0_inst|dac_out_i[30]~124_combout\,
	cout => \DAC0_inst|dac_out_i[30]~125\);

-- Location: FF_X30_Y19_N29
\DAC0_inst|dac_out_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[30]~124_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(30));

-- Location: LCCOMB_X26_Y19_N26
\DAC0_inst|dac_out_i~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~33_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_read\(30))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_read\(30),
	datac => \DAC0_inst|dac_out_i\(30),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~33_combout\);

-- Location: LCCOMB_X30_Y19_N30
\DAC0_inst|dac_out_i[31]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i[31]~126_combout\ = \DAC0_inst|dac_out_i~32_combout\ $ (\DAC0_inst|dac_out_i[30]~125\ $ (\DAC0_inst|dac_dV_i~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC0_inst|dac_out_i~32_combout\,
	datad => \DAC0_inst|dac_dV_i~0_combout\,
	cin => \DAC0_inst|dac_out_i[30]~125\,
	combout => \DAC0_inst|dac_out_i[31]~126_combout\);

-- Location: FF_X30_Y19_N31
\DAC0_inst|dac_out_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i[31]~126_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_i\(31));

-- Location: LCCOMB_X29_Y19_N0
\DAC0_inst|dac_out_read[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_read[31]~feeder_combout\ = \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem0|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	combout => \DAC0_inst|dac_out_read[31]~feeder_combout\);

-- Location: FF_X29_Y19_N1
\DAC0_inst|dac_out_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_read[31]~feeder_combout\,
	ena => \DAC0_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_out_read\(31));

-- Location: LCCOMB_X26_Y19_N8
\DAC0_inst|dac_out_i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC0_inst|dac_out_i~32_combout\ = (\DAC0_inst|dac_read_mode.DONE~q\ & ((\DAC0_inst|dac_out_read\(31)))) # (!\DAC0_inst|dac_read_mode.DONE~q\ & (\DAC0_inst|dac_out_i\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC0_inst|dac_out_i\(31),
	datac => \DAC0_inst|dac_out_read\(31),
	datad => \DAC0_inst|dac_read_mode.DONE~q\,
	combout => \DAC0_inst|dac_out_i~32_combout\);

-- Location: FF_X26_Y19_N9
\DAC0_inst|dac_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~32_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(11));

-- Location: FF_X26_Y19_N27
\DAC0_inst|dac_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~33_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(10));

-- Location: FF_X31_Y19_N17
\DAC0_inst|dac_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~34_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(9));

-- Location: FF_X26_Y19_N21
\DAC0_inst|dac_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~35_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(8));

-- Location: FF_X31_Y19_N19
\DAC0_inst|dac_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~36_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(7));

-- Location: FF_X31_Y19_N29
\DAC0_inst|dac_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~37_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(6));

-- Location: FF_X31_Y19_N15
\DAC0_inst|dac_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~38_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(5));

-- Location: FF_X26_Y19_N15
\DAC0_inst|dac_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~39_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(4));

-- Location: FF_X31_Y19_N9
\DAC0_inst|dac_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~40_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(3));

-- Location: FF_X31_Y19_N3
\DAC0_inst|dac_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~41_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(2));

-- Location: FF_X31_Y19_N21
\DAC0_inst|dac_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~42_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(1));

-- Location: FF_X31_Y19_N31
\DAC0_inst|dac_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC0_inst|dac_out_i~43_combout\,
	ena => \DAC0_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC0_inst|dac_q\(0));

-- Location: LCCOMB_X28_Y26_N12
\DAC1_inst|dac_dV_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_read[31]~0_combout\ = (\DAC1_inst|dac_state~q\ & \DAC1_inst|dac_read_mode.READ_dV~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state~q\,
	datad => \DAC1_inst|dac_read_mode.READ_dV~q\,
	combout => \DAC1_inst|dac_dV_read[31]~0_combout\);

-- Location: FF_X26_Y28_N25
\DAC1_inst|dac_dV_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(31));

-- Location: LCCOMB_X27_Y25_N0
\DAC1_inst|dac_dV_i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~32_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(31)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(31),
	datad => \DAC1_inst|dac_dV_read\(31),
	combout => \DAC1_inst|dac_dV_i~32_combout\);

-- Location: FF_X27_Y25_N1
\DAC1_inst|dac_dV_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(31));

-- Location: LCCOMB_X26_Y28_N24
\DAC1_inst|dac_dV_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~0_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(31))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(31),
	datad => \DAC1_inst|dac_dV_i\(31),
	combout => \DAC1_inst|dac_dV_i~0_combout\);

-- Location: FF_X26_Y28_N3
\DAC1_inst|dac_dV_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(30));

-- Location: LCCOMB_X27_Y25_N10
\DAC1_inst|dac_dV_i~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~33_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(30)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(30),
	datad => \DAC1_inst|dac_dV_read\(30),
	combout => \DAC1_inst|dac_dV_i~33_combout\);

-- Location: FF_X27_Y25_N11
\DAC1_inst|dac_dV_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(30));

-- Location: LCCOMB_X26_Y28_N2
\DAC1_inst|dac_dV_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~1_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(30)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_dV_i\(30),
	datac => \DAC1_inst|dac_dV_read\(30),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_dV_i~1_combout\);

-- Location: LCCOMB_X28_Y26_N28
\DAC1_inst|dac_out_read[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[31]~0_combout\ = (\DAC1_inst|dac_state~q\ & \DAC1_inst|dac_read_mode.READ_V~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.READ_V~q\,
	combout => \DAC1_inst|dac_out_read[31]~0_combout\);

-- Location: FF_X29_Y28_N9
\DAC1_inst|dac_out_read[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(30));

-- Location: FF_X26_Y28_N5
\DAC1_inst|dac_dV_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(29));

-- Location: LCCOMB_X27_Y25_N20
\DAC1_inst|dac_dV_i~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~34_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(29)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(29),
	datad => \DAC1_inst|dac_dV_read\(29),
	combout => \DAC1_inst|dac_dV_i~34_combout\);

-- Location: FF_X27_Y25_N21
\DAC1_inst|dac_dV_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(29));

-- Location: LCCOMB_X26_Y28_N4
\DAC1_inst|dac_dV_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~2_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(29))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(29),
	datad => \DAC1_inst|dac_dV_i\(29),
	combout => \DAC1_inst|dac_dV_i~2_combout\);

-- Location: FF_X26_Y28_N23
\DAC1_inst|dac_dV_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(28));

-- Location: LCCOMB_X27_Y28_N16
\DAC1_inst|dac_dV_i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~35_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(28)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(28),
	datad => \DAC1_inst|dac_dV_read\(28),
	combout => \DAC1_inst|dac_dV_i~35_combout\);

-- Location: FF_X27_Y28_N17
\DAC1_inst|dac_dV_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(28));

-- Location: LCCOMB_X26_Y28_N22
\DAC1_inst|dac_dV_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~3_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(28))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(28),
	datad => \DAC1_inst|dac_dV_i\(28),
	combout => \DAC1_inst|dac_dV_i~3_combout\);

-- Location: FF_X26_Y28_N17
\DAC1_inst|dac_dV_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(27));

-- Location: LCCOMB_X27_Y25_N14
\DAC1_inst|dac_dV_i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~36_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(27)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(27),
	datad => \DAC1_inst|dac_dV_read\(27),
	combout => \DAC1_inst|dac_dV_i~36_combout\);

-- Location: FF_X27_Y25_N15
\DAC1_inst|dac_dV_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(27));

-- Location: LCCOMB_X26_Y28_N16
\DAC1_inst|dac_dV_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~4_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(27)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i\(27),
	datac => \DAC1_inst|dac_dV_read\(27),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_dV_i~4_combout\);

-- Location: FF_X26_Y28_N27
\DAC1_inst|dac_dV_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(26));

-- Location: LCCOMB_X27_Y25_N8
\DAC1_inst|dac_dV_i~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~37_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(26)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(26),
	datad => \DAC1_inst|dac_dV_read\(26),
	combout => \DAC1_inst|dac_dV_i~37_combout\);

-- Location: FF_X27_Y25_N9
\DAC1_inst|dac_dV_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(26));

-- Location: LCCOMB_X26_Y28_N26
\DAC1_inst|dac_dV_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~5_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(26))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(26),
	datad => \DAC1_inst|dac_dV_i\(26),
	combout => \DAC1_inst|dac_dV_i~5_combout\);

-- Location: FF_X26_Y27_N1
\DAC1_inst|dac_dV_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(25));

-- Location: LCCOMB_X27_Y27_N16
\DAC1_inst|dac_dV_i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~38_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(25)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(25),
	datad => \DAC1_inst|dac_dV_read\(25),
	combout => \DAC1_inst|dac_dV_i~38_combout\);

-- Location: FF_X27_Y27_N17
\DAC1_inst|dac_dV_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(25));

-- Location: LCCOMB_X26_Y27_N0
\DAC1_inst|dac_dV_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~6_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(25))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(25),
	datad => \DAC1_inst|dac_dV_i\(25),
	combout => \DAC1_inst|dac_dV_i~6_combout\);

-- Location: FF_X28_Y28_N25
\DAC1_inst|dac_dV_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(24));

-- Location: LCCOMB_X27_Y28_N26
\DAC1_inst|dac_dV_i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~39_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(24)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(24),
	datad => \DAC1_inst|dac_dV_read\(24),
	combout => \DAC1_inst|dac_dV_i~39_combout\);

-- Location: FF_X27_Y28_N27
\DAC1_inst|dac_dV_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(24));

-- Location: LCCOMB_X28_Y28_N24
\DAC1_inst|dac_dV_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~7_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(24)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i\(24),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(24),
	combout => \DAC1_inst|dac_dV_i~7_combout\);

-- Location: FF_X28_Y28_N27
\DAC1_inst|dac_dV_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(23));

-- Location: LCCOMB_X27_Y25_N18
\DAC1_inst|dac_dV_i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~40_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(23)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(23),
	datad => \DAC1_inst|dac_dV_read\(23),
	combout => \DAC1_inst|dac_dV_i~40_combout\);

-- Location: FF_X27_Y25_N19
\DAC1_inst|dac_dV_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(23));

-- Location: LCCOMB_X28_Y28_N26
\DAC1_inst|dac_dV_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~8_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(23)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i\(23),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(23),
	combout => \DAC1_inst|dac_dV_i~8_combout\);

-- Location: FF_X26_Y27_N3
\DAC1_inst|dac_dV_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(22));

-- Location: LCCOMB_X27_Y25_N4
\DAC1_inst|dac_dV_i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~41_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(22)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(22),
	datad => \DAC1_inst|dac_dV_read\(22),
	combout => \DAC1_inst|dac_dV_i~41_combout\);

-- Location: FF_X27_Y25_N5
\DAC1_inst|dac_dV_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(22));

-- Location: LCCOMB_X26_Y27_N2
\DAC1_inst|dac_dV_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~9_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(22))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(22),
	datad => \DAC1_inst|dac_dV_i\(22),
	combout => \DAC1_inst|dac_dV_i~9_combout\);

-- Location: FF_X28_Y28_N5
\DAC1_inst|dac_dV_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(21));

-- Location: LCCOMB_X27_Y28_N12
\DAC1_inst|dac_dV_i~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~42_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(21)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(21),
	datad => \DAC1_inst|dac_dV_read\(21),
	combout => \DAC1_inst|dac_dV_i~42_combout\);

-- Location: FF_X27_Y28_N13
\DAC1_inst|dac_dV_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(21));

-- Location: LCCOMB_X28_Y28_N4
\DAC1_inst|dac_dV_i~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~10_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(21))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(21),
	datad => \DAC1_inst|dac_dV_i\(21),
	combout => \DAC1_inst|dac_dV_i~10_combout\);

-- Location: FF_X28_Y28_N23
\DAC1_inst|dac_dV_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(20));

-- Location: LCCOMB_X27_Y28_N22
\DAC1_inst|dac_dV_i~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~43_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(20)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(20),
	datad => \DAC1_inst|dac_dV_read\(20),
	combout => \DAC1_inst|dac_dV_i~43_combout\);

-- Location: FF_X27_Y28_N23
\DAC1_inst|dac_dV_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(20));

-- Location: LCCOMB_X28_Y28_N22
\DAC1_inst|dac_dV_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~11_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(20))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(20),
	datad => \DAC1_inst|dac_dV_i\(20),
	combout => \DAC1_inst|dac_dV_i~11_combout\);

-- Location: FF_X24_Y28_N3
\DAC1_inst|dac_out_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(19));

-- Location: FF_X28_Y28_N17
\DAC1_inst|dac_dV_read[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(19));

-- Location: LCCOMB_X27_Y28_N0
\DAC1_inst|dac_dV_i~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~44_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(19)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(19),
	datad => \DAC1_inst|dac_dV_read\(19),
	combout => \DAC1_inst|dac_dV_i~44_combout\);

-- Location: FF_X27_Y28_N1
\DAC1_inst|dac_dV_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(19));

-- Location: LCCOMB_X28_Y28_N16
\DAC1_inst|dac_dV_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~12_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(19)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i\(19),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(19),
	combout => \DAC1_inst|dac_dV_i~12_combout\);

-- Location: FF_X28_Y28_N3
\DAC1_inst|dac_dV_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(18));

-- Location: LCCOMB_X27_Y28_N2
\DAC1_inst|dac_dV_i~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~45_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(18)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(18),
	datad => \DAC1_inst|dac_dV_read\(18),
	combout => \DAC1_inst|dac_dV_i~45_combout\);

-- Location: FF_X27_Y28_N3
\DAC1_inst|dac_dV_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(18));

-- Location: LCCOMB_X28_Y28_N2
\DAC1_inst|dac_dV_i~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~13_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(18))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(18),
	datad => \DAC1_inst|dac_dV_i\(18),
	combout => \DAC1_inst|dac_dV_i~13_combout\);

-- Location: FF_X26_Y28_N21
\DAC1_inst|dac_dV_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(17));

-- Location: LCCOMB_X27_Y28_N4
\DAC1_inst|dac_dV_i~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~46_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(17)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(17),
	datad => \DAC1_inst|dac_dV_read\(17),
	combout => \DAC1_inst|dac_dV_i~46_combout\);

-- Location: FF_X27_Y28_N5
\DAC1_inst|dac_dV_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(17));

-- Location: LCCOMB_X26_Y28_N20
\DAC1_inst|dac_dV_i~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~14_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(17))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(17),
	datad => \DAC1_inst|dac_dV_i\(17),
	combout => \DAC1_inst|dac_dV_i~14_combout\);

-- Location: FF_X24_Y28_N29
\DAC1_inst|dac_out_read[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(17));

-- Location: FF_X26_Y27_N29
\DAC1_inst|dac_dV_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(16));

-- Location: LCCOMB_X27_Y28_N6
\DAC1_inst|dac_dV_i~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~47_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(16))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_dV_read\(16),
	datac => \DAC1_inst|dac_dV_i\(16),
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_dV_i~47_combout\);

-- Location: FF_X27_Y28_N7
\DAC1_inst|dac_dV_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(16));

-- Location: LCCOMB_X26_Y27_N28
\DAC1_inst|dac_dV_i~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~15_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(16))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(16),
	datad => \DAC1_inst|dac_dV_i\(16),
	combout => \DAC1_inst|dac_dV_i~15_combout\);

-- Location: LCCOMB_X28_Y26_N24
\DAC1_inst|dac_dV_read[15]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_read[15]~1_combout\ = (\DAC1_inst|dac_state~q\ & \DAC1_inst|dac_read_mode.READ_dV_float~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_read_mode.READ_dV_float~q\,
	combout => \DAC1_inst|dac_dV_read[15]~1_combout\);

-- Location: FF_X26_Y28_N31
\DAC1_inst|dac_dV_read[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(15));

-- Location: LCCOMB_X27_Y28_N24
\DAC1_inst|dac_dV_i~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~48_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(15)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(15),
	datad => \DAC1_inst|dac_dV_read\(15),
	combout => \DAC1_inst|dac_dV_i~48_combout\);

-- Location: FF_X27_Y28_N25
\DAC1_inst|dac_dV_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(15));

-- Location: LCCOMB_X26_Y28_N30
\DAC1_inst|dac_dV_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~16_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(15))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(15),
	datad => \DAC1_inst|dac_dV_i\(15),
	combout => \DAC1_inst|dac_dV_i~16_combout\);

-- Location: FF_X26_Y28_N9
\DAC1_inst|dac_dV_read[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[14]~13_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(14));

-- Location: LCCOMB_X27_Y28_N18
\DAC1_inst|dac_dV_i~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~49_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(14)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(14),
	datad => \DAC1_inst|dac_dV_read\(14),
	combout => \DAC1_inst|dac_dV_i~49_combout\);

-- Location: FF_X27_Y28_N19
\DAC1_inst|dac_dV_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(14));

-- Location: LCCOMB_X26_Y28_N8
\DAC1_inst|dac_dV_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~17_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(14))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(14),
	datad => \DAC1_inst|dac_dV_i\(14),
	combout => \DAC1_inst|dac_dV_i~17_combout\);

-- Location: FF_X26_Y28_N11
\DAC1_inst|dac_dV_read[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(13));

-- Location: LCCOMB_X27_Y28_N28
\DAC1_inst|dac_dV_i~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~50_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(13)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(13),
	datad => \DAC1_inst|dac_dV_read\(13),
	combout => \DAC1_inst|dac_dV_i~50_combout\);

-- Location: FF_X27_Y28_N29
\DAC1_inst|dac_dV_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(13));

-- Location: LCCOMB_X26_Y28_N10
\DAC1_inst|dac_dV_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~18_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(13))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(13),
	datad => \DAC1_inst|dac_dV_i\(13),
	combout => \DAC1_inst|dac_dV_i~18_combout\);

-- Location: FF_X26_Y28_N13
\DAC1_inst|dac_dV_read[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(12));

-- Location: LCCOMB_X27_Y28_N14
\DAC1_inst|dac_dV_i~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~51_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(12)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(12),
	datad => \DAC1_inst|dac_dV_read\(12),
	combout => \DAC1_inst|dac_dV_i~51_combout\);

-- Location: FF_X27_Y28_N15
\DAC1_inst|dac_dV_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(12));

-- Location: LCCOMB_X26_Y28_N12
\DAC1_inst|dac_dV_i~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~19_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(12)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_dV_i\(12),
	datac => \DAC1_inst|dac_dV_read\(12),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_dV_i~19_combout\);

-- Location: FF_X26_Y28_N1
\DAC1_inst|dac_dV_read[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(11));

-- Location: LCCOMB_X27_Y25_N22
\DAC1_inst|dac_dV_i~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~52_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(11))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_read\(11),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(11),
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_dV_i~52_combout\);

-- Location: FF_X27_Y25_N23
\DAC1_inst|dac_dV_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(11));

-- Location: LCCOMB_X26_Y28_N0
\DAC1_inst|dac_dV_i~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~20_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(11))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(11),
	datad => \DAC1_inst|dac_dV_i\(11),
	combout => \DAC1_inst|dac_dV_i~20_combout\);

-- Location: FF_X26_Y28_N19
\DAC1_inst|dac_dV_read[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(10));

-- Location: LCCOMB_X27_Y28_N8
\DAC1_inst|dac_dV_i~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~53_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(10)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(10),
	datad => \DAC1_inst|dac_dV_read\(10),
	combout => \DAC1_inst|dac_dV_i~53_combout\);

-- Location: FF_X27_Y28_N9
\DAC1_inst|dac_dV_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(10));

-- Location: LCCOMB_X26_Y28_N18
\DAC1_inst|dac_dV_i~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~21_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(10))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(10),
	datad => \DAC1_inst|dac_dV_i\(10),
	combout => \DAC1_inst|dac_dV_i~21_combout\);

-- Location: FF_X26_Y28_N29
\DAC1_inst|dac_dV_read[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(9));

-- Location: LCCOMB_X27_Y25_N24
\DAC1_inst|dac_dV_i~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~54_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(9)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(9),
	datad => \DAC1_inst|dac_dV_read\(9),
	combout => \DAC1_inst|dac_dV_i~54_combout\);

-- Location: FF_X27_Y25_N25
\DAC1_inst|dac_dV_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(9));

-- Location: LCCOMB_X26_Y28_N28
\DAC1_inst|dac_dV_i~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~22_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(9))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(9),
	datad => \DAC1_inst|dac_dV_i\(9),
	combout => \DAC1_inst|dac_dV_i~22_combout\);

-- Location: FF_X28_Y28_N13
\DAC1_inst|dac_dV_read[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(8));

-- Location: LCCOMB_X27_Y28_N10
\DAC1_inst|dac_dV_i~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~55_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(8))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_dV_read\(8),
	datac => \DAC1_inst|dac_dV_i\(8),
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_dV_i~55_combout\);

-- Location: FF_X27_Y28_N11
\DAC1_inst|dac_dV_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(8));

-- Location: LCCOMB_X28_Y28_N12
\DAC1_inst|dac_dV_i~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~23_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(8))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(8),
	datad => \DAC1_inst|dac_dV_i\(8),
	combout => \DAC1_inst|dac_dV_i~23_combout\);

-- Location: FF_X28_Y28_N31
\DAC1_inst|dac_dV_read[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(7));

-- Location: LCCOMB_X27_Y28_N20
\DAC1_inst|dac_dV_i~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~56_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(7))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_read\(7),
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(7),
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_dV_i~56_combout\);

-- Location: FF_X27_Y28_N21
\DAC1_inst|dac_dV_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(7));

-- Location: LCCOMB_X28_Y28_N30
\DAC1_inst|dac_dV_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~24_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(7))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(7),
	datad => \DAC1_inst|dac_dV_i\(7),
	combout => \DAC1_inst|dac_dV_i~24_combout\);

-- Location: FF_X29_Y27_N19
\DAC1_inst|dac_dV_read[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(6));

-- Location: LCCOMB_X29_Y27_N28
\DAC1_inst|dac_dV_i~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~57_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(6)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(6),
	datad => \DAC1_inst|dac_dV_read\(6),
	combout => \DAC1_inst|dac_dV_i~57_combout\);

-- Location: FF_X29_Y27_N29
\DAC1_inst|dac_dV_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(6));

-- Location: LCCOMB_X29_Y27_N18
\DAC1_inst|dac_dV_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~25_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(6))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(6),
	datad => \DAC1_inst|dac_dV_i\(6),
	combout => \DAC1_inst|dac_dV_i~25_combout\);

-- Location: FF_X29_Y27_N15
\DAC1_inst|dac_dV_read[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(5));

-- Location: LCCOMB_X29_Y27_N0
\DAC1_inst|dac_dV_i~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~58_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(5))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_dV_read\(5),
	datac => \DAC1_inst|dac_dV_i\(5),
	datad => \DAC1_inst|dac_state~q\,
	combout => \DAC1_inst|dac_dV_i~58_combout\);

-- Location: FF_X29_Y27_N1
\DAC1_inst|dac_dV_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(5));

-- Location: LCCOMB_X29_Y27_N14
\DAC1_inst|dac_dV_i~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~26_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(5))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(5),
	datad => \DAC1_inst|dac_dV_i\(5),
	combout => \DAC1_inst|dac_dV_i~26_combout\);

-- Location: FF_X29_Y27_N11
\DAC1_inst|dac_dV_read[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(4));

-- Location: LCCOMB_X29_Y27_N12
\DAC1_inst|dac_dV_i~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~59_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(4)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(4),
	datad => \DAC1_inst|dac_dV_read\(4),
	combout => \DAC1_inst|dac_dV_i~59_combout\);

-- Location: FF_X29_Y27_N13
\DAC1_inst|dac_dV_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(4));

-- Location: LCCOMB_X29_Y27_N10
\DAC1_inst|dac_dV_i~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~27_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(4))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(4),
	datad => \DAC1_inst|dac_dV_i\(4),
	combout => \DAC1_inst|dac_dV_i~27_combout\);

-- Location: FF_X26_Y27_N23
\DAC1_inst|dac_dV_read[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[3]~2_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(3));

-- Location: LCCOMB_X29_Y27_N6
\DAC1_inst|dac_dV_i~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~60_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(3)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_state~q\,
	datac => \DAC1_inst|dac_dV_i\(3),
	datad => \DAC1_inst|dac_dV_read\(3),
	combout => \DAC1_inst|dac_dV_i~60_combout\);

-- Location: FF_X29_Y27_N7
\DAC1_inst|dac_dV_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(3));

-- Location: LCCOMB_X26_Y27_N22
\DAC1_inst|dac_dV_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~28_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(3))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(3),
	datad => \DAC1_inst|dac_dV_i\(3),
	combout => \DAC1_inst|dac_dV_i~28_combout\);

-- Location: FF_X26_Y27_N19
\DAC1_inst|dac_dV_read[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(2));

-- Location: LCCOMB_X25_Y27_N2
\DAC1_inst|dac_dV_i~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~61_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(2)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(2),
	datad => \DAC1_inst|dac_dV_read\(2),
	combout => \DAC1_inst|dac_dV_i~61_combout\);

-- Location: FF_X25_Y27_N3
\DAC1_inst|dac_dV_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(2));

-- Location: LCCOMB_X26_Y27_N18
\DAC1_inst|dac_dV_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~29_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(2))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(2),
	datad => \DAC1_inst|dac_dV_i\(2),
	combout => \DAC1_inst|dac_dV_i~29_combout\);

-- Location: FF_X26_Y27_N21
\DAC1_inst|dac_dV_read[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[1]~1_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(1));

-- Location: LCCOMB_X25_Y27_N14
\DAC1_inst|dac_dV_i~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~62_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(1)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(1),
	datad => \DAC1_inst|dac_dV_read\(1),
	combout => \DAC1_inst|dac_dV_i~62_combout\);

-- Location: FF_X25_Y27_N15
\DAC1_inst|dac_dV_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(1));

-- Location: LCCOMB_X26_Y27_N20
\DAC1_inst|dac_dV_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~30_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(1))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(1),
	datad => \DAC1_inst|dac_dV_i\(1),
	combout => \DAC1_inst|dac_dV_i~30_combout\);

-- Location: FF_X26_Y27_N7
\DAC1_inst|dac_dV_read[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_dV_read[15]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_read\(0));

-- Location: LCCOMB_X25_Y27_N8
\DAC1_inst|dac_dV_i~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~63_combout\ = (\DAC1_inst|dac_state~q\ & ((\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_read\(0)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_i\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_state~q\,
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_i\(0),
	datad => \DAC1_inst|dac_dV_read\(0),
	combout => \DAC1_inst|dac_dV_i~63_combout\);

-- Location: FF_X25_Y27_N9
\DAC1_inst|dac_dV_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_dV_i~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_dV_i\(0));

-- Location: LCCOMB_X26_Y27_N6
\DAC1_inst|dac_dV_i~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_dV_i~31_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_dV_read\(0))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_dV_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_dV_read\(0),
	datad => \DAC1_inst|dac_dV_i\(0),
	combout => \DAC1_inst|dac_dV_i~31_combout\);

-- Location: LCCOMB_X25_Y29_N0
\DAC1_inst|dac_out_i[0]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[0]~64_combout\ = (\DAC1_inst|dac_out_i~63_combout\ & (\DAC1_inst|dac_dV_i~31_combout\ $ (VCC))) # (!\DAC1_inst|dac_out_i~63_combout\ & (\DAC1_inst|dac_dV_i~31_combout\ & VCC))
-- \DAC1_inst|dac_out_i[0]~65\ = CARRY((\DAC1_inst|dac_out_i~63_combout\ & \DAC1_inst|dac_dV_i~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~63_combout\,
	datab => \DAC1_inst|dac_dV_i~31_combout\,
	datad => VCC,
	combout => \DAC1_inst|dac_out_i[0]~64_combout\,
	cout => \DAC1_inst|dac_out_i[0]~65\);

-- Location: FF_X25_Y29_N1
\DAC1_inst|dac_out_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[0]~64_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(0));

-- Location: LCCOMB_X24_Y29_N8
\DAC1_inst|dac_out_i~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~63_combout\ = (\DAC1_inst|dac_out_i\(0) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(0),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~63_combout\);

-- Location: LCCOMB_X25_Y29_N2
\DAC1_inst|dac_out_i[1]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[1]~66_combout\ = (\DAC1_inst|dac_dV_i~30_combout\ & ((\DAC1_inst|dac_out_i~62_combout\ & (\DAC1_inst|dac_out_i[0]~65\ & VCC)) # (!\DAC1_inst|dac_out_i~62_combout\ & (!\DAC1_inst|dac_out_i[0]~65\)))) # (!\DAC1_inst|dac_dV_i~30_combout\ 
-- & ((\DAC1_inst|dac_out_i~62_combout\ & (!\DAC1_inst|dac_out_i[0]~65\)) # (!\DAC1_inst|dac_out_i~62_combout\ & ((\DAC1_inst|dac_out_i[0]~65\) # (GND)))))
-- \DAC1_inst|dac_out_i[1]~67\ = CARRY((\DAC1_inst|dac_dV_i~30_combout\ & (!\DAC1_inst|dac_out_i~62_combout\ & !\DAC1_inst|dac_out_i[0]~65\)) # (!\DAC1_inst|dac_dV_i~30_combout\ & ((!\DAC1_inst|dac_out_i[0]~65\) # (!\DAC1_inst|dac_out_i~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~30_combout\,
	datab => \DAC1_inst|dac_out_i~62_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[0]~65\,
	combout => \DAC1_inst|dac_out_i[1]~66_combout\,
	cout => \DAC1_inst|dac_out_i[1]~67\);

-- Location: FF_X25_Y29_N3
\DAC1_inst|dac_out_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[1]~66_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(1));

-- Location: LCCOMB_X25_Y27_N4
\DAC1_inst|dac_out_i~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~62_combout\ = (\DAC1_inst|dac_out_i\(1) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(1),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~62_combout\);

-- Location: LCCOMB_X25_Y29_N4
\DAC1_inst|dac_out_i[2]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[2]~68_combout\ = ((\DAC1_inst|dac_out_i~61_combout\ $ (\DAC1_inst|dac_dV_i~29_combout\ $ (!\DAC1_inst|dac_out_i[1]~67\)))) # (GND)
-- \DAC1_inst|dac_out_i[2]~69\ = CARRY((\DAC1_inst|dac_out_i~61_combout\ & ((\DAC1_inst|dac_dV_i~29_combout\) # (!\DAC1_inst|dac_out_i[1]~67\))) # (!\DAC1_inst|dac_out_i~61_combout\ & (\DAC1_inst|dac_dV_i~29_combout\ & !\DAC1_inst|dac_out_i[1]~67\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~61_combout\,
	datab => \DAC1_inst|dac_dV_i~29_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[1]~67\,
	combout => \DAC1_inst|dac_out_i[2]~68_combout\,
	cout => \DAC1_inst|dac_out_i[2]~69\);

-- Location: FF_X25_Y29_N5
\DAC1_inst|dac_out_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[2]~68_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(2));

-- Location: LCCOMB_X26_Y27_N24
\DAC1_inst|dac_out_i~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~61_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(2),
	combout => \DAC1_inst|dac_out_i~61_combout\);

-- Location: LCCOMB_X25_Y29_N6
\DAC1_inst|dac_out_i[3]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[3]~70_combout\ = (\DAC1_inst|dac_dV_i~28_combout\ & ((\DAC1_inst|dac_out_i~60_combout\ & (\DAC1_inst|dac_out_i[2]~69\ & VCC)) # (!\DAC1_inst|dac_out_i~60_combout\ & (!\DAC1_inst|dac_out_i[2]~69\)))) # (!\DAC1_inst|dac_dV_i~28_combout\ 
-- & ((\DAC1_inst|dac_out_i~60_combout\ & (!\DAC1_inst|dac_out_i[2]~69\)) # (!\DAC1_inst|dac_out_i~60_combout\ & ((\DAC1_inst|dac_out_i[2]~69\) # (GND)))))
-- \DAC1_inst|dac_out_i[3]~71\ = CARRY((\DAC1_inst|dac_dV_i~28_combout\ & (!\DAC1_inst|dac_out_i~60_combout\ & !\DAC1_inst|dac_out_i[2]~69\)) # (!\DAC1_inst|dac_dV_i~28_combout\ & ((!\DAC1_inst|dac_out_i[2]~69\) # (!\DAC1_inst|dac_out_i~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~28_combout\,
	datab => \DAC1_inst|dac_out_i~60_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[2]~69\,
	combout => \DAC1_inst|dac_out_i[3]~70_combout\,
	cout => \DAC1_inst|dac_out_i[3]~71\);

-- Location: FF_X25_Y29_N7
\DAC1_inst|dac_out_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[3]~70_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(3));

-- Location: LCCOMB_X26_Y28_N14
\DAC1_inst|dac_out_i~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~60_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(3),
	combout => \DAC1_inst|dac_out_i~60_combout\);

-- Location: LCCOMB_X25_Y29_N8
\DAC1_inst|dac_out_i[4]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[4]~72_combout\ = ((\DAC1_inst|dac_out_i~59_combout\ $ (\DAC1_inst|dac_dV_i~27_combout\ $ (!\DAC1_inst|dac_out_i[3]~71\)))) # (GND)
-- \DAC1_inst|dac_out_i[4]~73\ = CARRY((\DAC1_inst|dac_out_i~59_combout\ & ((\DAC1_inst|dac_dV_i~27_combout\) # (!\DAC1_inst|dac_out_i[3]~71\))) # (!\DAC1_inst|dac_out_i~59_combout\ & (\DAC1_inst|dac_dV_i~27_combout\ & !\DAC1_inst|dac_out_i[3]~71\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~59_combout\,
	datab => \DAC1_inst|dac_dV_i~27_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[3]~71\,
	combout => \DAC1_inst|dac_out_i[4]~72_combout\,
	cout => \DAC1_inst|dac_out_i[4]~73\);

-- Location: FF_X25_Y29_N9
\DAC1_inst|dac_out_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[4]~72_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(4));

-- Location: LCCOMB_X28_Y28_N10
\DAC1_inst|dac_out_i~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~59_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(4),
	combout => \DAC1_inst|dac_out_i~59_combout\);

-- Location: LCCOMB_X25_Y29_N10
\DAC1_inst|dac_out_i[5]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[5]~74_combout\ = (\DAC1_inst|dac_out_i~58_combout\ & ((\DAC1_inst|dac_dV_i~26_combout\ & (\DAC1_inst|dac_out_i[4]~73\ & VCC)) # (!\DAC1_inst|dac_dV_i~26_combout\ & (!\DAC1_inst|dac_out_i[4]~73\)))) # (!\DAC1_inst|dac_out_i~58_combout\ 
-- & ((\DAC1_inst|dac_dV_i~26_combout\ & (!\DAC1_inst|dac_out_i[4]~73\)) # (!\DAC1_inst|dac_dV_i~26_combout\ & ((\DAC1_inst|dac_out_i[4]~73\) # (GND)))))
-- \DAC1_inst|dac_out_i[5]~75\ = CARRY((\DAC1_inst|dac_out_i~58_combout\ & (!\DAC1_inst|dac_dV_i~26_combout\ & !\DAC1_inst|dac_out_i[4]~73\)) # (!\DAC1_inst|dac_out_i~58_combout\ & ((!\DAC1_inst|dac_out_i[4]~73\) # (!\DAC1_inst|dac_dV_i~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~58_combout\,
	datab => \DAC1_inst|dac_dV_i~26_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[4]~73\,
	combout => \DAC1_inst|dac_out_i[5]~74_combout\,
	cout => \DAC1_inst|dac_out_i[5]~75\);

-- Location: FF_X25_Y29_N11
\DAC1_inst|dac_out_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[5]~74_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(5));

-- Location: LCCOMB_X28_Y28_N0
\DAC1_inst|dac_out_i~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~58_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(5),
	combout => \DAC1_inst|dac_out_i~58_combout\);

-- Location: LCCOMB_X25_Y29_N12
\DAC1_inst|dac_out_i[6]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[6]~76_combout\ = ((\DAC1_inst|dac_dV_i~25_combout\ $ (\DAC1_inst|dac_out_i~57_combout\ $ (!\DAC1_inst|dac_out_i[5]~75\)))) # (GND)
-- \DAC1_inst|dac_out_i[6]~77\ = CARRY((\DAC1_inst|dac_dV_i~25_combout\ & ((\DAC1_inst|dac_out_i~57_combout\) # (!\DAC1_inst|dac_out_i[5]~75\))) # (!\DAC1_inst|dac_dV_i~25_combout\ & (\DAC1_inst|dac_out_i~57_combout\ & !\DAC1_inst|dac_out_i[5]~75\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~25_combout\,
	datab => \DAC1_inst|dac_out_i~57_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[5]~75\,
	combout => \DAC1_inst|dac_out_i[6]~76_combout\,
	cout => \DAC1_inst|dac_out_i[6]~77\);

-- Location: FF_X25_Y29_N13
\DAC1_inst|dac_out_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[6]~76_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(6));

-- Location: LCCOMB_X26_Y29_N2
\DAC1_inst|dac_out_i~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~57_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(6),
	combout => \DAC1_inst|dac_out_i~57_combout\);

-- Location: LCCOMB_X25_Y29_N14
\DAC1_inst|dac_out_i[7]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[7]~78_combout\ = (\DAC1_inst|dac_out_i~56_combout\ & ((\DAC1_inst|dac_dV_i~24_combout\ & (\DAC1_inst|dac_out_i[6]~77\ & VCC)) # (!\DAC1_inst|dac_dV_i~24_combout\ & (!\DAC1_inst|dac_out_i[6]~77\)))) # (!\DAC1_inst|dac_out_i~56_combout\ 
-- & ((\DAC1_inst|dac_dV_i~24_combout\ & (!\DAC1_inst|dac_out_i[6]~77\)) # (!\DAC1_inst|dac_dV_i~24_combout\ & ((\DAC1_inst|dac_out_i[6]~77\) # (GND)))))
-- \DAC1_inst|dac_out_i[7]~79\ = CARRY((\DAC1_inst|dac_out_i~56_combout\ & (!\DAC1_inst|dac_dV_i~24_combout\ & !\DAC1_inst|dac_out_i[6]~77\)) # (!\DAC1_inst|dac_out_i~56_combout\ & ((!\DAC1_inst|dac_out_i[6]~77\) # (!\DAC1_inst|dac_dV_i~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~56_combout\,
	datab => \DAC1_inst|dac_dV_i~24_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[6]~77\,
	combout => \DAC1_inst|dac_out_i[7]~78_combout\,
	cout => \DAC1_inst|dac_out_i[7]~79\);

-- Location: FF_X25_Y29_N15
\DAC1_inst|dac_out_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[7]~78_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(7));

-- Location: LCCOMB_X26_Y29_N0
\DAC1_inst|dac_out_i~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~56_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(7),
	combout => \DAC1_inst|dac_out_i~56_combout\);

-- Location: LCCOMB_X25_Y29_N16
\DAC1_inst|dac_out_i[8]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[8]~80_combout\ = ((\DAC1_inst|dac_dV_i~23_combout\ $ (\DAC1_inst|dac_out_i~55_combout\ $ (!\DAC1_inst|dac_out_i[7]~79\)))) # (GND)
-- \DAC1_inst|dac_out_i[8]~81\ = CARRY((\DAC1_inst|dac_dV_i~23_combout\ & ((\DAC1_inst|dac_out_i~55_combout\) # (!\DAC1_inst|dac_out_i[7]~79\))) # (!\DAC1_inst|dac_dV_i~23_combout\ & (\DAC1_inst|dac_out_i~55_combout\ & !\DAC1_inst|dac_out_i[7]~79\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~23_combout\,
	datab => \DAC1_inst|dac_out_i~55_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[7]~79\,
	combout => \DAC1_inst|dac_out_i[8]~80_combout\,
	cout => \DAC1_inst|dac_out_i[8]~81\);

-- Location: FF_X25_Y29_N17
\DAC1_inst|dac_out_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[8]~80_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(8));

-- Location: LCCOMB_X29_Y27_N24
\DAC1_inst|dac_out_i~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~55_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(8),
	combout => \DAC1_inst|dac_out_i~55_combout\);

-- Location: LCCOMB_X25_Y29_N18
\DAC1_inst|dac_out_i[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[9]~82_combout\ = (\DAC1_inst|dac_out_i~54_combout\ & ((\DAC1_inst|dac_dV_i~22_combout\ & (\DAC1_inst|dac_out_i[8]~81\ & VCC)) # (!\DAC1_inst|dac_dV_i~22_combout\ & (!\DAC1_inst|dac_out_i[8]~81\)))) # (!\DAC1_inst|dac_out_i~54_combout\ 
-- & ((\DAC1_inst|dac_dV_i~22_combout\ & (!\DAC1_inst|dac_out_i[8]~81\)) # (!\DAC1_inst|dac_dV_i~22_combout\ & ((\DAC1_inst|dac_out_i[8]~81\) # (GND)))))
-- \DAC1_inst|dac_out_i[9]~83\ = CARRY((\DAC1_inst|dac_out_i~54_combout\ & (!\DAC1_inst|dac_dV_i~22_combout\ & !\DAC1_inst|dac_out_i[8]~81\)) # (!\DAC1_inst|dac_out_i~54_combout\ & ((!\DAC1_inst|dac_out_i[8]~81\) # (!\DAC1_inst|dac_dV_i~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~54_combout\,
	datab => \DAC1_inst|dac_dV_i~22_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[8]~81\,
	combout => \DAC1_inst|dac_out_i[9]~82_combout\,
	cout => \DAC1_inst|dac_out_i[9]~83\);

-- Location: FF_X25_Y29_N19
\DAC1_inst|dac_out_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[9]~82_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(9));

-- Location: LCCOMB_X25_Y27_N0
\DAC1_inst|dac_out_i~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~54_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(9),
	combout => \DAC1_inst|dac_out_i~54_combout\);

-- Location: LCCOMB_X25_Y29_N20
\DAC1_inst|dac_out_i[10]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[10]~84_combout\ = ((\DAC1_inst|dac_out_i~53_combout\ $ (\DAC1_inst|dac_dV_i~21_combout\ $ (!\DAC1_inst|dac_out_i[9]~83\)))) # (GND)
-- \DAC1_inst|dac_out_i[10]~85\ = CARRY((\DAC1_inst|dac_out_i~53_combout\ & ((\DAC1_inst|dac_dV_i~21_combout\) # (!\DAC1_inst|dac_out_i[9]~83\))) # (!\DAC1_inst|dac_out_i~53_combout\ & (\DAC1_inst|dac_dV_i~21_combout\ & !\DAC1_inst|dac_out_i[9]~83\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~53_combout\,
	datab => \DAC1_inst|dac_dV_i~21_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[9]~83\,
	combout => \DAC1_inst|dac_out_i[10]~84_combout\,
	cout => \DAC1_inst|dac_out_i[10]~85\);

-- Location: FF_X25_Y29_N21
\DAC1_inst|dac_out_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[10]~84_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(10));

-- Location: LCCOMB_X27_Y29_N8
\DAC1_inst|dac_out_i~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~53_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(10),
	combout => \DAC1_inst|dac_out_i~53_combout\);

-- Location: LCCOMB_X25_Y29_N22
\DAC1_inst|dac_out_i[11]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[11]~86_combout\ = (\DAC1_inst|dac_dV_i~20_combout\ & ((\DAC1_inst|dac_out_i~52_combout\ & (\DAC1_inst|dac_out_i[10]~85\ & VCC)) # (!\DAC1_inst|dac_out_i~52_combout\ & (!\DAC1_inst|dac_out_i[10]~85\)))) # 
-- (!\DAC1_inst|dac_dV_i~20_combout\ & ((\DAC1_inst|dac_out_i~52_combout\ & (!\DAC1_inst|dac_out_i[10]~85\)) # (!\DAC1_inst|dac_out_i~52_combout\ & ((\DAC1_inst|dac_out_i[10]~85\) # (GND)))))
-- \DAC1_inst|dac_out_i[11]~87\ = CARRY((\DAC1_inst|dac_dV_i~20_combout\ & (!\DAC1_inst|dac_out_i~52_combout\ & !\DAC1_inst|dac_out_i[10]~85\)) # (!\DAC1_inst|dac_dV_i~20_combout\ & ((!\DAC1_inst|dac_out_i[10]~85\) # (!\DAC1_inst|dac_out_i~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~20_combout\,
	datab => \DAC1_inst|dac_out_i~52_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[10]~85\,
	combout => \DAC1_inst|dac_out_i[11]~86_combout\,
	cout => \DAC1_inst|dac_out_i[11]~87\);

-- Location: FF_X25_Y29_N23
\DAC1_inst|dac_out_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[11]~86_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(11));

-- Location: LCCOMB_X26_Y28_N6
\DAC1_inst|dac_out_i~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~52_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(11),
	combout => \DAC1_inst|dac_out_i~52_combout\);

-- Location: LCCOMB_X25_Y29_N24
\DAC1_inst|dac_out_i[12]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[12]~88_combout\ = ((\DAC1_inst|dac_out_i~51_combout\ $ (\DAC1_inst|dac_dV_i~19_combout\ $ (!\DAC1_inst|dac_out_i[11]~87\)))) # (GND)
-- \DAC1_inst|dac_out_i[12]~89\ = CARRY((\DAC1_inst|dac_out_i~51_combout\ & ((\DAC1_inst|dac_dV_i~19_combout\) # (!\DAC1_inst|dac_out_i[11]~87\))) # (!\DAC1_inst|dac_out_i~51_combout\ & (\DAC1_inst|dac_dV_i~19_combout\ & !\DAC1_inst|dac_out_i[11]~87\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~51_combout\,
	datab => \DAC1_inst|dac_dV_i~19_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[11]~87\,
	combout => \DAC1_inst|dac_out_i[12]~88_combout\,
	cout => \DAC1_inst|dac_out_i[12]~89\);

-- Location: FF_X25_Y29_N25
\DAC1_inst|dac_out_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[12]~88_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(12));

-- Location: LCCOMB_X24_Y29_N14
\DAC1_inst|dac_out_i~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~51_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(12),
	combout => \DAC1_inst|dac_out_i~51_combout\);

-- Location: LCCOMB_X25_Y29_N26
\DAC1_inst|dac_out_i[13]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[13]~90_combout\ = (\DAC1_inst|dac_out_i~50_combout\ & ((\DAC1_inst|dac_dV_i~18_combout\ & (\DAC1_inst|dac_out_i[12]~89\ & VCC)) # (!\DAC1_inst|dac_dV_i~18_combout\ & (!\DAC1_inst|dac_out_i[12]~89\)))) # 
-- (!\DAC1_inst|dac_out_i~50_combout\ & ((\DAC1_inst|dac_dV_i~18_combout\ & (!\DAC1_inst|dac_out_i[12]~89\)) # (!\DAC1_inst|dac_dV_i~18_combout\ & ((\DAC1_inst|dac_out_i[12]~89\) # (GND)))))
-- \DAC1_inst|dac_out_i[13]~91\ = CARRY((\DAC1_inst|dac_out_i~50_combout\ & (!\DAC1_inst|dac_dV_i~18_combout\ & !\DAC1_inst|dac_out_i[12]~89\)) # (!\DAC1_inst|dac_out_i~50_combout\ & ((!\DAC1_inst|dac_out_i[12]~89\) # (!\DAC1_inst|dac_dV_i~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~50_combout\,
	datab => \DAC1_inst|dac_dV_i~18_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[12]~89\,
	combout => \DAC1_inst|dac_out_i[13]~90_combout\,
	cout => \DAC1_inst|dac_out_i[13]~91\);

-- Location: FF_X25_Y29_N27
\DAC1_inst|dac_out_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[13]~90_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(13));

-- Location: LCCOMB_X24_Y29_N12
\DAC1_inst|dac_out_i~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~50_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(13),
	combout => \DAC1_inst|dac_out_i~50_combout\);

-- Location: LCCOMB_X25_Y29_N28
\DAC1_inst|dac_out_i[14]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[14]~92_combout\ = ((\DAC1_inst|dac_out_i~49_combout\ $ (\DAC1_inst|dac_dV_i~17_combout\ $ (!\DAC1_inst|dac_out_i[13]~91\)))) # (GND)
-- \DAC1_inst|dac_out_i[14]~93\ = CARRY((\DAC1_inst|dac_out_i~49_combout\ & ((\DAC1_inst|dac_dV_i~17_combout\) # (!\DAC1_inst|dac_out_i[13]~91\))) # (!\DAC1_inst|dac_out_i~49_combout\ & (\DAC1_inst|dac_dV_i~17_combout\ & !\DAC1_inst|dac_out_i[13]~91\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~49_combout\,
	datab => \DAC1_inst|dac_dV_i~17_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[13]~91\,
	combout => \DAC1_inst|dac_out_i[14]~92_combout\,
	cout => \DAC1_inst|dac_out_i[14]~93\);

-- Location: FF_X25_Y29_N29
\DAC1_inst|dac_out_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[14]~92_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(14));

-- Location: LCCOMB_X24_Y29_N26
\DAC1_inst|dac_out_i~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~49_combout\ = (!\DAC1_inst|dac_read_mode.DONE~q\ & \DAC1_inst|dac_out_i\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datad => \DAC1_inst|dac_out_i\(14),
	combout => \DAC1_inst|dac_out_i~49_combout\);

-- Location: LCCOMB_X25_Y29_N30
\DAC1_inst|dac_out_i[15]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[15]~94_combout\ = (\DAC1_inst|dac_out_i~48_combout\ & ((\DAC1_inst|dac_dV_i~16_combout\ & (\DAC1_inst|dac_out_i[14]~93\ & VCC)) # (!\DAC1_inst|dac_dV_i~16_combout\ & (!\DAC1_inst|dac_out_i[14]~93\)))) # 
-- (!\DAC1_inst|dac_out_i~48_combout\ & ((\DAC1_inst|dac_dV_i~16_combout\ & (!\DAC1_inst|dac_out_i[14]~93\)) # (!\DAC1_inst|dac_dV_i~16_combout\ & ((\DAC1_inst|dac_out_i[14]~93\) # (GND)))))
-- \DAC1_inst|dac_out_i[15]~95\ = CARRY((\DAC1_inst|dac_out_i~48_combout\ & (!\DAC1_inst|dac_dV_i~16_combout\ & !\DAC1_inst|dac_out_i[14]~93\)) # (!\DAC1_inst|dac_out_i~48_combout\ & ((!\DAC1_inst|dac_out_i[14]~93\) # (!\DAC1_inst|dac_dV_i~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~48_combout\,
	datab => \DAC1_inst|dac_dV_i~16_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[14]~93\,
	combout => \DAC1_inst|dac_out_i[15]~94_combout\,
	cout => \DAC1_inst|dac_out_i[15]~95\);

-- Location: FF_X25_Y29_N31
\DAC1_inst|dac_out_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[15]~94_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(15));

-- Location: LCCOMB_X24_Y29_N16
\DAC1_inst|dac_out_i~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~48_combout\ = (\DAC1_inst|dac_out_i\(15) & !\DAC1_inst|dac_read_mode.DONE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DAC1_inst|dac_out_i\(15),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~48_combout\);

-- Location: LCCOMB_X25_Y28_N0
\DAC1_inst|dac_out_i[16]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[16]~96_combout\ = ((\DAC1_inst|dac_out_i~47_combout\ $ (\DAC1_inst|dac_dV_i~15_combout\ $ (!\DAC1_inst|dac_out_i[15]~95\)))) # (GND)
-- \DAC1_inst|dac_out_i[16]~97\ = CARRY((\DAC1_inst|dac_out_i~47_combout\ & ((\DAC1_inst|dac_dV_i~15_combout\) # (!\DAC1_inst|dac_out_i[15]~95\))) # (!\DAC1_inst|dac_out_i~47_combout\ & (\DAC1_inst|dac_dV_i~15_combout\ & !\DAC1_inst|dac_out_i[15]~95\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~47_combout\,
	datab => \DAC1_inst|dac_dV_i~15_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[15]~95\,
	combout => \DAC1_inst|dac_out_i[16]~96_combout\,
	cout => \DAC1_inst|dac_out_i[16]~97\);

-- Location: FF_X25_Y28_N1
\DAC1_inst|dac_out_i[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[16]~96_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(16));

-- Location: FF_X24_Y28_N15
\DAC1_inst|dac_out_read[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[0]~15_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(16));

-- Location: LCCOMB_X24_Y28_N14
\DAC1_inst|dac_out_i~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~47_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(16)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DAC1_inst|dac_out_i\(16),
	datac => \DAC1_inst|dac_out_read\(16),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~47_combout\);

-- Location: LCCOMB_X25_Y28_N2
\DAC1_inst|dac_out_i[17]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[17]~98_combout\ = (\DAC1_inst|dac_dV_i~14_combout\ & ((\DAC1_inst|dac_out_i~46_combout\ & (\DAC1_inst|dac_out_i[16]~97\ & VCC)) # (!\DAC1_inst|dac_out_i~46_combout\ & (!\DAC1_inst|dac_out_i[16]~97\)))) # 
-- (!\DAC1_inst|dac_dV_i~14_combout\ & ((\DAC1_inst|dac_out_i~46_combout\ & (!\DAC1_inst|dac_out_i[16]~97\)) # (!\DAC1_inst|dac_out_i~46_combout\ & ((\DAC1_inst|dac_out_i[16]~97\) # (GND)))))
-- \DAC1_inst|dac_out_i[17]~99\ = CARRY((\DAC1_inst|dac_dV_i~14_combout\ & (!\DAC1_inst|dac_out_i~46_combout\ & !\DAC1_inst|dac_out_i[16]~97\)) # (!\DAC1_inst|dac_dV_i~14_combout\ & ((!\DAC1_inst|dac_out_i[16]~97\) # (!\DAC1_inst|dac_out_i~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~14_combout\,
	datab => \DAC1_inst|dac_out_i~46_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[16]~97\,
	combout => \DAC1_inst|dac_out_i[17]~98_combout\,
	cout => \DAC1_inst|dac_out_i[17]~99\);

-- Location: FF_X25_Y28_N3
\DAC1_inst|dac_out_i[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[17]~98_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(17));

-- Location: LCCOMB_X24_Y28_N28
\DAC1_inst|dac_out_i~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~46_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(17))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(17),
	datad => \DAC1_inst|dac_out_i\(17),
	combout => \DAC1_inst|dac_out_i~46_combout\);

-- Location: LCCOMB_X25_Y28_N4
\DAC1_inst|dac_out_i[18]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[18]~100_combout\ = ((\DAC1_inst|dac_dV_i~13_combout\ $ (\DAC1_inst|dac_out_i~45_combout\ $ (!\DAC1_inst|dac_out_i[17]~99\)))) # (GND)
-- \DAC1_inst|dac_out_i[18]~101\ = CARRY((\DAC1_inst|dac_dV_i~13_combout\ & ((\DAC1_inst|dac_out_i~45_combout\) # (!\DAC1_inst|dac_out_i[17]~99\))) # (!\DAC1_inst|dac_dV_i~13_combout\ & (\DAC1_inst|dac_out_i~45_combout\ & !\DAC1_inst|dac_out_i[17]~99\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~13_combout\,
	datab => \DAC1_inst|dac_out_i~45_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[17]~99\,
	combout => \DAC1_inst|dac_out_i[18]~100_combout\,
	cout => \DAC1_inst|dac_out_i[18]~101\);

-- Location: FF_X25_Y28_N5
\DAC1_inst|dac_out_i[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[18]~100_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(18));

-- Location: FF_X29_Y28_N7
\DAC1_inst|dac_out_read[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[2]~0_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(18));

-- Location: LCCOMB_X29_Y28_N6
\DAC1_inst|dac_out_i~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~45_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(18)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i\(18),
	datac => \DAC1_inst|dac_out_read\(18),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~45_combout\);

-- Location: LCCOMB_X25_Y28_N6
\DAC1_inst|dac_out_i[19]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[19]~102_combout\ = (\DAC1_inst|dac_out_i~44_combout\ & ((\DAC1_inst|dac_dV_i~12_combout\ & (\DAC1_inst|dac_out_i[18]~101\ & VCC)) # (!\DAC1_inst|dac_dV_i~12_combout\ & (!\DAC1_inst|dac_out_i[18]~101\)))) # 
-- (!\DAC1_inst|dac_out_i~44_combout\ & ((\DAC1_inst|dac_dV_i~12_combout\ & (!\DAC1_inst|dac_out_i[18]~101\)) # (!\DAC1_inst|dac_dV_i~12_combout\ & ((\DAC1_inst|dac_out_i[18]~101\) # (GND)))))
-- \DAC1_inst|dac_out_i[19]~103\ = CARRY((\DAC1_inst|dac_out_i~44_combout\ & (!\DAC1_inst|dac_dV_i~12_combout\ & !\DAC1_inst|dac_out_i[18]~101\)) # (!\DAC1_inst|dac_out_i~44_combout\ & ((!\DAC1_inst|dac_out_i[18]~101\) # (!\DAC1_inst|dac_dV_i~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~44_combout\,
	datab => \DAC1_inst|dac_dV_i~12_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[18]~101\,
	combout => \DAC1_inst|dac_out_i[19]~102_combout\,
	cout => \DAC1_inst|dac_out_i[19]~103\);

-- Location: FF_X25_Y28_N7
\DAC1_inst|dac_out_i[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[19]~102_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(19));

-- Location: LCCOMB_X24_Y28_N2
\DAC1_inst|dac_out_i~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~44_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(19))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_read\(19),
	datad => \DAC1_inst|dac_out_i\(19),
	combout => \DAC1_inst|dac_out_i~44_combout\);

-- Location: LCCOMB_X25_Y28_N8
\DAC1_inst|dac_out_i[20]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[20]~104_combout\ = ((\DAC1_inst|dac_dV_i~11_combout\ $ (\DAC1_inst|dac_out_i~43_combout\ $ (!\DAC1_inst|dac_out_i[19]~103\)))) # (GND)
-- \DAC1_inst|dac_out_i[20]~105\ = CARRY((\DAC1_inst|dac_dV_i~11_combout\ & ((\DAC1_inst|dac_out_i~43_combout\) # (!\DAC1_inst|dac_out_i[19]~103\))) # (!\DAC1_inst|dac_dV_i~11_combout\ & (\DAC1_inst|dac_out_i~43_combout\ & !\DAC1_inst|dac_out_i[19]~103\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~11_combout\,
	datab => \DAC1_inst|dac_out_i~43_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[19]~103\,
	combout => \DAC1_inst|dac_out_i[20]~104_combout\,
	cout => \DAC1_inst|dac_out_i[20]~105\);

-- Location: FF_X25_Y28_N9
\DAC1_inst|dac_out_i[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[20]~104_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(20));

-- Location: LCCOMB_X24_Y28_N0
\DAC1_inst|dac_out_read[20]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[20]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[4]~3_combout\,
	combout => \DAC1_inst|dac_out_read[20]~feeder_combout\);

-- Location: FF_X24_Y28_N1
\DAC1_inst|dac_out_read[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[20]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(20));

-- Location: LCCOMB_X24_Y28_N24
\DAC1_inst|dac_out_i~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~43_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(20)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(20),
	datad => \DAC1_inst|dac_out_read\(20),
	combout => \DAC1_inst|dac_out_i~43_combout\);

-- Location: LCCOMB_X25_Y28_N10
\DAC1_inst|dac_out_i[21]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[21]~106_combout\ = (\DAC1_inst|dac_dV_i~10_combout\ & ((\DAC1_inst|dac_out_i~42_combout\ & (\DAC1_inst|dac_out_i[20]~105\ & VCC)) # (!\DAC1_inst|dac_out_i~42_combout\ & (!\DAC1_inst|dac_out_i[20]~105\)))) # 
-- (!\DAC1_inst|dac_dV_i~10_combout\ & ((\DAC1_inst|dac_out_i~42_combout\ & (!\DAC1_inst|dac_out_i[20]~105\)) # (!\DAC1_inst|dac_out_i~42_combout\ & ((\DAC1_inst|dac_out_i[20]~105\) # (GND)))))
-- \DAC1_inst|dac_out_i[21]~107\ = CARRY((\DAC1_inst|dac_dV_i~10_combout\ & (!\DAC1_inst|dac_out_i~42_combout\ & !\DAC1_inst|dac_out_i[20]~105\)) # (!\DAC1_inst|dac_dV_i~10_combout\ & ((!\DAC1_inst|dac_out_i[20]~105\) # (!\DAC1_inst|dac_out_i~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~10_combout\,
	datab => \DAC1_inst|dac_out_i~42_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[20]~105\,
	combout => \DAC1_inst|dac_out_i[21]~106_combout\,
	cout => \DAC1_inst|dac_out_i[21]~107\);

-- Location: FF_X25_Y28_N11
\DAC1_inst|dac_out_i[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[21]~106_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(21));

-- Location: FF_X24_Y28_N23
\DAC1_inst|dac_out_read[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[5]~4_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(21));

-- Location: LCCOMB_X24_Y28_N30
\DAC1_inst|dac_out_i~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~42_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(21)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(21),
	datad => \DAC1_inst|dac_out_read\(21),
	combout => \DAC1_inst|dac_out_i~42_combout\);

-- Location: LCCOMB_X25_Y28_N12
\DAC1_inst|dac_out_i[22]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[22]~108_combout\ = ((\DAC1_inst|dac_out_i~41_combout\ $ (\DAC1_inst|dac_dV_i~9_combout\ $ (!\DAC1_inst|dac_out_i[21]~107\)))) # (GND)
-- \DAC1_inst|dac_out_i[22]~109\ = CARRY((\DAC1_inst|dac_out_i~41_combout\ & ((\DAC1_inst|dac_dV_i~9_combout\) # (!\DAC1_inst|dac_out_i[21]~107\))) # (!\DAC1_inst|dac_out_i~41_combout\ & (\DAC1_inst|dac_dV_i~9_combout\ & !\DAC1_inst|dac_out_i[21]~107\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~41_combout\,
	datab => \DAC1_inst|dac_dV_i~9_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[21]~107\,
	combout => \DAC1_inst|dac_out_i[22]~108_combout\,
	cout => \DAC1_inst|dac_out_i[22]~109\);

-- Location: FF_X25_Y28_N13
\DAC1_inst|dac_out_i[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[22]~108_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(22));

-- Location: LCCOMB_X24_Y28_N20
\DAC1_inst|dac_out_read[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[22]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[6]~5_combout\,
	combout => \DAC1_inst|dac_out_read[22]~feeder_combout\);

-- Location: FF_X24_Y28_N21
\DAC1_inst|dac_out_read[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[22]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(22));

-- Location: LCCOMB_X24_Y28_N12
\DAC1_inst|dac_out_i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~41_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(22)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(22),
	datad => \DAC1_inst|dac_out_read\(22),
	combout => \DAC1_inst|dac_out_i~41_combout\);

-- Location: LCCOMB_X25_Y28_N14
\DAC1_inst|dac_out_i[23]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[23]~110_combout\ = (\DAC1_inst|dac_dV_i~8_combout\ & ((\DAC1_inst|dac_out_i~40_combout\ & (\DAC1_inst|dac_out_i[22]~109\ & VCC)) # (!\DAC1_inst|dac_out_i~40_combout\ & (!\DAC1_inst|dac_out_i[22]~109\)))) # 
-- (!\DAC1_inst|dac_dV_i~8_combout\ & ((\DAC1_inst|dac_out_i~40_combout\ & (!\DAC1_inst|dac_out_i[22]~109\)) # (!\DAC1_inst|dac_out_i~40_combout\ & ((\DAC1_inst|dac_out_i[22]~109\) # (GND)))))
-- \DAC1_inst|dac_out_i[23]~111\ = CARRY((\DAC1_inst|dac_dV_i~8_combout\ & (!\DAC1_inst|dac_out_i~40_combout\ & !\DAC1_inst|dac_out_i[22]~109\)) # (!\DAC1_inst|dac_dV_i~8_combout\ & ((!\DAC1_inst|dac_out_i[22]~109\) # (!\DAC1_inst|dac_out_i~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~8_combout\,
	datab => \DAC1_inst|dac_out_i~40_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[22]~109\,
	combout => \DAC1_inst|dac_out_i[23]~110_combout\,
	cout => \DAC1_inst|dac_out_i[23]~111\);

-- Location: FF_X25_Y28_N15
\DAC1_inst|dac_out_i[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[23]~110_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(23));

-- Location: LCCOMB_X24_Y28_N26
\DAC1_inst|dac_out_read[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[23]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[7]~6_combout\,
	combout => \DAC1_inst|dac_out_read[23]~feeder_combout\);

-- Location: FF_X24_Y28_N27
\DAC1_inst|dac_out_read[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[23]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(23));

-- Location: LCCOMB_X24_Y28_N18
\DAC1_inst|dac_out_i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~40_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(23)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(23),
	datac => \DAC1_inst|dac_out_read\(23),
	combout => \DAC1_inst|dac_out_i~40_combout\);

-- Location: LCCOMB_X25_Y28_N16
\DAC1_inst|dac_out_i[24]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[24]~112_combout\ = ((\DAC1_inst|dac_dV_i~7_combout\ $ (\DAC1_inst|dac_out_i~39_combout\ $ (!\DAC1_inst|dac_out_i[23]~111\)))) # (GND)
-- \DAC1_inst|dac_out_i[24]~113\ = CARRY((\DAC1_inst|dac_dV_i~7_combout\ & ((\DAC1_inst|dac_out_i~39_combout\) # (!\DAC1_inst|dac_out_i[23]~111\))) # (!\DAC1_inst|dac_dV_i~7_combout\ & (\DAC1_inst|dac_out_i~39_combout\ & !\DAC1_inst|dac_out_i[23]~111\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~7_combout\,
	datab => \DAC1_inst|dac_out_i~39_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[23]~111\,
	combout => \DAC1_inst|dac_out_i[24]~112_combout\,
	cout => \DAC1_inst|dac_out_i[24]~113\);

-- Location: FF_X25_Y28_N17
\DAC1_inst|dac_out_i[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[24]~112_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(24));

-- Location: FF_X29_Y28_N13
\DAC1_inst|dac_out_read[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[8]~7_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(24));

-- Location: LCCOMB_X29_Y28_N4
\DAC1_inst|dac_out_i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~39_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(24)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(24),
	datad => \DAC1_inst|dac_out_read\(24),
	combout => \DAC1_inst|dac_out_i~39_combout\);

-- Location: LCCOMB_X25_Y28_N18
\DAC1_inst|dac_out_i[25]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[25]~114_combout\ = (\DAC1_inst|dac_dV_i~6_combout\ & ((\DAC1_inst|dac_out_i~38_combout\ & (\DAC1_inst|dac_out_i[24]~113\ & VCC)) # (!\DAC1_inst|dac_out_i~38_combout\ & (!\DAC1_inst|dac_out_i[24]~113\)))) # 
-- (!\DAC1_inst|dac_dV_i~6_combout\ & ((\DAC1_inst|dac_out_i~38_combout\ & (!\DAC1_inst|dac_out_i[24]~113\)) # (!\DAC1_inst|dac_out_i~38_combout\ & ((\DAC1_inst|dac_out_i[24]~113\) # (GND)))))
-- \DAC1_inst|dac_out_i[25]~115\ = CARRY((\DAC1_inst|dac_dV_i~6_combout\ & (!\DAC1_inst|dac_out_i~38_combout\ & !\DAC1_inst|dac_out_i[24]~113\)) # (!\DAC1_inst|dac_dV_i~6_combout\ & ((!\DAC1_inst|dac_out_i[24]~113\) # (!\DAC1_inst|dac_out_i~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~6_combout\,
	datab => \DAC1_inst|dac_out_i~38_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[24]~113\,
	combout => \DAC1_inst|dac_out_i[25]~114_combout\,
	cout => \DAC1_inst|dac_out_i[25]~115\);

-- Location: FF_X25_Y28_N19
\DAC1_inst|dac_out_i[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[25]~114_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(25));

-- Location: FF_X29_Y28_N19
\DAC1_inst|dac_out_read[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[9]~8_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(25));

-- Location: LCCOMB_X29_Y28_N2
\DAC1_inst|dac_out_i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~38_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(25)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(25),
	datad => \DAC1_inst|dac_out_read\(25),
	combout => \DAC1_inst|dac_out_i~38_combout\);

-- Location: LCCOMB_X25_Y28_N20
\DAC1_inst|dac_out_i[26]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[26]~116_combout\ = ((\DAC1_inst|dac_out_i~37_combout\ $ (\DAC1_inst|dac_dV_i~5_combout\ $ (!\DAC1_inst|dac_out_i[25]~115\)))) # (GND)
-- \DAC1_inst|dac_out_i[26]~117\ = CARRY((\DAC1_inst|dac_out_i~37_combout\ & ((\DAC1_inst|dac_dV_i~5_combout\) # (!\DAC1_inst|dac_out_i[25]~115\))) # (!\DAC1_inst|dac_out_i~37_combout\ & (\DAC1_inst|dac_dV_i~5_combout\ & !\DAC1_inst|dac_out_i[25]~115\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~37_combout\,
	datab => \DAC1_inst|dac_dV_i~5_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[25]~115\,
	combout => \DAC1_inst|dac_out_i[26]~116_combout\,
	cout => \DAC1_inst|dac_out_i[26]~117\);

-- Location: FF_X25_Y28_N21
\DAC1_inst|dac_out_i[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[26]~116_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(26));

-- Location: LCCOMB_X29_Y28_N24
\DAC1_inst|dac_out_read[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[26]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[10]~9_combout\,
	combout => \DAC1_inst|dac_out_read[26]~feeder_combout\);

-- Location: FF_X29_Y28_N25
\DAC1_inst|dac_out_read[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[26]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(26));

-- Location: LCCOMB_X29_Y28_N0
\DAC1_inst|dac_out_i~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~37_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(26)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datac => \DAC1_inst|dac_out_i\(26),
	datad => \DAC1_inst|dac_out_read\(26),
	combout => \DAC1_inst|dac_out_i~37_combout\);

-- Location: LCCOMB_X25_Y28_N22
\DAC1_inst|dac_out_i[27]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[27]~118_combout\ = (\DAC1_inst|dac_out_i~36_combout\ & ((\DAC1_inst|dac_dV_i~4_combout\ & (\DAC1_inst|dac_out_i[26]~117\ & VCC)) # (!\DAC1_inst|dac_dV_i~4_combout\ & (!\DAC1_inst|dac_out_i[26]~117\)))) # 
-- (!\DAC1_inst|dac_out_i~36_combout\ & ((\DAC1_inst|dac_dV_i~4_combout\ & (!\DAC1_inst|dac_out_i[26]~117\)) # (!\DAC1_inst|dac_dV_i~4_combout\ & ((\DAC1_inst|dac_out_i[26]~117\) # (GND)))))
-- \DAC1_inst|dac_out_i[27]~119\ = CARRY((\DAC1_inst|dac_out_i~36_combout\ & (!\DAC1_inst|dac_dV_i~4_combout\ & !\DAC1_inst|dac_out_i[26]~117\)) # (!\DAC1_inst|dac_out_i~36_combout\ & ((!\DAC1_inst|dac_out_i[26]~117\) # (!\DAC1_inst|dac_dV_i~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~36_combout\,
	datab => \DAC1_inst|dac_dV_i~4_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[26]~117\,
	combout => \DAC1_inst|dac_out_i[27]~118_combout\,
	cout => \DAC1_inst|dac_out_i[27]~119\);

-- Location: FF_X25_Y28_N23
\DAC1_inst|dac_out_i[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[27]~118_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(27));

-- Location: LCCOMB_X29_Y28_N30
\DAC1_inst|dac_out_read[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[27]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[11]~10_combout\,
	combout => \DAC1_inst|dac_out_read[27]~feeder_combout\);

-- Location: FF_X29_Y28_N31
\DAC1_inst|dac_out_read[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[27]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(27));

-- Location: LCCOMB_X29_Y28_N22
\DAC1_inst|dac_out_i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~36_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(27)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(27),
	datac => \DAC1_inst|dac_out_read\(27),
	combout => \DAC1_inst|dac_out_i~36_combout\);

-- Location: LCCOMB_X25_Y28_N24
\DAC1_inst|dac_out_i[28]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[28]~120_combout\ = ((\DAC1_inst|dac_out_i~35_combout\ $ (\DAC1_inst|dac_dV_i~3_combout\ $ (!\DAC1_inst|dac_out_i[27]~119\)))) # (GND)
-- \DAC1_inst|dac_out_i[28]~121\ = CARRY((\DAC1_inst|dac_out_i~35_combout\ & ((\DAC1_inst|dac_dV_i~3_combout\) # (!\DAC1_inst|dac_out_i[27]~119\))) # (!\DAC1_inst|dac_out_i~35_combout\ & (\DAC1_inst|dac_dV_i~3_combout\ & !\DAC1_inst|dac_out_i[27]~119\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~35_combout\,
	datab => \DAC1_inst|dac_dV_i~3_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[27]~119\,
	combout => \DAC1_inst|dac_out_i[28]~120_combout\,
	cout => \DAC1_inst|dac_out_i[28]~121\);

-- Location: FF_X25_Y28_N25
\DAC1_inst|dac_out_i[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[28]~120_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(28));

-- Location: FF_X29_Y28_N29
\DAC1_inst|dac_out_read[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[12]~11_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(28));

-- Location: LCCOMB_X29_Y28_N20
\DAC1_inst|dac_out_i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~35_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(28)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(28),
	datad => \DAC1_inst|dac_out_read\(28),
	combout => \DAC1_inst|dac_out_i~35_combout\);

-- Location: LCCOMB_X25_Y28_N26
\DAC1_inst|dac_out_i[29]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[29]~122_combout\ = (\DAC1_inst|dac_out_i~34_combout\ & ((\DAC1_inst|dac_dV_i~2_combout\ & (\DAC1_inst|dac_out_i[28]~121\ & VCC)) # (!\DAC1_inst|dac_dV_i~2_combout\ & (!\DAC1_inst|dac_out_i[28]~121\)))) # 
-- (!\DAC1_inst|dac_out_i~34_combout\ & ((\DAC1_inst|dac_dV_i~2_combout\ & (!\DAC1_inst|dac_out_i[28]~121\)) # (!\DAC1_inst|dac_dV_i~2_combout\ & ((\DAC1_inst|dac_out_i[28]~121\) # (GND)))))
-- \DAC1_inst|dac_out_i[29]~123\ = CARRY((\DAC1_inst|dac_out_i~34_combout\ & (!\DAC1_inst|dac_dV_i~2_combout\ & !\DAC1_inst|dac_out_i[28]~121\)) # (!\DAC1_inst|dac_out_i~34_combout\ & ((!\DAC1_inst|dac_out_i[28]~121\) # (!\DAC1_inst|dac_dV_i~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~34_combout\,
	datab => \DAC1_inst|dac_dV_i~2_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[28]~121\,
	combout => \DAC1_inst|dac_out_i[29]~122_combout\,
	cout => \DAC1_inst|dac_out_i[29]~123\);

-- Location: FF_X25_Y28_N27
\DAC1_inst|dac_out_i[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[29]~122_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(29));

-- Location: LCCOMB_X29_Y28_N10
\DAC1_inst|dac_out_read[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_read[29]~feeder_combout\ = \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem1|altsyncram_component|auto_generated|mux3|result_node[13]~12_combout\,
	combout => \DAC1_inst|dac_out_read[29]~feeder_combout\);

-- Location: FF_X29_Y28_N11
\DAC1_inst|dac_out_read[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_read[29]~feeder_combout\,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(29));

-- Location: LCCOMB_X29_Y28_N26
\DAC1_inst|dac_out_i~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~34_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(29)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_i\(29),
	datad => \DAC1_inst|dac_out_read\(29),
	combout => \DAC1_inst|dac_out_i~34_combout\);

-- Location: LCCOMB_X25_Y28_N28
\DAC1_inst|dac_out_i[30]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[30]~124_combout\ = ((\DAC1_inst|dac_dV_i~1_combout\ $ (\DAC1_inst|dac_out_i~33_combout\ $ (!\DAC1_inst|dac_out_i[29]~123\)))) # (GND)
-- \DAC1_inst|dac_out_i[30]~125\ = CARRY((\DAC1_inst|dac_dV_i~1_combout\ & ((\DAC1_inst|dac_out_i~33_combout\) # (!\DAC1_inst|dac_out_i[29]~123\))) # (!\DAC1_inst|dac_dV_i~1_combout\ & (\DAC1_inst|dac_out_i~33_combout\ & !\DAC1_inst|dac_out_i[29]~123\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_dV_i~1_combout\,
	datab => \DAC1_inst|dac_out_i~33_combout\,
	datad => VCC,
	cin => \DAC1_inst|dac_out_i[29]~123\,
	combout => \DAC1_inst|dac_out_i[30]~124_combout\,
	cout => \DAC1_inst|dac_out_i[30]~125\);

-- Location: FF_X25_Y28_N29
\DAC1_inst|dac_out_i[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[30]~124_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(30));

-- Location: LCCOMB_X29_Y28_N16
\DAC1_inst|dac_out_i~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~33_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_read\(30))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_i\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_read_mode.DONE~q\,
	datab => \DAC1_inst|dac_out_read\(30),
	datac => \DAC1_inst|dac_out_i\(30),
	combout => \DAC1_inst|dac_out_i~33_combout\);

-- Location: LCCOMB_X25_Y28_N30
\DAC1_inst|dac_out_i[31]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i[31]~126_combout\ = \DAC1_inst|dac_out_i~32_combout\ $ (\DAC1_inst|dac_out_i[30]~125\ $ (\DAC1_inst|dac_dV_i~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i~32_combout\,
	datad => \DAC1_inst|dac_dV_i~0_combout\,
	cin => \DAC1_inst|dac_out_i[30]~125\,
	combout => \DAC1_inst|dac_out_i[31]~126_combout\);

-- Location: FF_X25_Y28_N31
\DAC1_inst|dac_out_i[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i[31]~126_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_i\(31));

-- Location: FF_X29_Y28_N15
\DAC1_inst|dac_out_read[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \mem1|altsyncram_component|auto_generated|mux3|result_node[15]~14_combout\,
	sload => VCC,
	ena => \DAC1_inst|dac_out_read[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_out_read\(31));

-- Location: LCCOMB_X24_Y28_N16
\DAC1_inst|dac_out_i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \DAC1_inst|dac_out_i~32_combout\ = (\DAC1_inst|dac_read_mode.DONE~q\ & ((\DAC1_inst|dac_out_read\(31)))) # (!\DAC1_inst|dac_read_mode.DONE~q\ & (\DAC1_inst|dac_out_i\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DAC1_inst|dac_out_i\(31),
	datac => \DAC1_inst|dac_out_read\(31),
	datad => \DAC1_inst|dac_read_mode.DONE~q\,
	combout => \DAC1_inst|dac_out_i~32_combout\);

-- Location: FF_X24_Y28_N17
\DAC1_inst|dac_q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~32_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(11));

-- Location: FF_X29_Y28_N17
\DAC1_inst|dac_q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~33_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(10));

-- Location: FF_X29_Y28_N27
\DAC1_inst|dac_q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~34_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(9));

-- Location: FF_X29_Y28_N21
\DAC1_inst|dac_q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~35_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(8));

-- Location: FF_X29_Y28_N23
\DAC1_inst|dac_q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~36_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(7));

-- Location: FF_X29_Y28_N1
\DAC1_inst|dac_q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~37_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(6));

-- Location: FF_X29_Y28_N3
\DAC1_inst|dac_q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~38_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(5));

-- Location: FF_X29_Y28_N5
\DAC1_inst|dac_q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~39_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(4));

-- Location: FF_X24_Y28_N19
\DAC1_inst|dac_q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~40_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(3));

-- Location: FF_X24_Y28_N13
\DAC1_inst|dac_q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~41_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(2));

-- Location: FF_X24_Y28_N31
\DAC1_inst|dac_q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~42_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(1));

-- Location: FF_X24_Y28_N25
\DAC1_inst|dac_q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \comm_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \DAC1_inst|dac_out_i~43_combout\,
	ena => \DAC1_inst|dac_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DAC1_inst|dac_q\(0));

-- Location: LCCOMB_X35_Y18_N24
\LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0_combout\ = (\button0~input_o\ & ((\comm_inst|data_out\(15)))) # (!\button0~input_o\ & (\comm_inst|data_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \button0~input_o\,
	datac => \comm_inst|data_out\(7),
	datad => \comm_inst|data_out\(15),
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[7]~0_combout\);

-- Location: LCCOMB_X37_Y25_N26
\LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(14))) # (!\button0~input_o\ & ((\comm_inst|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|data_out\(14),
	datac => \comm_inst|data_out\(6),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[6]~1_combout\);

-- Location: LCCOMB_X37_Y25_N28
\LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(13))) # (!\button0~input_o\ & ((\comm_inst|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|data_out\(13),
	datac => \comm_inst|data_out\(5),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[5]~2_combout\);

-- Location: LCCOMB_X37_Y25_N14
\LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(12))) # (!\button0~input_o\ & ((\comm_inst|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|data_out\(12),
	datac => \comm_inst|data_out\(4),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[4]~3_combout\);

-- Location: LCCOMB_X37_Y25_N16
\LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(11))) # (!\button0~input_o\ & ((\comm_inst|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \comm_inst|data_out\(11),
	datac => \comm_inst|data_out\(3),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[3]~4_combout\);

-- Location: LCCOMB_X37_Y21_N0
\LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(10))) # (!\button0~input_o\ & ((\comm_inst|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|data_out\(10),
	datac => \comm_inst|data_out\(2),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[2]~5_combout\);

-- Location: LCCOMB_X37_Y25_N10
\LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(9))) # (!\button0~input_o\ & ((\comm_inst|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|data_out\(9),
	datac => \comm_inst|data_out\(1),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[1]~6_combout\);

-- Location: LCCOMB_X37_Y21_N2
\LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout\ = (\button0~input_o\ & (\comm_inst|data_out\(8))) # (!\button0~input_o\ & ((\comm_inst|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \comm_inst|data_out\(8),
	datac => \comm_inst|data_out\(0),
	datad => \button0~input_o\,
	combout => \LED_mux|LPM_MUX_component|auto_generated|result_node[0]~7_combout\);

-- Location: IOIBUF_X23_Y34_N15
\LogicIn1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicIn1,
	o => \LogicIn1~input_o\);

-- Location: IOIBUF_X16_Y34_N15
\LogicIn2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_LogicIn2,
	o => \LogicIn2~input_o\);
END structure;


