// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_mul_body (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        this_p_read,
        b_1_address0,
        b_1_ce0,
        b_1_q0,
        b_1_address1,
        b_1_ce1,
        b_1_q1,
        b_1_address2,
        b_1_ce2,
        b_1_q2,
        this_1_offset,
        b_p_read,
        b_1_offset,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_4235_p_din0,
        grp_fu_4235_p_din1,
        grp_fu_4235_p_opcode,
        grp_fu_4235_p_dout0,
        grp_fu_4235_p_ce,
        grp_fu_12725_p_din0,
        grp_fu_12725_p_din1,
        grp_fu_12725_p_opcode,
        grp_fu_12725_p_dout0,
        grp_fu_12725_p_ce,
        grp_fu_4198_p_din0,
        grp_fu_4198_p_din1,
        grp_fu_4198_p_dout0,
        grp_fu_4198_p_ce,
        grp_fu_4204_p_din0,
        grp_fu_4204_p_din1,
        grp_fu_4204_p_dout0,
        grp_fu_4204_p_ce,
        grp_fu_12729_p_din0,
        grp_fu_12729_p_din1,
        grp_fu_12729_p_dout0,
        grp_fu_12729_p_ce,
        grp_fu_12733_p_din0,
        grp_fu_12733_p_din1,
        grp_fu_12733_p_opcode,
        grp_fu_12733_p_dout0,
        grp_fu_12733_p_ce
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] this_p_read;
output  [5:0] b_1_address0;
output   b_1_ce0;
input  [31:0] b_1_q0;
output  [5:0] b_1_address1;
output   b_1_ce1;
input  [31:0] b_1_q1;
output  [5:0] b_1_address2;
output   b_1_ce2;
input  [31:0] b_1_q2;
input  [3:0] this_1_offset;
input  [31:0] b_p_read;
input  [3:0] b_1_offset;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_4235_p_din0;
output  [31:0] grp_fu_4235_p_din1;
output  [4:0] grp_fu_4235_p_opcode;
input  [0:0] grp_fu_4235_p_dout0;
output   grp_fu_4235_p_ce;
output  [31:0] grp_fu_12725_p_din0;
output  [31:0] grp_fu_12725_p_din1;
output  [1:0] grp_fu_12725_p_opcode;
input  [31:0] grp_fu_12725_p_dout0;
output   grp_fu_12725_p_ce;
output  [31:0] grp_fu_4198_p_din0;
output  [31:0] grp_fu_4198_p_din1;
input  [31:0] grp_fu_4198_p_dout0;
output   grp_fu_4198_p_ce;
output  [31:0] grp_fu_4204_p_din0;
output  [31:0] grp_fu_4204_p_din1;
input  [31:0] grp_fu_4204_p_dout0;
output   grp_fu_4204_p_ce;
output  [31:0] grp_fu_12729_p_din0;
output  [31:0] grp_fu_12729_p_din1;
input  [31:0] grp_fu_12729_p_dout0;
output   grp_fu_12729_p_ce;
output  [31:0] grp_fu_12733_p_din0;
output  [31:0] grp_fu_12733_p_din1;
output  [4:0] grp_fu_12733_p_opcode;
input  [0:0] grp_fu_12733_p_dout0;
output   grp_fu_12733_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] b_1_address0;
reg b_1_ce0;
reg[5:0] b_1_address1;
reg b_1_ce1;
reg[5:0] b_1_address2;
reg b_1_ce2;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [5:0] sub_ln173_fu_503_p2;
reg   [5:0] sub_ln173_reg_1005;
reg   [31:0] b_1_load_reg_1012;
reg   [31:0] b_1_load_20_reg_1017;
reg   [31:0] b_1_load_10_reg_1022;
wire   [63:0] zext_ln169_fu_512_p1;
reg   [63:0] zext_ln169_reg_1027;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln172_fu_542_p2;
reg   [0:0] icmp_ln172_reg_1040;
wire   [0:0] icmp_ln169_fu_530_p2;
wire   [0:0] icmp_ln172_12_fu_554_p2;
reg   [0:0] icmp_ln172_12_reg_1045;
wire   [0:0] icmp_ln172_13_fu_580_p2;
reg   [0:0] icmp_ln172_13_reg_1055;
reg   [31:0] b_1_load_17_reg_1090;
wire    ap_CS_fsm_state4;
reg   [31:0] b_1_load_18_reg_1095;
reg   [31:0] b_1_load_19_reg_1100;
reg   [31:0] mul_i_i_reg_1105;
wire    ap_CS_fsm_state7;
reg   [31:0] mul_1_i_i_reg_1110;
reg   [31:0] mul_2_i_i_reg_1115;
wire   [31:0] tmp_118_fu_610_p3;
reg   [31:0] tmp_118_reg_1120;
wire    ap_CS_fsm_state11;
wire   [31:0] tmp_122_fu_617_p3;
reg   [31:0] tmp_122_reg_1126;
wire    ap_CS_fsm_state15;
wire   [31:0] tmp_124_fu_623_p3;
reg   [31:0] tmp_124_reg_1132;
wire    ap_CS_fsm_state19;
reg   [1:0] i_27_reg_1137;
wire    ap_CS_fsm_state21;
wire   [1:0] add_ln187_fu_643_p2;
reg   [1:0] add_ln187_reg_1144;
wire   [0:0] icmp_ln187_fu_637_p2;
wire   [31:0] p_fu_649_p2;
reg   [31:0] p_reg_1182;
reg   [31:0] agg_result_num2_0_load_reg_1191;
wire    ap_CS_fsm_state23;
reg   [31:0] agg_result_num12_0_load_reg_1199;
reg   [31:0] agg_result_num_0_load_reg_1207;
wire   [1:0] empty_61_fu_799_p1;
reg   [1:0] empty_61_reg_1223;
wire    ap_CS_fsm_state26;
wire   [1:0] xor_ln92_fu_810_p2;
reg   [1:0] xor_ln92_reg_1232;
wire   [0:0] icmp_ln92_fu_804_p2;
wire   [1:0] base_fu_831_p2;
wire    ap_CS_fsm_state28;
wire   [31:0] tmp_fu_847_p2;
wire   [2:0] select_ln104_fu_874_p3;
reg   [2:0] select_ln104_reg_1260;
wire    ap_CS_fsm_state29;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din0;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din1;
wire   [4:0] grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_opcode;
wire    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_ce;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out_ap_vld;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_done;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_idle;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_ready;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num_5_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num12_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num12_5_out_ap_vld;
wire   [31:0] grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num2_5_out;
wire    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num2_5_out_ap_vld;
reg   [31:0] agg_result_num_4_reg_284;
wire   [0:0] icmp_ln104_fu_852_p2;
reg   [31:0] agg_result_num12_4_reg_294;
reg   [31:0] agg_result_num2_4_reg_304;
reg   [1:0] base_0_lcssa_i3336_reg_314;
reg   [31:0] agg_result_p_0_reg_326;
reg   [31:0] agg_result_num_7_reg_338;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state24;
wire   [0:0] and_ln77_fu_790_p2;
reg   [31:0] agg_result_num12_7_reg_349;
reg   [31:0] agg_result_num2_7_reg_360;
reg   [31:0] this_p_write_assign_reg_371;
reg    grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg;
wire    ap_CS_fsm_state25;
reg    grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg;
wire    ap_CS_fsm_state30;
wire   [63:0] zext_ln193_1_fu_459_p1;
wire   [63:0] p_cast_fu_470_p1;
wire   [63:0] p_cast6_fu_481_p1;
wire   [63:0] zext_ln173_4_fu_525_p1;
wire   [63:0] zext_ln173_fu_569_p1;
wire   [63:0] zext_ln173_5_fu_595_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] zext_ln187_fu_632_p1;
reg   [2:0] i_fu_94;
wire   [2:0] add_ln169_fu_536_p2;
reg   [1:0] i_20_fu_130;
wire    ap_CS_fsm_state22;
reg   [31:0] num_res_2_fu_134;
wire   [0:0] icmp_ln21_fu_702_p2;
reg   [31:0] num_res_2_7_fu_138;
reg   [31:0] num_res_2_03_fu_142;
reg   [1:0] i_21_fu_146;
wire   [1:0] add_ln21_fu_708_p2;
wire   [1:0] i_28_load_fu_689_p1;
reg   [31:0] agg_result_num2_0_fu_150;
wire   [31:0] tmp_117_fu_723_p5;
reg   [31:0] agg_result_num12_0_fu_154;
reg   [31:0] agg_result_num_0_fu_158;
reg   [31:0] grp_fu_419_p0;
reg   [31:0] grp_fu_419_p1;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
wire   [5:0] tmp_114_fu_445_p3;
wire   [5:0] zext_ln193_fu_441_p1;
wire   [5:0] sub_ln193_fu_453_p2;
wire   [5:0] empty_fu_464_p2;
wire   [5:0] empty_57_fu_475_p2;
wire   [5:0] tmp_115_fu_495_p3;
wire   [5:0] zext_ln173_1_fu_491_p1;
wire   [5:0] zext_ln173_3_fu_516_p1;
wire   [5:0] add_ln173_fu_520_p2;
wire  signed [2:0] add_ln172_fu_548_p2;
wire  signed [5:0] sext_ln173_fu_560_p1;
wire   [5:0] add_ln173_2_fu_564_p2;
wire  signed [2:0] add_ln172_7_fu_574_p2;
wire  signed [5:0] sext_ln173_1_fu_586_p1;
wire   [5:0] add_ln173_3_fu_590_p2;
wire   [31:0] bitcast_ln77_fu_755_p1;
wire   [7:0] tmp_s_fu_758_p4;
wire   [22:0] trunc_ln77_fu_768_p1;
wire   [0:0] icmp_ln77_7_fu_778_p2;
wire   [0:0] icmp_ln77_fu_772_p2;
wire   [0:0] or_ln77_fu_784_p2;
wire   [1:0] sub_ln92_fu_826_p2;
wire   [1:0] xor_ln100_fu_837_p2;
wire  signed [31:0] sext_ln100_fu_843_p1;
wire   [2:0] zext_ln104_fu_858_p1;
wire   [0:0] icmp_ln104_7_fu_862_p2;
wire   [2:0] add_ln104_fu_868_p2;
wire    ap_CS_fsm_state32;
reg    grp_fu_1274_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg = 1'b0;
#0 grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_sqrt_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(tmp_124_reg_1132),
    .q0(aux_q0)
);

main_mul_body_Pipeline_VITIS_LOOP_84_1 grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_ready),
    .agg_result_num_0(agg_result_num_0_load_reg_1207),
    .agg_result_num12_0(agg_result_num12_0_load_reg_1199),
    .agg_result_num2_0(agg_result_num2_0_load_reg_1191),
    .idx_tmp_out(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out_ap_vld),
    .grp_fu_1274_p_din0(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din0),
    .grp_fu_1274_p_din1(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din1),
    .grp_fu_1274_p_opcode(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_opcode),
    .grp_fu_1274_p_dout0(grp_fu_4235_p_dout0),
    .grp_fu_1274_p_ce(grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_ce)
);

main_mul_body_Pipeline_VITIS_LOOP_92_2 grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_ready),
    .agg_result_num_0(agg_result_num_0_load_reg_1207),
    .agg_result_num12_0(agg_result_num12_0_load_reg_1199),
    .agg_result_num2_0(agg_result_num2_0_load_reg_1191),
    .zext_ln92(empty_61_reg_1223),
    .xor_ln92(xor_ln92_reg_1232),
    .agg_result_num_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out),
    .agg_result_num_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out_ap_vld),
    .agg_result_num12_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out),
    .agg_result_num12_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out_ap_vld),
    .agg_result_num2_2_out(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out),
    .agg_result_num2_2_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out_ap_vld)
);

main_mul_body_Pipeline_VITIS_LOOP_104_3 grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start),
    .ap_done(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_done),
    .ap_idle(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_idle),
    .ap_ready(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_ready),
    .agg_result_num_4(agg_result_num_4_reg_284),
    .agg_result_num12_4(agg_result_num12_4_reg_294),
    .agg_result_num2_4(agg_result_num2_4_reg_304),
    .zext_ln104(base_0_lcssa_i3336_reg_314),
    .zext_ln104_14(select_ln104_reg_1260),
    .agg_result_num_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num_5_out),
    .agg_result_num_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num_5_out_ap_vld),
    .agg_result_num12_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num12_5_out),
    .agg_result_num12_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num12_5_out_ap_vld),
    .agg_result_num2_5_out(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num2_5_out),
    .agg_result_num2_5_out_ap_vld(grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num2_5_out_ap_vld)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U207(
    .din0(num_res_2_fu_134),
    .din1(num_res_2_7_fu_138),
    .din2(num_res_2_03_fu_142),
    .din3(i_21_fu_146),
    .dout(tmp_117_fu_723_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_0_preg <= this_p_write_assign_reg_371;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_1_preg <= agg_result_num_7_reg_338;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_2_preg <= agg_result_num12_7_reg_349;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state32)) begin
            ap_return_3_preg <= agg_result_num2_7_reg_360;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state24) & (1'd1 == and_ln77_fu_790_p2))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg <= 1'b1;
        end else if ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_ready == 1'b1)) begin
            grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
        agg_result_num12_0_fu_154 <= p_read1;
    end else if (((i_28_load_fu_689_p1 == 2'd1) & (icmp_ln21_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_num12_0_fu_154 <= tmp_117_fu_723_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num12_4_reg_294 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out;
    end else if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_num12_4_reg_294 <= agg_result_num12_0_load_reg_1199;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num12_7_reg_349 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num12_2_out;
    end else if (((1'b1 == ap_CS_fsm_state24) & (1'd0 == and_ln77_fu_790_p2))) begin
        agg_result_num12_7_reg_349 <= agg_result_num12_0_load_reg_1199;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        agg_result_num12_7_reg_349 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num12_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
        agg_result_num2_0_fu_150 <= p_read2;
    end else if ((~(i_28_load_fu_689_p1 == 2'd1) & ~(i_28_load_fu_689_p1 == 2'd0) & (icmp_ln21_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_num2_0_fu_150 <= tmp_117_fu_723_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num2_4_reg_304 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out;
    end else if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_num2_4_reg_304 <= agg_result_num2_0_load_reg_1191;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num2_7_reg_360 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num2_2_out;
    end else if (((1'b1 == ap_CS_fsm_state24) & (1'd0 == and_ln77_fu_790_p2))) begin
        agg_result_num2_7_reg_360 <= agg_result_num2_0_load_reg_1191;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        agg_result_num2_7_reg_360 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num2_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
        agg_result_num_0_fu_158 <= p_read;
    end else if (((i_28_load_fu_689_p1 == 2'd0) & (icmp_ln21_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        agg_result_num_0_fu_158 <= tmp_117_fu_723_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num_4_reg_284 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out;
    end else if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_num_4_reg_284 <= agg_result_num_0_load_reg_1207;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_num_7_reg_338 <= grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_agg_result_num_2_out;
    end else if (((1'b1 == ap_CS_fsm_state24) & (1'd0 == and_ln77_fu_790_p2))) begin
        agg_result_num_7_reg_338 <= agg_result_num_0_load_reg_1207;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        agg_result_num_7_reg_338 <= grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_agg_result_num_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        agg_result_p_0_reg_326 <= tmp_fu_847_p2;
    end else if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        agg_result_p_0_reg_326 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        base_0_lcssa_i3336_reg_314 <= base_fu_831_p2;
    end else if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        base_0_lcssa_i3336_reg_314 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln169_fu_530_p2 == 1'd1))) begin
        i_20_fu_130 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_20_fu_130 <= add_ln187_reg_1144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
        i_21_fu_146 <= 2'd0;
    end else if (((icmp_ln21_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        i_21_fu_146 <= add_ln21_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_94 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln169_fu_530_p2 == 1'd0))) begin
        i_fu_94 <= add_ln169_fu_536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln104_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        this_p_write_assign_reg_371 <= tmp_fu_847_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) & (1'd0 == and_ln77_fu_790_p2))) begin
        this_p_write_assign_reg_371 <= p_reg_1182;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        this_p_write_assign_reg_371 <= agg_result_p_0_reg_326;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln187_reg_1144 <= add_ln187_fu_643_p2;
        i_27_reg_1137 <= i_20_fu_130;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        agg_result_num12_0_load_reg_1199 <= agg_result_num12_0_fu_154;
        agg_result_num2_0_load_reg_1191 <= agg_result_num2_0_fu_150;
        agg_result_num_0_load_reg_1207 <= agg_result_num_0_fu_158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        b_1_load_10_reg_1022 <= b_1_q0;
        b_1_load_20_reg_1017 <= b_1_q1;
        b_1_load_reg_1012 <= b_1_q2;
        sub_ln173_reg_1005 <= sub_ln173_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        b_1_load_17_reg_1090 <= b_1_q2;
        b_1_load_18_reg_1095 <= b_1_q1;
        b_1_load_19_reg_1100 <= b_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        empty_61_reg_1223 <= empty_61_fu_799_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln169_fu_530_p2 == 1'd0))) begin
        icmp_ln172_12_reg_1045 <= icmp_ln172_12_fu_554_p2;
        icmp_ln172_13_reg_1055 <= icmp_ln172_13_fu_580_p2;
        icmp_ln172_reg_1040 <= icmp_ln172_fu_542_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln172_12_reg_1045 == 1'd1))) begin
        mul_1_i_i_reg_1110 <= grp_fu_4204_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln172_13_reg_1055 == 1'd1))) begin
        mul_2_i_i_reg_1115 <= grp_fu_12729_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln172_reg_1040 == 1'd1))) begin
        mul_i_i_reg_1105 <= grp_fu_4198_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_27_reg_1137 == 2'd1) & ~(i_27_reg_1137 == 2'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        num_res_2_03_fu_142 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (i_27_reg_1137 == 2'd1))) begin
        num_res_2_7_fu_138 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (i_27_reg_1137 == 2'd0))) begin
        num_res_2_fu_134 <= aux_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
        p_reg_1182 <= p_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        select_ln104_reg_1260 <= select_ln104_fu_874_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_118_reg_1120 <= tmp_118_fu_610_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_122_reg_1126 <= tmp_122_fu_617_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_124_reg_1132 <= tmp_124_fu_623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_804_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        xor_ln92_reg_1232 <= xor_ln92_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln169_reg_1027[2 : 0] <= zext_ln169_fu_512_p1[2 : 0];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_done == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_0 = this_p_write_assign_reg_371;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_1 = agg_result_num_7_reg_338;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_2 = agg_result_num12_7_reg_349;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        ap_return_3 = agg_result_num2_7_reg_360;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        aux_address0 = zext_ln187_fu_632_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        aux_address0 = zext_ln169_reg_1027;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state21))) begin
        aux_ce0 = 1'b1;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        aux_we0 = 1'b1;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address0 = zext_ln173_5_fu_595_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address0 = p_cast6_fu_481_p1;
    end else begin
        b_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address1 = zext_ln173_fu_569_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address1 = zext_ln193_1_fu_459_p1;
    end else begin
        b_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        b_1_address2 = zext_ln173_4_fu_525_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_1_address2 = p_cast_fu_470_p1;
    end else begin
        b_1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_1_ce0 = 1'b1;
    end else begin
        b_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_1_ce1 = 1'b1;
    end else begin
        b_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_1_ce2 = 1'b1;
    end else begin
        b_1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_1274_ce = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_ce;
    end else begin
        grp_fu_1274_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_419_p0 = tmp_122_reg_1126;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_419_p0 = tmp_118_reg_1120;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_419_p0 = mul_i_i_reg_1105;
    end else begin
        grp_fu_419_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_419_p1 = mul_2_i_i_reg_1115;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_419_p1 = mul_1_i_i_reg_1110;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_419_p1 = 32'd0;
    end else begin
        grp_fu_419_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln169_fu_530_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln187_fu_637_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln21_fu_702_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (1'd0 == and_ln77_fu_790_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln92_fu_804_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln104_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_868_p2 = (zext_ln104_fu_858_p1 + 3'd1);

assign add_ln169_fu_536_p2 = (i_fu_94 + 3'd1);

assign add_ln172_7_fu_574_p2 = ($signed(i_fu_94) + $signed(3'd6));

assign add_ln172_fu_548_p2 = ($signed(i_fu_94) + $signed(3'd7));

assign add_ln173_2_fu_564_p2 = ($signed(sub_ln173_reg_1005) + $signed(sext_ln173_fu_560_p1));

assign add_ln173_3_fu_590_p2 = ($signed(sub_ln173_reg_1005) + $signed(sext_ln173_1_fu_586_p1));

assign add_ln173_fu_520_p2 = (sub_ln173_reg_1005 + zext_ln173_3_fu_516_p1);

assign add_ln187_fu_643_p2 = (i_20_fu_130 + 2'd1);

assign add_ln21_fu_708_p2 = (i_21_fu_146 + 2'd1);

assign and_ln77_fu_790_p2 = (or_ln77_fu_784_p2 & grp_fu_12733_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign base_fu_831_p2 = (sub_ln92_fu_826_p2 + 2'd1);

assign bitcast_ln77_fu_755_p1 = agg_result_num_0_load_reg_1207;

assign empty_57_fu_475_p2 = (sub_ln193_fu_453_p2 + 6'd2);

assign empty_61_fu_799_p1 = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out[1:0];

assign empty_fu_464_p2 = (sub_ln193_fu_453_p2 + 6'd1);

assign grp_fu_12725_p_ce = 1'b1;

assign grp_fu_12725_p_din0 = grp_fu_419_p0;

assign grp_fu_12725_p_din1 = grp_fu_419_p1;

assign grp_fu_12725_p_opcode = 2'd0;

assign grp_fu_12729_p_ce = 1'b1;

assign grp_fu_12729_p_din0 = b_1_load_19_reg_1100;

assign grp_fu_12729_p_din1 = b_1_load_10_reg_1022;

assign grp_fu_12733_p_ce = 1'b1;

assign grp_fu_12733_p_din0 = agg_result_num_0_fu_158;

assign grp_fu_12733_p_din1 = 32'd0;

assign grp_fu_12733_p_opcode = 5'd1;

assign grp_fu_4198_p_ce = 1'b1;

assign grp_fu_4198_p_din0 = b_1_load_17_reg_1090;

assign grp_fu_4198_p_din1 = b_1_load_20_reg_1017;

assign grp_fu_4204_p_ce = 1'b1;

assign grp_fu_4204_p_din0 = b_1_load_18_reg_1095;

assign grp_fu_4204_p_din1 = b_1_load_reg_1012;

assign grp_fu_4235_p_ce = grp_fu_1274_ce;

assign grp_fu_4235_p_din0 = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din0;

assign grp_fu_4235_p_din1 = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_din1;

assign grp_fu_4235_p_opcode = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_grp_fu_1274_p_opcode;

assign grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_ap_start_reg;

assign grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start = grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391_ap_start_reg;

assign i_28_load_fu_689_p1 = i_21_fu_146;

assign icmp_ln104_7_fu_862_p2 = ((base_0_lcssa_i3336_reg_314 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_852_p2 = ((base_fu_831_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_530_p2 = ((i_fu_94 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln172_12_fu_554_p2 = ((add_ln172_fu_548_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_13_fu_580_p2 = ((add_ln172_7_fu_574_p2 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_542_p2 = ((i_fu_94 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_637_p2 = ((i_20_fu_130 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_702_p2 = ((i_21_fu_146 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_7_fu_778_p2 = ((trunc_ln77_fu_768_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_772_p2 = ((tmp_s_fu_758_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_804_p2 = ((grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_784_p2 = (icmp_ln77_fu_772_p2 | icmp_ln77_7_fu_778_p2);

assign p_cast6_fu_481_p1 = empty_57_fu_475_p2;

assign p_cast_fu_470_p1 = empty_fu_464_p2;

assign p_fu_649_p2 = (b_p_read + this_p_read);

assign select_ln104_fu_874_p3 = ((icmp_ln104_7_fu_862_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_868_p2);

assign sext_ln100_fu_843_p1 = $signed(xor_ln100_fu_837_p2);

assign sext_ln173_1_fu_586_p1 = add_ln172_7_fu_574_p2;

assign sext_ln173_fu_560_p1 = add_ln172_fu_548_p2;

assign sub_ln173_fu_503_p2 = (tmp_115_fu_495_p3 - zext_ln173_1_fu_491_p1);

assign sub_ln193_fu_453_p2 = (tmp_114_fu_445_p3 - zext_ln193_fu_441_p1);

assign sub_ln92_fu_826_p2 = ($signed(2'd2) - $signed(empty_61_reg_1223));

assign tmp_114_fu_445_p3 = {{b_1_offset}, {2'd0}};

assign tmp_115_fu_495_p3 = {{this_1_offset}, {2'd0}};

assign tmp_118_fu_610_p3 = ((icmp_ln172_reg_1040[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : 32'd0);

assign tmp_122_fu_617_p3 = ((icmp_ln172_12_reg_1045[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_118_reg_1120);

assign tmp_124_fu_623_p3 = ((icmp_ln172_13_reg_1055[0:0] == 1'b1) ? grp_fu_12725_p_dout0 : tmp_122_reg_1126);

assign tmp_fu_847_p2 = ($signed(sext_ln100_fu_843_p1) + $signed(p_reg_1182));

assign tmp_s_fu_758_p4 = {{bitcast_ln77_fu_755_p1[30:23]}};

assign trunc_ln77_fu_768_p1 = bitcast_ln77_fu_755_p1[22:0];

assign xor_ln100_fu_837_p2 = (sub_ln92_fu_826_p2 ^ 2'd2);

assign xor_ln92_fu_810_p2 = (empty_61_fu_799_p1 ^ 2'd3);

assign zext_ln104_fu_858_p1 = base_0_lcssa_i3336_reg_314;

assign zext_ln169_fu_512_p1 = i_fu_94;

assign zext_ln173_1_fu_491_p1 = this_1_offset;

assign zext_ln173_3_fu_516_p1 = i_fu_94;

assign zext_ln173_4_fu_525_p1 = add_ln173_fu_520_p2;

assign zext_ln173_5_fu_595_p1 = add_ln173_3_fu_590_p2;

assign zext_ln173_fu_569_p1 = add_ln173_2_fu_564_p2;

assign zext_ln187_fu_632_p1 = i_20_fu_130;

assign zext_ln193_1_fu_459_p1 = sub_ln193_fu_453_p2;

assign zext_ln193_fu_441_p1 = b_1_offset;

always @ (posedge ap_clk) begin
    zext_ln169_reg_1027[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //main_mul_body
