DSCH 3.5
VERSION 22/02/2022 10:14:11
BB(121,-349,574,310)
SYM  #button
BB(316,285,324,294)
TITLE 320 290  #CAMDATA2
MODEL 59
PROP                                                                                                                                    
REC(317,287,6,6,r)
VIS 1
PIN(320,285,0.000,0.000)CAMDATA2
LIG(320,286,320,285)
LIG(324,294,316,294)
LIG(324,286,324,294)
LIG(316,286,324,286)
LIG(316,294,316,286)
LIG(323,293,317,293)
LIG(323,287,323,293)
LIG(317,287,323,287)
LIG(317,293,317,287)
FSYM
SYM  #button
BB(121,196,130,204)
TITLE 125 200  #WLWR
MODEL 59
PROP                                                                                                                                    
REC(122,197,6,6,r)
VIS 1
PIN(130,200,0.000,0.000)WLWR
LIG(129,200,130,200)
LIG(121,204,121,196)
LIG(129,204,121,204)
LIG(129,196,129,204)
LIG(121,196,129,196)
LIG(122,203,122,197)
LIG(128,203,122,203)
LIG(128,197,128,203)
LIG(122,197,128,197)
FSYM
SYM  #button
BB(121,181,130,189)
TITLE 125 185  #RWL
MODEL 59
PROP                                                                                                                                    
REC(122,182,6,6,r)
VIS 1
PIN(130,185,0.000,0.000)RWL
LIG(129,185,130,185)
LIG(121,189,121,181)
LIG(129,189,121,189)
LIG(129,181,129,189)
LIG(121,181,129,181)
LIG(122,188,122,182)
LIG(128,188,122,188)
LIG(128,182,128,188)
LIG(122,182,128,182)
FSYM
SYM  #button
BB(121,166,130,174)
TITLE 125 170  #RBL
MODEL 59
PROP                                                                                                                                    
REC(122,167,6,6,r)
VIS 1
PIN(130,170,0.000,0.000)RBL
LIG(129,170,130,170)
LIG(121,174,121,166)
LIG(129,174,121,174)
LIG(129,166,129,174)
LIG(121,166,129,166)
LIG(122,173,122,167)
LIG(128,173,122,173)
LIG(128,167,128,173)
LIG(122,167,128,167)
FSYM
SYM  #button
BB(381,285,389,294)
TITLE 385 290  #DL3
MODEL 59
PROP                                                                                                                                    
REC(382,287,6,6,r)
VIS 1
PIN(385,285,0.000,0.000)DL3
LIG(385,286,385,285)
LIG(389,294,381,294)
LIG(389,286,389,294)
LIG(381,286,389,286)
LIG(381,294,381,286)
LIG(388,293,382,293)
LIG(388,287,388,293)
LIG(382,287,388,287)
LIG(382,293,382,287)
FSYM
SYM  #button
BB(371,285,379,294)
TITLE 375 290  #DLB3
MODEL 59
PROP                                                                                                                                    
REC(372,287,6,6,r)
VIS 1
PIN(375,285,0.000,0.000)DLB3
LIG(375,286,375,285)
LIG(379,294,371,294)
LIG(379,286,379,294)
LIG(371,286,379,286)
LIG(371,294,371,286)
LIG(378,293,372,293)
LIG(378,287,378,293)
LIG(372,287,378,287)
LIG(372,293,372,287)
FSYM
SYM  #button
BB(391,285,399,294)
TITLE 395 290  #CAMDATA3
MODEL 59
PROP                                                                                                                                    
REC(392,287,6,6,r)
VIS 1
PIN(395,285,0.000,0.000)CAMDATA3
LIG(395,286,395,285)
LIG(399,294,391,294)
LIG(399,286,399,294)
LIG(391,286,399,286)
LIG(391,294,391,286)
LIG(398,293,392,293)
LIG(398,287,398,293)
LIG(392,287,398,287)
LIG(392,293,392,287)
FSYM
SYM  #or2
BB(535,240,570,260)
TITLE 555 250  #or2_1
MODEL 502
PROP                                                                                                                                    
REC(155,225,0,0, )
VIS 0
PIN(535,245,0.000,0.000)a
PIN(535,255,0.000,0.000)b
PIN(570,250,0.015,0.002)s
LIG(535,255,548,255)
LIG(547,257,543,260)
LIG(563,250,570,250)
LIG(562,252,559,256)
LIG(563,250,562,252)
LIG(562,248,563,250)
LIG(559,244,562,248)
LIG(554,241,559,244)
LIG(559,256,554,259)
LIG(554,259,543,260)
LIG(543,240,554,241)
LIG(549,253,547,257)
LIG(543,240,547,243)
LIG(547,243,549,247)
LIG(549,247,550,250)
LIG(550,250,549,253)
LIG(535,245,548,245)
VLG or or2(s,a,b);
FSYM
SYM  #button
BB(231,285,239,294)
TITLE 235 290  #DL1
MODEL 59
PROP                                                                                                                                    
REC(232,287,6,6,r)
VIS 1
PIN(235,285,0.000,0.000)DL1
LIG(235,286,235,285)
LIG(239,294,231,294)
LIG(239,286,239,294)
LIG(231,286,239,286)
LIG(231,294,231,286)
LIG(238,293,232,293)
LIG(238,287,238,293)
LIG(232,287,238,287)
LIG(232,293,232,287)
FSYM
SYM  #button
BB(221,285,229,294)
TITLE 225 290  #DLB1
MODEL 59
PROP                                                                                                                                    
REC(222,287,6,6,r)
VIS 1
PIN(225,285,0.000,0.000)DLB1
LIG(225,286,225,285)
LIG(229,294,221,294)
LIG(229,286,229,294)
LIG(221,286,229,286)
LIG(221,294,221,286)
LIG(228,293,222,293)
LIG(228,287,228,293)
LIG(222,287,228,287)
LIG(222,293,222,287)
FSYM
SYM  #button
BB(241,285,249,294)
TITLE 245 290  #CAMDATA1
MODEL 59
PROP                                                                                                                                    
REC(242,287,6,6,r)
VIS 1
PIN(245,285,0.000,0.000)CAMDATA1
LIG(245,286,245,285)
LIG(249,294,241,294)
LIG(249,286,249,294)
LIG(241,286,249,286)
LIG(241,294,241,286)
LIG(248,293,242,293)
LIG(248,287,248,293)
LIG(242,287,248,287)
LIG(242,293,242,287)
FSYM
SYM  #button
BB(296,285,304,294)
TITLE 300 290  #DLB2
MODEL 59
PROP                                                                                                                                    
REC(297,287,6,6,r)
VIS 1
PIN(300,285,0.000,0.000)DLB2
LIG(300,286,300,285)
LIG(304,294,296,294)
LIG(304,286,304,294)
LIG(296,286,304,286)
LIG(296,294,296,286)
LIG(303,293,297,293)
LIG(303,287,303,293)
LIG(297,287,303,287)
LIG(297,293,297,287)
FSYM
SYM  #light
BB(568,235,574,249)
TITLE 570 249  #MATCH
MODEL 49
PROP                                                                                                                                    
REC(569,236,4,4,r)
VIS 1
PIN(570,250,0.000,0.000)MATCH
LIG(573,241,573,236)
LIG(573,236,572,235)
LIG(569,236,569,241)
LIG(572,246,572,243)
LIG(571,246,574,246)
LIG(571,248,573,246)
LIG(572,248,574,246)
LIG(568,243,574,243)
LIG(570,243,570,250)
LIG(568,241,568,243)
LIG(574,241,568,241)
LIG(574,243,574,241)
LIG(570,235,569,236)
LIG(572,235,570,235)
FSYM
SYM  #button
BB(166,285,174,294)
TITLE 170 290  #CAMDATA0
MODEL 59
PROP                                                                                                                                    
REC(167,287,6,6,r)
VIS 1
PIN(170,285,0.000,0.000)CAMDATA0
LIG(170,286,170,285)
LIG(174,294,166,294)
LIG(174,286,174,294)
LIG(166,286,174,286)
LIG(166,294,166,286)
LIG(173,293,167,293)
LIG(173,287,173,293)
LIG(167,287,173,287)
LIG(167,293,167,287)
FSYM
SYM  #button
BB(146,285,154,294)
TITLE 150 290  #DLB0
MODEL 59
PROP   
REC(147,287,6,6,r)                                                                                                                                 
REC(147,286,6,6, )
VIS 1
PIN(150,285,0.000,0.000)DLB0
LIG(150,286,150,285)
LIG(154,294,146,294)
LIG(154,286,154,294)
LIG(146,286,154,286)
LIG(146,294,146,286)
LIG(153,293,147,293)
LIG(153,287,153,293)
LIG(147,287,153,287)
LIG(147,293,147,287)
FSYM
SYM  #button
BB(156,285,164,294)
TITLE 160 290  #DL0
MODEL 59
PROP                                                                                                                                    
REC(157,287,6,6,r)
VIS 1
PIN(160,285,0.000,0.000)DL0
LIG(160,286,160,285)
LIG(164,294,156,294)
LIG(164,286,164,294)
LIG(156,286,164,286)
LIG(156,294,156,286)
LIG(163,293,157,293)
LIG(163,287,163,293)
LIG(157,287,163,287)
LIG(157,293,157,287)
FSYM
SYM  #button
BB(306,285,314,294)
TITLE 310 290  #DL2
MODEL 59
PROP                                                                                                                                    
REC(307,287,6,6,r)
VIS 1
PIN(310,285,0.000,0.000)DL2
LIG(310,286,310,285)
LIG(314,294,306,294)
LIG(314,286,314,294)
LIG(306,286,314,286)
LIG(306,294,306,286)
LIG(313,293,307,293)
LIG(313,287,313,293)
LIG(307,287,313,287)
LIG(307,293,307,287)
FSYM
SYM  #9TCAMCELL
BB(175,210,215,280)
TITLE 185 203  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(180,215,30,60,r)
VIS 5
PIN(175,270,0.000,0.000)CAMData
PIN(175,220,0.000,0.000)WLWR
PIN(175,230,0.000,0.000)RWL
PIN(175,240,0.000,0.000)RBL
PIN(175,250,0.000,0.000)DLB
PIN(175,260,0.000,0.000)DL
PIN(215,220,0.010,0.010)MATCH
LIG(175,270,180,270)
LIG(175,220,180,220)
LIG(175,230,180,230)
LIG(175,240,180,240)
LIG(175,250,180,250)
LIG(175,260,180,260)
LIG(210,220,215,220)
LIG(180,215,180,275)
LIG(180,215,210,215)
LIG(210,215,210,275)
LIG(210,275,180,275)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(250,210,290,280)
TITLE 260 203  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(255,215,30,60,r)
VIS 5
PIN(250,270,0.000,0.000)CAMData
PIN(250,220,0.000,0.000)WLWR
PIN(250,230,0.000,0.000)RWL
PIN(250,240,0.000,0.000)RBL
PIN(250,250,0.000,0.000)DLB
PIN(250,260,0.000,0.000)DL
PIN(290,220,0.010,0.010)MATCH
LIG(250,270,255,270)
LIG(250,220,255,220)
LIG(250,230,255,230)
LIG(250,240,255,240)
LIG(250,250,255,250)
LIG(250,260,255,260)
LIG(285,220,290,220)
LIG(255,215,255,275)
LIG(255,215,285,215)
LIG(285,215,285,275)
LIG(285,275,255,275)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(325,210,365,280)
TITLE 335 203  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(330,215,30,60,r)
VIS 5
PIN(325,270,0.000,0.000)CAMData
PIN(325,220,0.000,0.000)WLWR
PIN(325,230,0.000,0.000)RWL
PIN(325,240,0.000,0.000)RBL
PIN(325,250,0.000,0.000)DLB
PIN(325,260,0.000,0.000)DL
PIN(365,220,0.010,0.010)MATCH
LIG(325,270,330,270)
LIG(325,220,330,220)
LIG(325,230,330,230)
LIG(325,240,330,240)
LIG(325,250,330,250)
LIG(325,260,330,260)
LIG(360,220,365,220)
LIG(330,215,330,275)
LIG(330,215,360,215)
LIG(360,215,360,275)
LIG(360,275,330,275)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(400,210,440,280)
TITLE 410 203  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(405,215,30,60,r)
VIS 5
PIN(400,270,0.000,0.000)CAMData
PIN(400,220,0.000,0.000)WLWR
PIN(400,230,0.000,0.000)RWL
PIN(400,240,0.000,0.000)RBL
PIN(400,250,0.000,0.000)DLB
PIN(400,260,0.000,0.000)DL
PIN(440,220,0.010,0.010)MATCH
LIG(400,270,405,270)
LIG(400,220,405,220)
LIG(400,230,405,230)
LIG(400,240,405,240)
LIG(400,250,405,250)
LIG(400,260,405,260)
LIG(435,220,440,220)
LIG(405,215,405,275)
LIG(405,215,435,215)
LIG(435,215,435,275)
LIG(435,275,405,275)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #or2
BB(500,220,535,240)
TITLE 520 230  #or2_2
MODEL 502
PROP                                                                                                                                    
REC(155,225,0,0, )
VIS 0
PIN(500,225,0.000,0.000)a
PIN(500,235,0.000,0.000)b
PIN(535,230,0.015,0.002)s
LIG(500,235,513,235)
LIG(512,237,508,240)
LIG(528,230,535,230)
LIG(527,232,524,236)
LIG(528,230,527,232)
LIG(527,228,528,230)
LIG(524,224,527,228)
LIG(519,221,524,224)
LIG(524,236,519,239)
LIG(519,239,508,240)
LIG(508,220,519,221)
LIG(514,233,512,237)
LIG(508,220,512,223)
LIG(512,223,514,227)
LIG(514,227,515,230)
LIG(515,230,514,233)
LIG(500,225,513,225)
VLG or or2(s,a,b);
FSYM
SYM  #or2
BB(500,260,535,280)
TITLE 520 270  #or2_3
MODEL 502
PROP                                                                                                                                    
REC(155,225,0,0, )
VIS 0
PIN(500,265,0.000,0.000)a
PIN(500,275,0.000,0.000)b
PIN(535,270,0.015,0.002)s
LIG(500,275,513,275)
LIG(512,277,508,280)
LIG(528,270,535,270)
LIG(527,272,524,276)
LIG(528,270,527,272)
LIG(527,268,528,270)
LIG(524,264,527,268)
LIG(519,261,524,264)
LIG(524,276,519,279)
LIG(519,279,508,280)
LIG(508,260,519,261)
LIG(514,273,512,277)
LIG(508,260,512,263)
LIG(512,263,514,267)
LIG(514,267,515,270)
LIG(515,270,514,273)
LIG(500,265,513,265)
VLG or or2(s,a,b);
FSYM
SYM  #9TCAMCELL
BB(400,-305,440,-235)
TITLE 410 -312  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(405,-300,30,60,r)
VIS 5
PIN(400,-245,0.000,0.000)CAMData
PIN(400,-295,0.000,0.000)WLWR
PIN(400,-285,0.000,0.000)RWL
PIN(400,-275,0.000,0.000)RBL
PIN(400,-265,0.000,0.000)DLB
PIN(400,-255,0.000,0.000)DL
PIN(440,-295,0.010,0.010)MATCH
LIG(400,-245,405,-245)
LIG(400,-295,405,-295)
LIG(400,-285,405,-285)
LIG(400,-275,405,-275)
LIG(400,-265,405,-265)
LIG(400,-255,405,-255)
LIG(435,-295,440,-295)
LIG(405,-300,405,-240)
LIG(405,-300,435,-300)
LIG(435,-300,435,-240)
LIG(435,-240,405,-240)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #button
BB(121,-319,130,-311)
TITLE 125 -315  #WLWR
MODEL 59
PROP                                                                                                                                    
REC(122,-318,6,6,r)
VIS 1
PIN(130,-315,0.000,0.000)WLWR
LIG(129,-315,130,-315)
LIG(121,-311,121,-319)
LIG(129,-311,121,-311)
LIG(129,-319,129,-311)
LIG(121,-319,129,-319)
LIG(122,-312,122,-318)
LIG(128,-312,122,-312)
LIG(128,-318,128,-312)
LIG(122,-318,128,-318)
FSYM
SYM  #button
BB(121,-334,130,-326)
TITLE 125 -330  #RWL
MODEL 59
PROP                                                                                                                                    
REC(122,-333,6,6,r)
VIS 1
PIN(130,-330,0.000,0.000)RWL
LIG(129,-330,130,-330)
LIG(121,-326,121,-334)
LIG(129,-326,121,-326)
LIG(129,-334,129,-326)
LIG(121,-334,129,-334)
LIG(122,-327,122,-333)
LIG(128,-327,122,-327)
LIG(128,-333,128,-327)
LIG(122,-333,128,-333)
FSYM
SYM  #button
BB(121,-349,130,-341)
TITLE 125 -345  #RBL
MODEL 59
PROP                                                                                                                                    
REC(122,-348,6,6,r)
VIS 1
PIN(130,-345,0.000,0.000)RBL
LIG(129,-345,130,-345)
LIG(121,-341,121,-349)
LIG(129,-341,121,-341)
LIG(129,-349,129,-341)
LIG(121,-349,129,-349)
LIG(122,-342,122,-348)
LIG(128,-342,122,-342)
LIG(128,-348,128,-342)
LIG(122,-348,128,-348)
FSYM
SYM  #or2
BB(500,-255,535,-235)
TITLE 520 -245  #or2_3
MODEL 502
PROP                                                                                                                                    
REC(155,-290,0,0, )
VIS 0
PIN(500,-250,0.000,0.000)a
PIN(500,-240,0.000,0.000)b
PIN(535,-245,0.015,0.002)s
LIG(500,-240,513,-240)
LIG(512,-238,508,-235)
LIG(528,-245,535,-245)
LIG(527,-243,524,-239)
LIG(528,-245,527,-243)
LIG(527,-247,528,-245)
LIG(524,-251,527,-247)
LIG(519,-254,524,-251)
LIG(524,-239,519,-236)
LIG(519,-236,508,-235)
LIG(508,-255,519,-254)
LIG(514,-242,512,-238)
LIG(508,-255,512,-252)
LIG(512,-252,514,-248)
LIG(514,-248,515,-245)
LIG(515,-245,514,-242)
LIG(500,-250,513,-250)
VLG or or2(s,a,b);
FSYM
SYM  #light
BB(568,-280,574,-266)
TITLE 570 -266  #MATCH
MODEL 49
PROP                                                                                                                                    
REC(569,-279,4,4,r)
VIS 1
PIN(570,-265,0.000,0.000)MATCH
LIG(573,-274,573,-279)
LIG(573,-279,572,-280)
LIG(569,-279,569,-274)
LIG(572,-269,572,-272)
LIG(571,-269,574,-269)
LIG(571,-267,573,-269)
LIG(572,-267,574,-269)
LIG(568,-272,574,-272)
LIG(570,-272,570,-265)
LIG(568,-274,568,-272)
LIG(574,-274,568,-274)
LIG(574,-272,574,-274)
LIG(570,-280,569,-279)
LIG(572,-280,570,-280)
FSYM
SYM  #or2
BB(500,-295,535,-275)
TITLE 520 -285  #or2_2
MODEL 502
PROP                                                                                                                                    
REC(155,-290,0,0, )
VIS 0
PIN(500,-290,0.000,0.000)a
PIN(500,-280,0.000,0.000)b
PIN(535,-285,0.015,0.002)s
LIG(500,-280,513,-280)
LIG(512,-278,508,-275)
LIG(528,-285,535,-285)
LIG(527,-283,524,-279)
LIG(528,-285,527,-283)
LIG(527,-287,528,-285)
LIG(524,-291,527,-287)
LIG(519,-294,524,-291)
LIG(524,-279,519,-276)
LIG(519,-276,508,-275)
LIG(508,-295,519,-294)
LIG(514,-282,512,-278)
LIG(508,-295,512,-292)
LIG(512,-292,514,-288)
LIG(514,-288,515,-285)
LIG(515,-285,514,-282)
LIG(500,-290,513,-290)
VLG or or2(s,a,b);
FSYM
SYM  #or2
BB(535,-275,570,-255)
TITLE 555 -265  #or2_1
MODEL 502
PROP                                                                                                                                    
REC(155,-290,0,0, )
VIS 0
PIN(535,-270,0.000,0.000)a
PIN(535,-260,0.000,0.000)b
PIN(570,-265,0.015,0.002)s
LIG(535,-260,548,-260)
LIG(547,-258,543,-255)
LIG(563,-265,570,-265)
LIG(562,-263,559,-259)
LIG(563,-265,562,-263)
LIG(562,-267,563,-265)
LIG(559,-271,562,-267)
LIG(554,-274,559,-271)
LIG(559,-259,554,-256)
LIG(554,-256,543,-255)
LIG(543,-275,554,-274)
LIG(549,-262,547,-258)
LIG(543,-275,547,-272)
LIG(547,-272,549,-268)
LIG(549,-268,550,-265)
LIG(550,-265,549,-262)
LIG(535,-270,548,-270)
VLG or or2(s,a,b);
FSYM
SYM  #9TCAMCELL
BB(325,-305,365,-235)
TITLE 335 -312  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(330,-300,30,60,r)
VIS 5
PIN(325,-245,0.000,0.000)CAMData
PIN(325,-295,0.000,0.000)WLWR
PIN(325,-285,0.000,0.000)RWL
PIN(325,-275,0.000,0.000)RBL
PIN(325,-265,0.000,0.000)DLB
PIN(325,-255,0.000,0.000)DL
PIN(365,-295,0.010,0.010)MATCH
LIG(325,-245,330,-245)
LIG(325,-295,330,-295)
LIG(325,-285,330,-285)
LIG(325,-275,330,-275)
LIG(325,-265,330,-265)
LIG(325,-255,330,-255)
LIG(360,-295,365,-295)
LIG(330,-300,330,-240)
LIG(330,-300,360,-300)
LIG(360,-300,360,-240)
LIG(360,-240,330,-240)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(250,-305,290,-235)
TITLE 260 -312  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(255,-300,30,60,r)
VIS 5
PIN(250,-245,0.000,0.000)CAMData
PIN(250,-295,0.000,0.000)WLWR
PIN(250,-285,0.000,0.000)RWL
PIN(250,-275,0.000,0.000)RBL
PIN(250,-265,0.000,0.000)DLB
PIN(250,-255,0.000,0.000)DL
PIN(290,-295,0.010,0.010)MATCH
LIG(250,-245,255,-245)
LIG(250,-295,255,-295)
LIG(250,-285,255,-285)
LIG(250,-275,255,-275)
LIG(250,-265,255,-265)
LIG(250,-255,255,-255)
LIG(285,-295,290,-295)
LIG(255,-300,255,-240)
LIG(255,-300,285,-300)
LIG(285,-300,285,-240)
LIG(285,-240,255,-240)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(175,-305,215,-235)
TITLE 185 -312  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(180,-300,30,60,r)
VIS 5
PIN(175,-245,0.000,0.000)CAMData
PIN(175,-295,0.000,0.000)WLWR
PIN(175,-285,0.000,0.000)RWL
PIN(175,-275,0.000,0.000)RBL
PIN(175,-265,0.000,0.000)DLB
PIN(175,-255,0.000,0.000)DL
PIN(215,-295,0.010,0.010)MATCH
LIG(175,-245,180,-245)
LIG(175,-295,180,-295)
LIG(175,-285,180,-285)
LIG(175,-275,180,-275)
LIG(175,-265,180,-265)
LIG(175,-255,180,-255)
LIG(210,-295,215,-295)
LIG(180,-300,180,-240)
LIG(180,-300,210,-300)
LIG(210,-300,210,-240)
LIG(210,-240,180,-240)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(175,30,215,100)
TITLE 185 23  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(180,35,30,60,r)
VIS 5
PIN(175,90,0.000,0.000)CAMData
PIN(175,40,0.000,0.000)WLWR
PIN(175,50,0.000,0.000)RWL
PIN(175,60,0.000,0.000)RBL
PIN(175,70,0.000,0.000)DLB
PIN(175,80,0.000,0.000)DL
PIN(215,40,0.010,0.010)MATCH
LIG(175,90,180,90)
LIG(175,40,180,40)
LIG(175,50,180,50)
LIG(175,60,180,60)
LIG(175,70,180,70)
LIG(175,80,180,80)
LIG(210,40,215,40)
LIG(180,35,180,95)
LIG(180,35,210,35)
LIG(210,35,210,95)
LIG(210,95,180,95)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(250,30,290,100)
TITLE 260 23  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(255,35,30,60,r)
VIS 5
PIN(250,90,0.000,0.000)CAMData
PIN(250,40,0.000,0.000)WLWR
PIN(250,50,0.000,0.000)RWL
PIN(250,60,0.000,0.000)RBL
PIN(250,70,0.000,0.000)DLB
PIN(250,80,0.000,0.000)DL
PIN(290,40,0.010,0.010)MATCH
LIG(250,90,255,90)
LIG(250,40,255,40)
LIG(250,50,255,50)
LIG(250,60,255,60)
LIG(250,70,255,70)
LIG(250,80,255,80)
LIG(285,40,290,40)
LIG(255,35,255,95)
LIG(255,35,285,35)
LIG(285,35,285,95)
LIG(285,95,255,95)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(325,30,365,100)
TITLE 335 23  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(330,35,30,60,r)
VIS 5
PIN(325,90,0.000,0.000)CAMData
PIN(325,40,0.000,0.000)WLWR
PIN(325,50,0.000,0.000)RWL
PIN(325,60,0.000,0.000)RBL
PIN(325,70,0.000,0.000)DLB
PIN(325,80,0.000,0.000)DL
PIN(365,40,0.010,0.010)MATCH
LIG(325,90,330,90)
LIG(325,40,330,40)
LIG(325,50,330,50)
LIG(325,60,330,60)
LIG(325,70,330,70)
LIG(325,80,330,80)
LIG(360,40,365,40)
LIG(330,35,330,95)
LIG(330,35,360,35)
LIG(360,35,360,95)
LIG(360,95,330,95)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #or2
BB(535,60,570,80)
TITLE 555 70  #or2_1
MODEL 502
PROP                                                                                                                                    
REC(155,45,0,0, )
VIS 0
PIN(535,65,0.000,0.000)a
PIN(535,75,0.000,0.000)b
PIN(570,70,0.015,0.002)s
LIG(535,75,548,75)
LIG(547,77,543,80)
LIG(563,70,570,70)
LIG(562,72,559,76)
LIG(563,70,562,72)
LIG(562,68,563,70)
LIG(559,64,562,68)
LIG(554,61,559,64)
LIG(559,76,554,79)
LIG(554,79,543,80)
LIG(543,60,554,61)
LIG(549,73,547,77)
LIG(543,60,547,63)
LIG(547,63,549,67)
LIG(549,67,550,70)
LIG(550,70,549,73)
LIG(535,65,548,65)
VLG or or2(s,a,b);
FSYM
SYM  #or2
BB(500,40,535,60)
TITLE 520 50  #or2_2
MODEL 502
PROP                                                                                                                                    
REC(155,45,0,0, )
VIS 0
PIN(500,45,0.000,0.000)a
PIN(500,55,0.000,0.000)b
PIN(535,50,0.015,0.002)s
LIG(500,55,513,55)
LIG(512,57,508,60)
LIG(528,50,535,50)
LIG(527,52,524,56)
LIG(528,50,527,52)
LIG(527,48,528,50)
LIG(524,44,527,48)
LIG(519,41,524,44)
LIG(524,56,519,59)
LIG(519,59,508,60)
LIG(508,40,519,41)
LIG(514,53,512,57)
LIG(508,40,512,43)
LIG(512,43,514,47)
LIG(514,47,515,50)
LIG(515,50,514,53)
LIG(500,45,513,45)
VLG or or2(s,a,b);
FSYM
SYM  #light
BB(568,55,574,69)
TITLE 570 69  #MATCH
MODEL 49
PROP                                                                                                                                    
REC(569,56,4,4,r)
VIS 1
PIN(570,70,0.000,0.000)MATCH
LIG(573,61,573,56)
LIG(573,56,572,55)
LIG(569,56,569,61)
LIG(572,66,572,63)
LIG(571,66,574,66)
LIG(571,68,573,66)
LIG(572,68,574,66)
LIG(568,63,574,63)
LIG(570,63,570,70)
LIG(568,61,568,63)
LIG(574,61,568,61)
LIG(574,63,574,61)
LIG(570,55,569,56)
LIG(572,55,570,55)
FSYM
SYM  #or2
BB(500,80,535,100)
TITLE 520 90  #or2_3
MODEL 502
PROP                                                                                                                                    
REC(155,45,0,0, )
VIS 0
PIN(500,85,0.000,0.000)a
PIN(500,95,0.000,0.000)b
PIN(535,90,0.015,0.002)s
LIG(500,95,513,95)
LIG(512,97,508,100)
LIG(528,90,535,90)
LIG(527,92,524,96)
LIG(528,90,527,92)
LIG(527,88,528,90)
LIG(524,84,527,88)
LIG(519,81,524,84)
LIG(524,96,519,99)
LIG(519,99,508,100)
LIG(508,80,519,81)
LIG(514,93,512,97)
LIG(508,80,512,83)
LIG(512,83,514,87)
LIG(514,87,515,90)
LIG(515,90,514,93)
LIG(500,85,513,85)
VLG or or2(s,a,b);
FSYM
SYM  #button
BB(121,-14,130,-6)
TITLE 125 -10  #RBL
MODEL 59
PROP                                                                                                                                    
REC(122,-13,6,6,r)
VIS 1
PIN(130,-10,0.000,0.000)RBL
LIG(129,-10,130,-10)
LIG(121,-6,121,-14)
LIG(129,-6,121,-6)
LIG(129,-14,129,-6)
LIG(121,-14,129,-14)
LIG(122,-7,122,-13)
LIG(128,-7,122,-7)
LIG(128,-13,128,-7)
LIG(122,-13,128,-13)
FSYM
SYM  #button
BB(121,1,130,9)
TITLE 125 5  #RWL
MODEL 59
PROP                                                                                                                                    
REC(122,2,6,6,r)
VIS 1
PIN(130,5,0.000,0.000)RWL
LIG(129,5,130,5)
LIG(121,9,121,1)
LIG(129,9,121,9)
LIG(129,1,129,9)
LIG(121,1,129,1)
LIG(122,8,122,2)
LIG(128,8,122,8)
LIG(128,2,128,8)
LIG(122,2,128,2)
FSYM
SYM  #button
BB(121,16,130,24)
TITLE 125 20  #WLWR
MODEL 59
PROP                                                                                                                                    
REC(122,17,6,6,r)
VIS 1
PIN(130,20,0.000,0.000)WLWR
LIG(129,20,130,20)
LIG(121,24,121,16)
LIG(129,24,121,24)
LIG(129,16,129,24)
LIG(121,16,129,16)
LIG(122,23,122,17)
LIG(128,23,122,23)
LIG(128,17,128,23)
LIG(122,17,128,17)
FSYM
SYM  #9TCAMCELL
BB(400,30,440,100)
TITLE 410 23  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(405,35,30,60,r)
VIS 5
PIN(400,90,0.000,0.000)CAMData
PIN(400,40,0.000,0.000)WLWR
PIN(400,50,0.000,0.000)RWL
PIN(400,60,0.000,0.000)RBL
PIN(400,70,0.000,0.000)DLB
PIN(400,80,0.000,0.000)DL
PIN(440,40,0.010,0.010)MATCH
LIG(400,90,405,90)
LIG(400,40,405,40)
LIG(400,50,405,50)
LIG(400,60,405,60)
LIG(400,70,405,70)
LIG(400,80,405,80)
LIG(435,40,440,40)
LIG(405,35,405,95)
LIG(405,35,435,35)
LIG(435,35,435,95)
LIG(435,95,405,95)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(175,-140,215,-70)
TITLE 185 -147  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(180,-135,30,60,r)
VIS 5
PIN(175,-80,0.000,0.000)CAMData
PIN(175,-130,0.000,0.000)WLWR
PIN(175,-120,0.000,0.000)RWL
PIN(175,-110,0.000,0.000)RBL
PIN(175,-100,0.000,0.000)DLB
PIN(175,-90,0.000,0.000)DL
PIN(215,-130,0.010,0.010)MATCH
LIG(175,-80,180,-80)
LIG(175,-130,180,-130)
LIG(175,-120,180,-120)
LIG(175,-110,180,-110)
LIG(175,-100,180,-100)
LIG(175,-90,180,-90)
LIG(210,-130,215,-130)
LIG(180,-135,180,-75)
LIG(180,-135,210,-135)
LIG(210,-135,210,-75)
LIG(210,-75,180,-75)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(250,-140,290,-70)
TITLE 260 -147  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(255,-135,30,60,r)
VIS 5
PIN(250,-80,0.000,0.000)CAMData
PIN(250,-130,0.000,0.000)WLWR
PIN(250,-120,0.000,0.000)RWL
PIN(250,-110,0.000,0.000)RBL
PIN(250,-100,0.000,0.000)DLB
PIN(250,-90,0.000,0.000)DL
PIN(290,-130,0.010,0.010)MATCH
LIG(250,-80,255,-80)
LIG(250,-130,255,-130)
LIG(250,-120,255,-120)
LIG(250,-110,255,-110)
LIG(250,-100,255,-100)
LIG(250,-90,255,-90)
LIG(285,-130,290,-130)
LIG(255,-135,255,-75)
LIG(255,-135,285,-135)
LIG(285,-135,285,-75)
LIG(285,-75,255,-75)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #9TCAMCELL
BB(325,-140,365,-70)
TITLE 335 -147  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(330,-135,30,60,r)
VIS 5
PIN(325,-80,0.000,0.000)CAMData
PIN(325,-130,0.000,0.000)WLWR
PIN(325,-120,0.000,0.000)RWL
PIN(325,-110,0.000,0.000)RBL
PIN(325,-100,0.000,0.000)DLB
PIN(325,-90,0.000,0.000)DL
PIN(365,-130,0.010,0.010)MATCH
LIG(325,-80,330,-80)
LIG(325,-130,330,-130)
LIG(325,-120,330,-120)
LIG(325,-110,330,-110)
LIG(325,-100,330,-100)
LIG(325,-90,330,-90)
LIG(360,-130,365,-130)
LIG(330,-135,330,-75)
LIG(330,-135,360,-135)
LIG(360,-135,360,-75)
LIG(360,-75,330,-75)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
SYM  #or2
BB(535,-110,570,-90)
TITLE 555 -100  #or2_1
MODEL 502
PROP                                                                                                                                    
REC(155,-125,0,0, )
VIS 0
PIN(535,-105,0.000,0.000)a
PIN(535,-95,0.000,0.000)b
PIN(570,-100,0.015,0.002)s
LIG(535,-95,548,-95)
LIG(547,-93,543,-90)
LIG(563,-100,570,-100)
LIG(562,-98,559,-94)
LIG(563,-100,562,-98)
LIG(562,-102,563,-100)
LIG(559,-106,562,-102)
LIG(554,-109,559,-106)
LIG(559,-94,554,-91)
LIG(554,-91,543,-90)
LIG(543,-110,554,-109)
LIG(549,-97,547,-93)
LIG(543,-110,547,-107)
LIG(547,-107,549,-103)
LIG(549,-103,550,-100)
LIG(550,-100,549,-97)
LIG(535,-105,548,-105)
VLG or or2(s,a,b);
FSYM
SYM  #or2
BB(500,-130,535,-110)
TITLE 520 -120  #or2_2
MODEL 502
PROP                                                                                                                                    
REC(155,-125,0,0, )
VIS 0
PIN(500,-125,0.000,0.000)a
PIN(500,-115,0.000,0.000)b
PIN(535,-120,0.015,0.002)s
LIG(500,-115,513,-115)
LIG(512,-113,508,-110)
LIG(528,-120,535,-120)
LIG(527,-118,524,-114)
LIG(528,-120,527,-118)
LIG(527,-122,528,-120)
LIG(524,-126,527,-122)
LIG(519,-129,524,-126)
LIG(524,-114,519,-111)
LIG(519,-111,508,-110)
LIG(508,-130,519,-129)
LIG(514,-117,512,-113)
LIG(508,-130,512,-127)
LIG(512,-127,514,-123)
LIG(514,-123,515,-120)
LIG(515,-120,514,-117)
LIG(500,-125,513,-125)
VLG or or2(s,a,b);
FSYM
SYM  #light
BB(568,-115,574,-101)
TITLE 570 -101  #MATCH
MODEL 49
PROP                                                                                                                                    
REC(569,-114,4,4,r)
VIS 1
PIN(570,-100,0.000,0.000)MATCH
LIG(573,-109,573,-114)
LIG(573,-114,572,-115)
LIG(569,-114,569,-109)
LIG(572,-104,572,-107)
LIG(571,-104,574,-104)
LIG(571,-102,573,-104)
LIG(572,-102,574,-104)
LIG(568,-107,574,-107)
LIG(570,-107,570,-100)
LIG(568,-109,568,-107)
LIG(574,-109,568,-109)
LIG(574,-107,574,-109)
LIG(570,-115,569,-114)
LIG(572,-115,570,-115)
FSYM
SYM  #or2
BB(500,-90,535,-70)
TITLE 520 -80  #or2_3
MODEL 502
PROP                                                                                                                                    
REC(155,-125,0,0, )
VIS 0
PIN(500,-85,0.000,0.000)a
PIN(500,-75,0.000,0.000)b
PIN(535,-80,0.015,0.002)s
LIG(500,-75,513,-75)
LIG(512,-73,508,-70)
LIG(528,-80,535,-80)
LIG(527,-78,524,-74)
LIG(528,-80,527,-78)
LIG(527,-82,528,-80)
LIG(524,-86,527,-82)
LIG(519,-89,524,-86)
LIG(524,-74,519,-71)
LIG(519,-71,508,-70)
LIG(508,-90,519,-89)
LIG(514,-77,512,-73)
LIG(508,-90,512,-87)
LIG(512,-87,514,-83)
LIG(514,-83,515,-80)
LIG(515,-80,514,-77)
LIG(500,-85,513,-85)
VLG or or2(s,a,b);
FSYM
SYM  #button
BB(121,-184,130,-176)
TITLE 125 -180  #RBL
MODEL 59
PROP                                                                                                                                    
REC(122,-183,6,6,r)
VIS 1
PIN(130,-180,0.000,0.000)RBL
LIG(129,-180,130,-180)
LIG(121,-176,121,-184)
LIG(129,-176,121,-176)
LIG(129,-184,129,-176)
LIG(121,-184,129,-184)
LIG(122,-177,122,-183)
LIG(128,-177,122,-177)
LIG(128,-183,128,-177)
LIG(122,-183,128,-183)
FSYM
SYM  #button
BB(121,-169,130,-161)
TITLE 125 -165  #RWL
MODEL 59
PROP                                                                                                                                    
REC(122,-168,6,6,r)
VIS 1
PIN(130,-165,0.000,0.000)RWL
LIG(129,-165,130,-165)
LIG(121,-161,121,-169)
LIG(129,-161,121,-161)
LIG(129,-169,129,-161)
LIG(121,-169,129,-169)
LIG(122,-162,122,-168)
LIG(128,-162,122,-162)
LIG(128,-168,128,-162)
LIG(122,-168,128,-168)
FSYM
SYM  #button
BB(121,-154,130,-146)
TITLE 125 -150  #WLWR
MODEL 59
PROP                                                                                                                                    
REC(122,-153,6,6,r)
VIS 1
PIN(130,-150,0.000,0.000)WLWR
LIG(129,-150,130,-150)
LIG(121,-146,121,-154)
LIG(129,-146,121,-146)
LIG(129,-154,129,-146)
LIG(121,-154,129,-154)
LIG(122,-147,122,-153)
LIG(128,-147,122,-147)
LIG(128,-153,128,-147)
LIG(122,-153,128,-153)
FSYM
SYM  #9TCAMCELL
BB(400,-140,440,-70)
TITLE 410 -147  #9TCAMCELL
MODEL 6000
PROP                                                                                                                                    
REC(405,-135,30,60,r)
VIS 5
PIN(400,-80,0.000,0.000)CAMData
PIN(400,-130,0.000,0.000)WLWR
PIN(400,-120,0.000,0.000)RWL
PIN(400,-110,0.000,0.000)RBL
PIN(400,-100,0.000,0.000)DLB
PIN(400,-90,0.000,0.000)DL
PIN(440,-130,0.010,0.010)MATCH
LIG(400,-80,405,-80)
LIG(400,-130,405,-130)
LIG(400,-120,405,-120)
LIG(400,-110,405,-110)
LIG(400,-100,405,-100)
LIG(400,-90,405,-90)
LIG(435,-130,440,-130)
LIG(405,-135,405,-75)
LIG(405,-135,435,-135)
LIG(435,-135,435,-75)
LIG(435,-75,405,-75)
VLG module 9TCAMCELL( CAMData,WLWR,RWL,RBL,DLB,DL,MATCH);
VLG input CAMData,WLWR,RWL,RBL,DLB,DL;
VLG output MATCH;
VLG wire w3,w4,w5,w7,w13,w14,w15,w16;
VLG nmos #(3) nmos_1(w3,vss,CAMData); // 0.3u 0.07u
VLG pmos #(3) pmos_2(w3,vdd,CAMData); // 0.5u 0.07u
VLG nmos #(2) nmos_3(w4,vss,w3); // 0.3u 0.07u
VLG pmos #(2) pmos_4(w4,vdd,w3); // 0.5u 0.07u
VLG not #(1) not1_5(w13,w5);
VLG nmos #(3) nmos1_6(MATCH,w3,w5); //  
VLG pmos #(3) pmos1_7(MATCH,w3,w13); //  
VLG not #(1) not1_8(w14,w7);
VLG nmos #(3) nmos1_9(MATCH,w4,w7); //  
VLG pmos #(3) pmos1_10(MATCH,w4,w14); //  
VLG nmos #(4) nmos_1_11(w5,DL,WLWR); //  
VLG pmos #(3) pmos_2_12(vdd,w5,w7); //  
VLG nmos #(4) nmos_3_13(vss,w5,w7); //  
VLG nmos #(4) nmos_4_14(w7,vss,w5); //  
VLG pmos #(4) pmos_5_15(w7,vdd,w5); //  
VLG nmos #(1) nmos_6_16(DLB,w7,WLWR); //  
VLG nmos #(1) nmos_7_17(RBL,w15,RWL); //  
VLG nmos #(1) nmos_8_18(w16,vss,w7); //  
VLG nmos #(1) nmos_9_19(w15,w16,RWL); //  
VLG endmodule
FSYM
CNC(395 270)
CNC(385 260)
CNC(375 250)
CNC(320 270)
CNC(170 270)
CNC(310 260)
CNC(300 250)
CNC(245 270)
CNC(235 260)
CNC(225 250)
CNC(390 110)
CNC(380 105)
CNC(375 70)
CNC(315 110)
CNC(315 65)
CNC(305 105)
CNC(300 70)
CNC(240 115)
CNC(230 105)
CNC(225 70)
CNC(240 170)
CNC(245 185)
CNC(320 185)
CNC(325 200)
CNC(250 200)
CNC(175 200)
CNC(170 185)
CNC(165 170)
CNC(315 170)
CNC(315 170)
CNC(150 250)
CNC(160 260)
CNC(240 -10)
CNC(245 5)
CNC(320 5)
CNC(325 20)
CNC(250 20)
CNC(175 20)
CNC(170 5)
CNC(165 -10)
CNC(315 -10)
CNC(315 -10)
CNC(240 -345)
CNC(245 -330)
CNC(320 -330)
CNC(325 -315)
CNC(250 -315)
CNC(175 -315)
CNC(170 -330)
CNC(165 -345)
CNC(315 -345)
CNC(315 -345)
CNC(150 70)
CNC(155 105)
CNC(165 115)
CNC(315 -180)
CNC(315 -180)
CNC(165 -180)
CNC(170 -165)
CNC(175 -150)
CNC(250 -150)
CNC(325 -150)
CNC(320 -165)
CNC(245 -165)
CNC(240 -180)
CNC(150 -100)
CNC(155 -65)
CNC(170 -80)
CNC(395 -80)
CNC(170 -80)
CNC(225 -100)
CNC(230 -65)
CNC(245 -80)
CNC(380 -65)
CNC(245 -80)
CNC(300 -100)
CNC(305 -65)
CNC(320 -80)
CNC(375 -100)
LIG(390,270,395,270)
LIG(390,245,390,270)
LIG(385,245,390,245)
LIG(385,110,385,245)
LIG(390,110,385,110)
LIG(380,260,385,260)
LIG(380,105,380,260)
LIG(390,75,390,110)
LIG(315,270,320,270)
LIG(315,255,315,270)
LIG(310,255,315,255)
LIG(310,110,310,255)
LIG(250,200,325,200)
LIG(385,75,390,75)
LIG(305,260,310,260)
LIG(305,105,305,260)
LIG(385,-60,385,75)
LIG(240,270,245,270)
LIG(240,245,240,270)
LIG(235,245,240,245)
LIG(235,115,235,245)
LIG(380,-65,380,105)
LIG(230,260,235,260)
LIG(230,105,230,260)
LIG(375,-100,375,70)
LIG(165,270,170,270)
LIG(165,245,165,270)
LIG(160,245,165,245)
LIG(160,115,160,245)
LIG(315,110,310,110)
LIG(155,260,160,260)
LIG(155,105,155,260)
LIG(315,65,320,65)
LIG(130,200,175,200)
LIG(315,170,315,240)
LIG(165,170,165,240)
LIG(535,230,535,245)
LIG(130,185,170,185)
LIG(170,285,170,270)
LIG(475,275,500,275)
LIG(475,310,475,275)
LIG(130,170,165,170)
LIG(165,170,240,170)
LIG(150,285,150,250)
LIG(315,170,390,170)
LIG(375,285,375,250)
LIG(385,260,385,285)
LIG(535,270,535,255)
LIG(290,305,460,305)
LIG(460,305,460,265)
LIG(395,285,395,270)
LIG(395,185,395,230)
LIG(365,300,450,300)
LIG(450,235,500,235)
LIG(390,170,390,240)
LIG(225,285,225,250)
LIG(235,260,235,285)
LIG(460,265,500,265)
LIG(320,285,320,270)
LIG(310,260,310,285)
LIG(245,285,245,270)
LIG(450,300,450,235)
LIG(160,260,160,285)
LIG(215,310,475,310)
LIG(300,285,300,250)
LIG(165,240,175,240)
LIG(170,185,170,230)
LIG(170,185,245,185)
LIG(170,230,175,230)
LIG(175,200,175,220)
LIG(175,200,250,200)
LIG(250,200,250,220)
LIG(315,65,315,110)
LIG(310,65,315,65)
LIG(310,-60,310,65)
LIG(305,-65,305,105)
LIG(300,-100,300,70)
LIG(240,115,235,115)
LIG(240,65,240,115)
LIG(235,65,240,65)
LIG(235,-55,235,65)
LIG(230,-65,230,105)
LIG(150,70,150,250)
LIG(225,-100,225,70)
LIG(375,70,375,250)
LIG(165,115,160,115)
LIG(165,65,165,115)
LIG(160,65,165,65)
LIG(160,-55,160,65)
LIG(155,-65,155,105)
LIG(150,-100,150,70)
LIG(395,-330,395,-285)
LIG(395,-245,395,-225)
LIG(460,-210,460,-250)
LIG(225,70,225,250)
LIG(290,-210,460,-210)
LIG(535,-245,535,-260)
LIG(385,-255,385,-230)
LIG(315,-345,390,-345)
LIG(165,-345,240,-345)
LIG(130,-345,165,-345)
LIG(475,-205,475,-240)
LIG(475,-240,500,-240)
LIG(300,70,300,250)
LIG(170,-245,170,-220)
LIG(130,-330,170,-330)
LIG(535,-285,535,-270)
LIG(165,-345,165,-275)
LIG(315,-345,315,-275)
LIG(130,-315,175,-315)
LIG(160,-230,155,-230)
LIG(170,-220,160,-220)
LIG(235,-230,230,-230)
LIG(245,-220,235,-220)
LIG(310,-230,305,-230)
LIG(320,-225,310,-225)
LIG(385,-230,380,-230)
LIG(395,-225,385,-225)
LIG(365,-215,450,-215)
LIG(450,-280,500,-280)
LIG(390,-345,390,-275)
LIG(235,-255,235,-230)
LIG(460,-250,500,-250)
LIG(320,-245,320,-225)
LIG(310,-255,310,-230)
LIG(245,-245,245,-220)
LIG(450,-215,450,-280)
LIG(160,-255,160,-230)
LIG(215,-205,475,-205)
LIG(165,-275,175,-275)
LIG(170,-330,170,-285)
LIG(170,-330,245,-330)
LIG(170,-285,175,-285)
LIG(175,-315,175,-295)
LIG(175,-315,250,-315)
LIG(250,-315,250,-295)
LIG(250,-315,325,-315)
LIG(325,-315,325,-295)
LIG(325,-315,400,-315)
LIG(400,-315,400,-295)
LIG(395,-285,400,-285)
LIG(390,-275,400,-275)
LIG(395,-245,400,-245)
LIG(385,-255,400,-255)
LIG(440,225,500,225)
LIG(440,220,440,225)
LIG(365,220,365,300)
LIG(290,220,290,305)
LIG(215,220,215,310)
LIG(150,250,175,250)
LIG(160,260,175,260)
LIG(170,270,175,270)
LIG(240,170,315,170)
LIG(240,240,240,170)
LIG(250,240,240,240)
LIG(245,185,320,185)
LIG(245,230,245,185)
LIG(250,230,245,230)
LIG(225,250,250,250)
LIG(235,260,250,260)
LIG(245,270,250,270)
LIG(320,230,325,230)
LIG(320,185,395,185)
LIG(320,185,320,230)
LIG(315,240,325,240)
LIG(300,250,325,250)
LIG(310,260,325,260)
LIG(320,270,325,270)
LIG(375,250,400,250)
LIG(385,260,400,260)
LIG(395,270,400,270)
LIG(390,240,400,240)
LIG(395,230,400,230)
LIG(400,200,400,220)
LIG(325,200,400,200)
LIG(325,200,325,220)
LIG(440,45,500,45)
LIG(440,40,440,45)
LIG(365,40,365,120)
LIG(290,40,290,125)
LIG(215,40,215,130)
LIG(150,70,175,70)
LIG(160,80,175,80)
LIG(170,90,175,90)
LIG(240,-10,315,-10)
LIG(240,60,240,-10)
LIG(250,60,240,60)
LIG(245,5,320,5)
LIG(245,50,245,5)
LIG(250,50,245,50)
LIG(225,70,250,70)
LIG(235,80,250,80)
LIG(245,90,250,90)
LIG(320,50,325,50)
LIG(320,5,395,5)
LIG(320,5,320,50)
LIG(315,60,325,60)
LIG(300,70,325,70)
LIG(310,80,325,80)
LIG(320,90,325,90)
LIG(375,70,400,70)
LIG(385,80,400,80)
LIG(395,90,400,90)
LIG(390,60,400,60)
LIG(395,50,400,50)
LIG(400,20,400,40)
LIG(325,20,400,20)
LIG(325,20,325,40)
LIG(250,20,325,20)
LIG(250,20,250,40)
LIG(175,20,250,20)
LIG(175,20,175,40)
LIG(170,50,175,50)
LIG(170,5,245,5)
LIG(170,5,170,50)
LIG(165,60,175,60)
LIG(215,130,475,130)
LIG(160,80,160,105)
LIG(450,120,450,55)
LIG(245,90,245,115)
LIG(310,80,310,105)
LIG(320,90,320,110)
LIG(460,85,500,85)
LIG(235,80,235,105)
LIG(390,-10,390,60)
LIG(450,55,500,55)
LIG(365,120,450,120)
LIG(395,5,395,50)
LIG(395,90,395,110)
LIG(460,125,460,85)
LIG(290,125,460,125)
LIG(535,90,535,75)
LIG(385,80,385,105)
LIG(315,-10,390,-10)
LIG(165,-10,240,-10)
LIG(130,-10,165,-10)
LIG(475,130,475,95)
LIG(475,95,500,95)
LIG(170,90,170,115)
LIG(130,5,170,5)
LIG(535,50,535,65)
LIG(165,-10,165,60)
LIG(315,-10,315,60)
LIG(130,20,175,20)
LIG(160,105,155,105)
LIG(170,115,165,115)
LIG(235,105,230,105)
LIG(245,115,240,115)
LIG(310,105,305,105)
LIG(320,110,315,110)
LIG(385,105,380,105)
LIG(395,110,390,110)
LIG(375,-265,400,-265)
LIG(320,-245,325,-245)
LIG(310,-255,325,-255)
LIG(300,-265,325,-265)
LIG(315,-275,325,-275)
LIG(320,-330,320,-285)
LIG(320,-330,395,-330)
LIG(320,-285,325,-285)
LIG(245,-245,250,-245)
LIG(235,-255,250,-255)
LIG(225,-265,250,-265)
LIG(250,-285,245,-285)
LIG(245,-285,245,-330)
LIG(245,-330,320,-330)
LIG(250,-275,240,-275)
LIG(240,-275,240,-345)
LIG(240,-345,315,-345)
LIG(170,-245,175,-245)
LIG(160,-255,175,-255)
LIG(150,-265,175,-265)
LIG(215,-295,215,-205)
LIG(290,-295,290,-210)
LIG(365,-295,365,-215)
LIG(440,-295,440,-290)
LIG(440,-290,500,-290)
LIG(440,-125,500,-125)
LIG(440,-130,440,-125)
LIG(365,-130,365,-50)
LIG(290,-130,290,-45)
LIG(215,-130,215,-40)
LIG(150,-100,175,-100)
LIG(160,-90,175,-90)
LIG(170,-80,175,-80)
LIG(240,-180,315,-180)
LIG(240,-110,240,-180)
LIG(250,-110,240,-110)
LIG(245,-165,320,-165)
LIG(245,-120,245,-165)
LIG(250,-120,245,-120)
LIG(225,-100,250,-100)
LIG(235,-90,250,-90)
LIG(245,-80,250,-80)
LIG(320,-120,325,-120)
LIG(320,-165,395,-165)
LIG(320,-165,320,-120)
LIG(315,-110,325,-110)
LIG(300,-100,325,-100)
LIG(310,-90,325,-90)
LIG(320,-80,325,-80)
LIG(375,-100,400,-100)
LIG(385,-90,400,-90)
LIG(395,-80,400,-80)
LIG(390,-110,400,-110)
LIG(395,-120,400,-120)
LIG(400,-150,400,-130)
LIG(325,-150,400,-150)
LIG(325,-150,325,-130)
LIG(250,-150,325,-150)
LIG(250,-150,250,-130)
LIG(175,-150,250,-150)
LIG(175,-150,175,-130)
LIG(170,-120,175,-120)
LIG(170,-165,245,-165)
LIG(170,-165,170,-120)
LIG(165,-110,175,-110)
LIG(215,-40,475,-40)
LIG(160,-90,160,-65)
LIG(450,-50,450,-115)
LIG(245,-80,245,-55)
LIG(310,-90,310,-65)
LIG(320,-80,320,-60)
LIG(460,-85,500,-85)
LIG(235,-90,235,-65)
LIG(390,-180,390,-110)
LIG(450,-115,500,-115)
LIG(365,-50,450,-50)
LIG(395,-60,385,-60)
LIG(385,-65,380,-65)
LIG(320,-60,310,-60)
LIG(310,-65,305,-65)
LIG(245,-55,235,-55)
LIG(235,-65,230,-65)
LIG(170,-55,160,-55)
LIG(160,-65,155,-65)
LIG(130,-150,175,-150)
LIG(315,-180,315,-110)
LIG(165,-180,165,-110)
LIG(535,-120,535,-105)
LIG(130,-165,170,-165)
LIG(170,-80,170,-55)
LIG(475,-75,500,-75)
LIG(475,-40,475,-75)
LIG(130,-180,165,-180)
LIG(165,-180,240,-180)
LIG(315,-180,390,-180)
LIG(385,-90,385,-65)
LIG(535,-80,535,-95)
LIG(290,-45,460,-45)
LIG(460,-45,460,-85)
LIG(395,-80,395,-60)
LIG(395,-165,395,-120)
LIG(150,-265,150,-100)
LIG(155,-230,155,-65)
LIG(160,-220,160,-105)
LIG(160,-105,170,-105)
LIG(170,-105,170,-80)
LIG(225,-265,225,-100)
LIG(230,-230,230,-65)
LIG(235,-220,235,-95)
LIG(235,-95,245,-95)
LIG(245,-95,245,-80)
LIG(300,-265,300,-100)
LIG(305,-230,305,-65)
LIG(310,-225,310,-95)
LIG(310,-95,320,-95)
LIG(320,-95,320,-80)
LIG(375,-265,375,-100)
LIG(380,-230,380,-65)
LIG(385,-225,385,-95)
LIG(385,-95,395,-95)
LIG(395,-95,395,-80)
FFIG C:\Users\mahmod\Desktop\IC Project\9T_Memory.sch
