Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 27 14:15:37 2023
| Host         : LAPTOP-J58VKE6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_unit_timing_summary_routed.rpt -pb riscv_unit_timing_summary_routed.pb -rpx riscv_unit_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_unit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[11]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[12]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[13]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[14]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[15]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[16]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[17]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[18]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[19]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[20]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[21]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[22]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[24]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[26]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[27]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[28]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[30]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/PC_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/a_sel_o_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/a_sel_o_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/alu_op_o_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/alu_op_o_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/alu_op_o_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/alu_op_o_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/b_sel_o_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/b_sel_o_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/b_sel_o_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/mem_req_o_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: core/core/decoder_riscv/mem_we_o_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ps2_ctrl/PS2Receiver/debounce/O0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 112 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     65.358        0.000                      0                17714        0.118        0.000                      0                17714        3.000        0.000                       0                  8628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk_gen    {0.000 50.000}       100.000         10.000          
  clkfb      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk_gen          65.358        0.000                      0                17714        0.118        0.000                      0                17714       48.750        0.000                       0                  8625  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       65.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.358ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[235][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        34.434ns  (logic 2.176ns (6.319%)  route 32.258ns (93.681%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 105.879 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         9.800    40.559    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X53Y71         LUT5 (Prop_lut5_I1_O)        0.124    40.683 r  core/core/decoder_riscv/data_ram[235][3]_i_1/O
                         net (fo=1, routed)           0.000    40.683    ram/data_ram_reg[235][7]_0[3]
    SLICE_X53Y71         FDRE                                         r  ram/data_ram_reg[235][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.492   105.879    ram/CLK
    SLICE_X53Y71         FDRE                                         r  ram/data_ram_reg[235][3]/C
                         clock pessimism              0.239   106.118    
                         clock uncertainty           -0.106   106.012    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.029   106.041    ram/data_ram_reg[235][3]
  -------------------------------------------------------------------
                         required time                        106.041    
                         arrival time                         -40.683    
  -------------------------------------------------------------------
                         slack                                 65.358    

Slack (MET) :             65.576ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[235][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        34.296ns  (logic 2.176ns (6.345%)  route 32.120ns (93.655%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.884ns = ( 105.884 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         9.662    40.421    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X51Y72         LUT5 (Prop_lut5_I1_O)        0.124    40.545 r  core/core/decoder_riscv/data_ram[235][0]_i_1/O
                         net (fo=1, routed)           0.000    40.545    ram/data_ram_reg[235][7]_0[0]
    SLICE_X51Y72         FDRE                                         r  ram/data_ram_reg[235][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.497   105.884    ram/CLK
    SLICE_X51Y72         FDRE                                         r  ram/data_ram_reg[235][0]/C
                         clock pessimism              0.311   106.195    
                         clock uncertainty           -0.106   106.089    
    SLICE_X51Y72         FDRE (Setup_fdre_C_D)        0.032   106.121    ram/data_ram_reg[235][0]
  -------------------------------------------------------------------
                         required time                        106.121    
                         arrival time                         -40.545    
  -------------------------------------------------------------------
                         slack                                 65.576    

Slack (MET) :             65.774ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[235][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        34.067ns  (logic 2.176ns (6.387%)  route 31.891ns (93.612%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.878ns = ( 105.878 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         9.432    40.191    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X56Y72         LUT5 (Prop_lut5_I1_O)        0.124    40.315 r  core/core/decoder_riscv/data_ram[235][2]_i_1/O
                         net (fo=1, routed)           0.000    40.315    ram/data_ram_reg[235][7]_0[2]
    SLICE_X56Y72         FDRE                                         r  ram/data_ram_reg[235][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.491   105.878    ram/CLK
    SLICE_X56Y72         FDRE                                         r  ram/data_ram_reg[235][2]/C
                         clock pessimism              0.239   106.117    
                         clock uncertainty           -0.106   106.011    
    SLICE_X56Y72         FDRE (Setup_fdre_C_D)        0.079   106.090    ram/data_ram_reg[235][2]
  -------------------------------------------------------------------
                         required time                        106.090    
                         arrival time                         -40.315    
  -------------------------------------------------------------------
                         slack                                 65.774    

Slack (MET) :             65.926ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[219][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.864ns  (logic 2.176ns (6.426%)  route 31.688ns (93.574%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 105.877 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         9.230    39.989    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X53Y72         LUT5 (Prop_lut5_I0_O)        0.124    40.113 r  core/core/decoder_riscv/data_ram[219][3]_i_1/O
                         net (fo=1, routed)           0.000    40.113    ram/data_ram_reg[219][7]_1[3]
    SLICE_X53Y72         FDRE                                         r  ram/data_ram_reg[219][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.490   105.877    ram/CLK
    SLICE_X53Y72         FDRE                                         r  ram/data_ram_reg[219][3]/C
                         clock pessimism              0.239   106.116    
                         clock uncertainty           -0.106   106.010    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)        0.029   106.039    ram/data_ram_reg[219][3]
  -------------------------------------------------------------------
                         required time                        106.039    
                         arrival time                         -40.113    
  -------------------------------------------------------------------
                         slack                                 65.926    

Slack (MET) :             66.001ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[219][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.839ns  (logic 2.176ns (6.430%)  route 31.663ns (93.570%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.877ns = ( 105.877 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         9.205    39.964    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X54Y72         LUT5 (Prop_lut5_I0_O)        0.124    40.088 r  core/core/decoder_riscv/data_ram[219][2]_i_1/O
                         net (fo=1, routed)           0.000    40.088    ram/data_ram_reg[219][7]_1[2]
    SLICE_X54Y72         FDRE                                         r  ram/data_ram_reg[219][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.490   105.877    ram/CLK
    SLICE_X54Y72         FDRE                                         r  ram/data_ram_reg[219][2]/C
                         clock pessimism              0.239   106.116    
                         clock uncertainty           -0.106   106.010    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)        0.079   106.089    ram/data_ram_reg[219][2]
  -------------------------------------------------------------------
                         required time                        106.089    
                         arrival time                         -40.088    
  -------------------------------------------------------------------
                         slack                                 66.001    

Slack (MET) :             66.172ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[187][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.629ns  (logic 2.176ns (6.471%)  route 31.453ns (93.529%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 105.886 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         8.995    39.754    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    39.878 r  core/core/decoder_riscv/data_ram[187][3]_i_1/O
                         net (fo=1, routed)           0.000    39.878    ram/data_ram_reg[187][7]_1[3]
    SLICE_X53Y64         FDRE                                         r  ram/data_ram_reg[187][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.499   105.886    ram/CLK
    SLICE_X53Y64         FDRE                                         r  ram/data_ram_reg[187][3]/C
                         clock pessimism              0.239   106.125    
                         clock uncertainty           -0.106   106.019    
    SLICE_X53Y64         FDRE (Setup_fdre_C_D)        0.031   106.050    ram/data_ram_reg[187][3]
  -------------------------------------------------------------------
                         required time                        106.050    
                         arrival time                         -39.878    
  -------------------------------------------------------------------
                         slack                                 66.172    

Slack (MET) :             66.252ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[219][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.593ns  (logic 2.176ns (6.478%)  route 31.417ns (93.522%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 105.881 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         8.958    39.717    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X56Y70         LUT5 (Prop_lut5_I0_O)        0.124    39.841 r  core/core/decoder_riscv/data_ram[219][5]_i_1/O
                         net (fo=1, routed)           0.000    39.841    ram/data_ram_reg[219][7]_1[5]
    SLICE_X56Y70         FDRE                                         r  ram/data_ram_reg[219][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.494   105.881    ram/CLK
    SLICE_X56Y70         FDRE                                         r  ram/data_ram_reg[219][5]/C
                         clock pessimism              0.239   106.120    
                         clock uncertainty           -0.106   106.014    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)        0.079   106.093    ram/data_ram_reg[219][5]
  -------------------------------------------------------------------
                         required time                        106.093    
                         arrival time                         -39.841    
  -------------------------------------------------------------------
                         slack                                 66.252    

Slack (MET) :             66.340ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[235][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.456ns  (logic 2.176ns (6.504%)  route 31.280ns (93.496%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.880ns = ( 105.880 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         8.821    39.580    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X55Y69         LUT5 (Prop_lut5_I1_O)        0.124    39.704 r  core/core/decoder_riscv/data_ram[235][1]_i_1/O
                         net (fo=1, routed)           0.000    39.704    ram/data_ram_reg[235][7]_0[1]
    SLICE_X55Y69         FDRE                                         r  ram/data_ram_reg[235][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.493   105.880    ram/CLK
    SLICE_X55Y69         FDRE                                         r  ram/data_ram_reg[235][1]/C
                         clock pessimism              0.239   106.119    
                         clock uncertainty           -0.106   106.013    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.032   106.045    ram/data_ram_reg[235][1]
  -------------------------------------------------------------------
                         required time                        106.045    
                         arrival time                         -39.704    
  -------------------------------------------------------------------
                         slack                                 66.340    

Slack (MET) :             66.391ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[235][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.403ns  (logic 2.176ns (6.514%)  route 31.227ns (93.486%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.879ns = ( 105.879 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         8.769    39.528    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X55Y71         LUT5 (Prop_lut5_I1_O)        0.124    39.652 r  core/core/decoder_riscv/data_ram[235][5]_i_1/O
                         net (fo=1, routed)           0.000    39.652    ram/data_ram_reg[235][7]_0[5]
    SLICE_X55Y71         FDRE                                         r  ram/data_ram_reg[235][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.492   105.879    ram/CLK
    SLICE_X55Y71         FDRE                                         r  ram/data_ram_reg[235][5]/C
                         clock pessimism              0.239   106.118    
                         clock uncertainty           -0.106   106.012    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)        0.031   106.043    ram/data_ram_reg[235][5]
  -------------------------------------------------------------------
                         required time                        106.043    
                         arrival time                         -39.652    
  -------------------------------------------------------------------
                         slack                                 66.391    

Slack (MET) :             66.594ns  (required time - arrival time)
  Source:                 core/core/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[219][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_gen rise@100.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        33.202ns  (logic 2.176ns (6.554%)  route 31.026ns (93.446%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT5=3 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.883ns = ( 105.883 - 100.000 ) 
    Source Clock Delay      (SCD):    6.249ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.630     6.249    core/core/clk_gen_BUFG
    SLICE_X32Y81         FDRE                                         r  core/core/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     6.705 r  core/core/PC_reg[4]/Q
                         net (fo=68, routed)          1.865     8.570    core/core/rf_riscv/Q[3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     8.720 r  core/core/rf_riscv/g0_b5__2/O
                         net (fo=1, routed)           0.296     9.015    ram/bitmask_reg[7]_4
    SLICE_X33Y83         LUT5 (Prop_lut5_I4_O)        0.326     9.341 r  ram/rf_mem_reg_r2_0_31_0_5_i_4/O
                         net (fo=47, routed)          1.683    11.024    core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/ADDRB1
    SLICE_X34Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    11.176 f  core/core/rf_riscv/rf_mem_reg_r2_0_31_0_5/RAMB/O
                         net (fo=14, routed)          1.019    12.196    core/core/decoder_riscv/read_data2_o[2]
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.348    12.544 r  core/core/decoder_riscv/flag_o0_carry_i_17/O
                         net (fo=102, routed)         2.547    15.091    core/core/decoder_riscv/alu_riscv/p_0_in[2]
    SLICE_X50Y87         LUT2 (Prop_lut2_I0_O)        0.124    15.215 r  core/core/decoder_riscv/data_ram[938][7]_i_27/O
                         net (fo=6, routed)           1.239    16.455    core/core/decoder_riscv/data_ram[938][7]_i_27_n_0
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124    16.579 f  core/core/decoder_riscv/data_ram[938][7]_i_15/O
                         net (fo=1, routed)           0.564    17.143    core/core/decoder_riscv/data_ram[938][7]_i_15_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.124    17.267 r  core/core/decoder_riscv/data_ram[938][7]_i_8/O
                         net (fo=3, routed)           0.611    17.878    core/core/decoder_riscv/data_ram[938][7]_i_8_n_0
    SLICE_X46Y77         LUT5 (Prop_lut5_I3_O)        0.124    18.002 f  core/core/decoder_riscv/data_ram[938][7]_i_4/O
                         net (fo=1076, routed)       12.633    30.635    core/core/decoder_riscv/alu_op_o_reg[3]_19
    SLICE_X8Y39          LUT4 (Prop_lut4_I1_O)        0.124    30.759 r  core/core/decoder_riscv/data_ram[713][7]_i_3/O
                         net (fo=128, routed)         8.568    39.327    core/core/decoder_riscv/data_ram[713][7]_i_3_n_0
    SLICE_X55Y67         LUT5 (Prop_lut5_I0_O)        0.124    39.451 r  core/core/decoder_riscv/data_ram[219][6]_i_1/O
                         net (fo=1, routed)           0.000    39.451    ram/data_ram_reg[219][7]_1[6]
    SLICE_X55Y67         FDRE                                         r  ram/data_ram_reg[219][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.162   102.573    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   102.656 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   104.295    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   104.386 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        1.496   105.883    ram/CLK
    SLICE_X55Y67         FDRE                                         r  ram/data_ram_reg[219][6]/C
                         clock pessimism              0.239   106.122    
                         clock uncertainty           -0.106   106.016    
    SLICE_X55Y67         FDRE (Setup_fdre_C_D)        0.029   106.045    ram/data_ram_reg[219][6]
  -------------------------------------------------------------------
                         required time                        106.045    
                         arrival time                         -39.451    
  -------------------------------------------------------------------
                         slack                                 66.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/core/CSR/mepc_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.564     1.828    core/core/CSR/clk_gen_BUFG
    SLICE_X39Y86         FDRE                                         r  core/core/CSR/mepc_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  core/core/CSR/mepc_o_reg[27]/Q
                         net (fo=2, routed)           0.066     2.036    core/core/CSR/mepc[27]
    SLICE_X38Y86         LUT5 (Prop_lut5_I1_O)        0.045     2.081 r  core/core/CSR/PC[27]_i_1/O
                         net (fo=1, routed)           0.000     2.081    core/core/PC_d[27]
    SLICE_X38Y86         FDRE                                         r  core/core/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.835     2.378    core/core/clk_gen_BUFG
    SLICE_X38Y86         FDRE                                         r  core/core/PC_reg[27]/C
                         clock pessimism             -0.536     1.841    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121     1.962    core/core/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ps2_ctrl/PS2Receiver/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ps2_ctrl/PS2Receiver/debounce/cnt0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.079%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.562     1.826    ps2_ctrl/PS2Receiver/debounce/CLK
    SLICE_X13Y75         FDRE                                         r  ps2_ctrl/PS2Receiver/debounce/cnt0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ps2_ctrl/PS2Receiver/debounce/cnt0_reg[2]/Q
                         net (fo=6, routed)           0.087     2.055    ps2_ctrl/PS2Receiver/debounce/cnt0_reg[2]
    SLICE_X12Y75         LUT6 (Prop_lut6_I0_O)        0.045     2.100 r  ps2_ctrl/PS2Receiver/debounce/cnt0[3]_i_1/O
                         net (fo=1, routed)           0.000     2.100    ps2_ctrl/PS2Receiver/debounce/cnt0[3]_i_1_n_0
    SLICE_X12Y75         FDRE                                         r  ps2_ctrl/PS2Receiver/debounce/cnt0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.830     2.373    ps2_ctrl/PS2Receiver/debounce/CLK
    SLICE_X12Y75         FDRE                                         r  ps2_ctrl/PS2Receiver/debounce/cnt0_reg[3]/C
                         clock pessimism             -0.533     1.839    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.121     1.960    ps2_ctrl/PS2Receiver/debounce/cnt0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 core/core/lsu/data_be_o_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.436%)  route 0.406ns (68.564%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.567     1.831    core/core/lsu/clk_gen_BUFG
    SLICE_X49Y50         FDCE                                         r  core/core/lsu/data_be_o_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  core/core/lsu/data_be_o_reg[1]_rep__5/Q
                         net (fo=136, routed)         0.406     2.378    core/core/decoder_riscv/data_ram_reg[961][3]
    SLICE_X54Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.423 r  core/core/decoder_riscv/data_ram[1][4]_i_1/O
                         net (fo=1, routed)           0.000     2.423    ram/data_ram_reg[1][7]_0[4]
    SLICE_X54Y41         FDRE                                         r  ram/data_ram_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.903     2.446    ram/CLK
    SLICE_X54Y41         FDRE                                         r  ram/data_ram_reg[1][4]/C
                         clock pessimism             -0.283     2.162    
    SLICE_X54Y41         FDRE (Hold_fdre_C_D)         0.120     2.282    ram/data_ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 core/core/CSR/mepc_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.566     1.830    core/core/CSR/clk_gen_BUFG
    SLICE_X39Y88         FDRE                                         r  core/core/CSR/mepc_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  core/core/CSR/mepc_o_reg[28]/Q
                         net (fo=2, routed)           0.098     2.069    core/core/CSR/mepc[28]
    SLICE_X38Y88         LUT5 (Prop_lut5_I1_O)        0.045     2.114 r  core/core/CSR/PC[28]_i_1/O
                         net (fo=1, routed)           0.000     2.114    core/core/PC_d[28]
    SLICE_X38Y88         FDRE                                         r  core/core/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.838     2.381    core/core/clk_gen_BUFG
    SLICE_X38Y88         FDRE                                         r  core/core/PC_reg[28]/C
                         clock pessimism             -0.537     1.843    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120     1.963    core/core/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/core/PC_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/CSR/mepc_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.565     1.829    core/core/clk_gen_BUFG
    SLICE_X35Y83         FDRE                                         r  core/core/PC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  core/core/PC_reg[15]/Q
                         net (fo=4, routed)           0.099     2.070    core/core/decoder_riscv/Q[15]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.045     2.115 r  core/core/decoder_riscv/mepc_o[15]_i_1/O
                         net (fo=1, routed)           0.000     2.115    core/core/CSR/mepc_o_reg[31]_1[15]
    SLICE_X34Y83         FDRE                                         r  core/core/CSR/mepc_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.834     2.377    core/core/CSR/clk_gen_BUFG
    SLICE_X34Y83         FDRE                                         r  core/core/CSR/mepc_o_reg[15]/C
                         clock pessimism             -0.534     1.842    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.120     1.962    core/core/CSR/mepc_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/core/CSR/mepc_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.563     1.827    core/core/CSR/clk_gen_BUFG
    SLICE_X39Y83         FDRE                                         r  core/core/CSR/mepc_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  core/core/CSR/mepc_o_reg[12]/Q
                         net (fo=2, routed)           0.099     2.068    core/core/CSR/mepc[12]
    SLICE_X38Y83         LUT5 (Prop_lut5_I0_O)        0.045     2.113 r  core/core/CSR/PC[12]_i_1/O
                         net (fo=1, routed)           0.000     2.113    core/core/PC_d[12]
    SLICE_X38Y83         FDRE                                         r  core/core/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.833     2.376    core/core/clk_gen_BUFG
    SLICE_X38Y83         FDRE                                         r  core/core/PC_reg[12]/C
                         clock pessimism             -0.535     1.840    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120     1.960    core/core/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/core/CSR/mtvec_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.564     1.828    core/core/CSR/clk_gen_BUFG
    SLICE_X39Y85         FDRE                                         r  core/core/CSR/mtvec_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.969 r  core/core/CSR/mtvec_o_reg[20]/Q
                         net (fo=2, routed)           0.099     2.069    core/core/CSR/mtvec[20]
    SLICE_X38Y85         LUT5 (Prop_lut5_I3_O)        0.045     2.114 r  core/core/CSR/PC[20]_i_1/O
                         net (fo=1, routed)           0.000     2.114    core/core/PC_d[20]
    SLICE_X38Y85         FDRE                                         r  core/core/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.835     2.378    core/core/clk_gen_BUFG
    SLICE_X38Y85         FDRE                                         r  core/core/PC_reg[20]/C
                         clock pessimism             -0.536     1.841    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.120     1.961    core/core/PC_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 core/core/CSR/mepc_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.562     1.826    core/core/CSR/clk_gen_BUFG
    SLICE_X31Y79         FDRE                                         r  core/core/CSR/mepc_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  core/core/CSR/mepc_o_reg[3]/Q
                         net (fo=2, routed)           0.099     2.067    core/core/CSR/mepc[3]
    SLICE_X30Y79         LUT5 (Prop_lut5_I0_O)        0.045     2.112 r  core/core/CSR/PC[3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    core/core/PC_d[3]
    SLICE_X30Y79         FDRE                                         r  core/core/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.831     2.374    core/core/clk_gen_BUFG
    SLICE_X30Y79         FDRE                                         r  core/core/PC_reg[3]/C
                         clock pessimism             -0.534     1.839    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.120     1.959    core/core/PC_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 core/core/CSR/mtvec_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/core/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.453%)  route 0.127ns (40.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.568     1.832    core/core/CSR/clk_gen_BUFG
    SLICE_X37Y88         FDRE                                         r  core/core/CSR/mtvec_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.973 r  core/core/CSR/mtvec_o_reg[31]/Q
                         net (fo=2, routed)           0.127     2.100    core/core/CSR/mtvec[31]
    SLICE_X38Y88         LUT5 (Prop_lut5_I1_O)        0.045     2.145 r  core/core/CSR/PC[31]_i_2/O
                         net (fo=1, routed)           0.000     2.145    core/core/PC_d[31]
    SLICE_X38Y88         FDRE                                         r  core/core/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.838     2.381    core/core/clk_gen_BUFG
    SLICE_X38Y88         FDRE                                         r  core/core/PC_reg[31]/C
                         clock pessimism             -0.512     1.868    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.121     1.989    core/core/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 core/core/lsu/data_be_o_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram/data_ram_reg[57][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.186ns (32.087%)  route 0.394ns (67.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.567     1.831    core/core/lsu/clk_gen_BUFG
    SLICE_X49Y50         FDCE                                         r  core/core/lsu/data_be_o_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.972 r  core/core/lsu/data_be_o_reg[1]_rep__5/Q
                         net (fo=136, routed)         0.394     2.366    core/core/decoder_riscv/data_ram_reg[961][3]
    SLICE_X52Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.411 r  core/core/decoder_riscv/data_ram[57][4]_i_1/O
                         net (fo=1, routed)           0.000     2.411    ram/data_ram_reg[57][7]_1[4]
    SLICE_X52Y41         FDRE                                         r  ram/data_ram_reg[57][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkgen/clk_i_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  clkgen/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_gen_BUFG_inst/O
                         net (fo=8623, routed)        0.903     2.446    ram/CLK
    SLICE_X52Y41         FDRE                                         r  ram/data_ram_reg[57][4]/C
                         clock pessimism             -0.283     2.162    
    SLICE_X52Y41         FDRE (Hold_fdre_C_D)         0.092     2.254    ram/data_ram_reg[57][4]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkgen/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   clk_gen_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y65     ram/data_ram_reg[163][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y47     ram/data_ram_reg[164][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y48     ram/data_ram_reg[164][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y47     ram/data_ram_reg[164][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y46     ram/data_ram_reg[164][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y47     ram/data_ram_reg[164][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y47     ram/data_ram_reg[164][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y46     ram/data_ram_reg[164][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y76     core/core/rf_riscv/rf_mem_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X38Y77     core/core/rf_riscv/rf_mem_reg_r1_0_31_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clkgen/MMCME2_BASE_inst/CLKFBOUT



