# Digital-Logic-Design-Lab
In this repository, projects related to the Digital Logic Design course laboratory at the University of Tehran have been implemented.

<p align="center">
University of Tehran
</p>

<p align="center">
College of Engineering
</p>

<p align="center">
School of Electrical & Computer Engineering
</p>

<p align="center">
Digital Logic Laboratory, ECE 045
</p>

Experiment 1 (Sessions 1, 2) `Clock and Periodic Signal Generation`

Experiment 1 (Sessions 3, 4) `Sequential Synthesis and FPGA Device Programming`

Experiment 1 (Sessions 5, 6, 7) `Function Generator`

Experiment 1 (Sessions 8, 9) `Accelerator and Wrappers`



