Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 20:15:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.239        0.000                      0                 1563        0.097        0.000                      0                 1563       54.305        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.239        0.000                      0                 1559        0.097        0.000                      0                 1559       54.305        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.097        0.000                      0                    4        0.837        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.000ns  (logic 59.973ns (58.797%)  route 42.027ns (41.203%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.996   105.244    sm/M_alum_out[0]
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.150   105.394 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.719   106.113    sm/brams/override_address[0]
    SLICE_X47Y3          LUT4 (Prop_lut4_I2_O)        0.351   106.464 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.685   107.149    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.388    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.388    
                         arrival time                        -107.149    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.103ns  (logic 59.948ns (58.713%)  route 42.155ns (41.287%))
  Logic Levels:           323  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.996   105.244    sm/M_alum_out[0]
    SLICE_X47Y6          LUT5 (Prop_lut5_I4_O)        0.150   105.394 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.719   106.113    sm/brams/override_address[0]
    SLICE_X47Y3          LUT4 (Prop_lut4_I0_O)        0.326   106.439 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.814   107.252    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -107.253    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.458ns  (logic 60.080ns (58.639%)  route 42.378ns (41.361%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.132   105.380    sm/M_alum_out[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.152   105.532 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.283   105.815    sm/D_states_q[7]_i_24_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I0_O)        0.332   106.147 f  sm/D_states_q[7]_i_8/O
                         net (fo=4, routed)           0.768   106.915    sm/D_states_q[7]_i_8_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I0_O)        0.124   107.039 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.568   107.607    sm/D_states_d__0[7]
    SLICE_X41Y23         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.432   115.948    sm/clk_IBUF_BUFG
    SLICE_X41Y23         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.135    
                         clock uncertainty           -0.035   116.100    
    SLICE_X41Y23         FDSE (Setup_fdse_C_D)       -0.081   116.019    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.019    
                         arrival time                        -107.607    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.543ns  (logic 60.080ns (58.590%)  route 42.463ns (41.410%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.132   105.380    sm/M_alum_out[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.152   105.532 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.682   106.214    sm/D_states_q[7]_i_24_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.332   106.546 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           1.022   107.568    sm/D_states_q[0]_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   107.692 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   107.692    sm/D_states_d__0[0]
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.139    
                         clock uncertainty           -0.035   116.104    
    SLICE_X46Y21         FDSE (Setup_fdse_C_D)        0.079   116.183    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.183    
                         arrival time                        -107.692    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.529ns  (logic 60.080ns (58.598%)  route 42.449ns (41.402%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.132   105.380    sm/M_alum_out[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.152   105.532 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.682   106.214    sm/D_states_q[7]_i_24_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.332   106.546 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           1.008   107.554    sm/D_states_q[0]_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   107.678 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   107.678    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.187   116.139    
                         clock uncertainty           -0.035   116.104    
    SLICE_X46Y21         FDSE (Setup_fdse_C_D)        0.077   116.181    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.181    
                         arrival time                        -107.678    
  -------------------------------------------------------------------
                         slack                                  8.503    

Slack (MET) :             8.510ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.526ns  (logic 60.080ns (58.600%)  route 42.446ns (41.400%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.132   105.380    sm/M_alum_out[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.152   105.532 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.682   106.214    sm/D_states_q[7]_i_24_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.332   106.546 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           1.005   107.551    sm/D_states_q[0]_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   107.675 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.675    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.187   116.139    
                         clock uncertainty           -0.035   116.104    
    SLICE_X46Y21         FDSE (Setup_fdse_C_D)        0.081   116.185    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.185    
                         arrival time                        -107.675    
  -------------------------------------------------------------------
                         slack                                  8.510    

Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.278ns  (logic 59.844ns (58.511%)  route 42.434ns (41.489%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=28 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.362   105.610    sm/M_alum_out[0]
    SLICE_X38Y22         LUT3 (Prop_lut3_I0_O)        0.124   105.734 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.286   106.020    sm/D_states_q[2]_i_7_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I2_O)        0.124   106.144 r  sm/D_states_q[2]_i_2/O
                         net (fo=4, routed)           0.827   106.971    sm/D_states_q[2]_i_2_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124   107.095 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.332   107.427    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.430   115.946    sm/clk_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)       -0.016   116.082    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.082    
                         arrival time                        -107.427    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.338ns  (logic 60.080ns (58.707%)  route 42.258ns (41.293%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 f  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.132   105.380    sm/M_alum_out[0]
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.152   105.532 f  sm/D_states_q[7]_i_24/O
                         net (fo=2, routed)           0.682   106.214    sm/D_states_q[7]_i_24_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I2_O)        0.332   106.546 f  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.817   107.363    sm/D_states_q[0]_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   107.487 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.487    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X46Y21         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.187   116.139    
                         clock uncertainty           -0.035   116.104    
    SLICE_X46Y21         FDSE (Setup_fdse_C_D)        0.079   116.183    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.183    
                         arrival time                        -107.488    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.176ns  (logic 59.844ns (58.569%)  route 42.332ns (41.431%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.198   105.446    sm/M_alum_out[0]
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124   105.570 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.544   106.115    sm/D_states_q[1]_i_8_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124   106.239 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.963   107.202    sm/D_states_q[1]_i_2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124   107.326 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000   107.326    sm/D_states_d__0[1]
    SLICE_X43Y23         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.432   115.948    sm/clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.135    
                         clock uncertainty           -0.035   116.100    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.031   116.131    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -107.326    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.171ns  (logic 59.844ns (58.572%)  route 42.327ns (41.428%))
  Logic Levels:           324  (CARRY4=286 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 115.948 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.565     5.149    display/clk_IBUF_BUFG
    SLICE_X34Y1          FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y1          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  display/D_ddr_q_reg/Q
                         net (fo=80, routed)          2.619     8.287    sm/M_display_reading
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.411 f  sm/ram_reg_i_138/O
                         net (fo=1, routed)           0.682     9.093    sm/ram_reg_i_138_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.217 r  sm/ram_reg_i_125/O
                         net (fo=1, routed)           0.401     9.618    sm/ram_reg_i_125_n_0
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.742 r  sm/ram_reg_i_109/O
                         net (fo=64, routed)          1.090    10.832    L_reg/M_sm_ra1[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.956 r  L_reg/D_registers_q[7][31]_i_102/O
                         net (fo=2, routed)           1.073    12.030    L_reg/D_registers_q[7][31]_i_102_n_0
    SLICE_X57Y8          LUT3 (Prop_lut3_I0_O)        0.124    12.154 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=41, routed)          0.623    12.777    sm/M_alum_a[31]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.901 r  sm/D_registers_q[7][31]_i_175/O
                         net (fo=1, routed)           0.000    12.901    alum/S[0]
    SLICE_X53Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.433 r  alum/D_registers_q_reg[7][31]_i_166/CO[3]
                         net (fo=1, routed)           0.000    13.433    alum/D_registers_q_reg[7][31]_i_166_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.547 r  alum/D_registers_q_reg[7][31]_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.547    alum/D_registers_q_reg[7][31]_i_161_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.661 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.661    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.775 r  alum/D_registers_q_reg[7][31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    13.775    alum/D_registers_q_reg[7][31]_i_151_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.889 r  alum/D_registers_q_reg[7][31]_i_144/CO[3]
                         net (fo=1, routed)           0.000    13.889    alum/D_registers_q_reg[7][31]_i_144_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.003 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.003    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.117 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.117    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.231 r  alum/D_registers_q_reg[7][31]_i_112/CO[3]
                         net (fo=1, routed)           0.000    14.231    alum/D_registers_q_reg[7][31]_i_112_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.502 r  alum/D_registers_q_reg[7][31]_i_79/CO[0]
                         net (fo=36, routed)          1.234    15.736    alum/temp_out0[31]
    SLICE_X54Y8          LUT3 (Prop_lut3_I0_O)        0.373    16.109 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.109    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.642 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.642    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.759 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.759    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.876 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.876    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.993 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.993    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.110 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.110    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.227 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.227    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.344 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.344    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.461 r  alum/D_registers_q_reg[7][30]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.461    alum/D_registers_q_reg[7][30]_i_21_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.618 r  alum/D_registers_q_reg[7][30]_i_14/CO[1]
                         net (fo=36, routed)          0.976    18.594    alum/temp_out0[30]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    18.926 r  alum/D_registers_q[7][29]_i_72/O
                         net (fo=1, routed)           0.000    18.926    alum/D_registers_q[7][29]_i_72_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.476 r  alum/D_registers_q_reg[7][29]_i_65/CO[3]
                         net (fo=1, routed)           0.000    19.476    alum/D_registers_q_reg[7][29]_i_65_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.590 r  alum/D_registers_q_reg[7][29]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.590    alum/D_registers_q_reg[7][29]_i_60_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.704 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.704    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.818 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.818    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.932 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.932    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.046 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.046    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.160 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.160    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.274 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.274    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.431 r  alum/D_registers_q_reg[7][29]_i_18/CO[1]
                         net (fo=37, routed)          1.192    21.623    alum/temp_out0[29]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    21.952 r  alum/D_registers_q[7][28]_i_81/O
                         net (fo=1, routed)           0.000    21.952    alum/D_registers_q[7][28]_i_81_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.502 r  alum/D_registers_q_reg[7][28]_i_74/CO[3]
                         net (fo=1, routed)           0.000    22.502    alum/D_registers_q_reg[7][28]_i_74_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.616 r  alum/D_registers_q_reg[7][28]_i_69/CO[3]
                         net (fo=1, routed)           0.000    22.616    alum/D_registers_q_reg[7][28]_i_69_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.730 r  alum/D_registers_q_reg[7][28]_i_64/CO[3]
                         net (fo=1, routed)           0.000    22.730    alum/D_registers_q_reg[7][28]_i_64_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.844 r  alum/D_registers_q_reg[7][28]_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.844    alum/D_registers_q_reg[7][28]_i_56_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.958 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.958    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.072 r  alum/D_registers_q_reg[7][28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    23.072    alum/D_registers_q_reg[7][28]_i_41_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.186 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.186    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.300 r  alum/D_registers_q_reg[7][28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    23.300    alum/D_registers_q_reg[7][28]_i_29_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.457 r  alum/D_registers_q_reg[7][28]_i_14/CO[1]
                         net (fo=36, routed)          1.067    24.524    alum/temp_out0[28]
    SLICE_X50Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.324 r  alum/D_registers_q_reg[7][27]_i_85/CO[3]
                         net (fo=1, routed)           0.000    25.324    alum/D_registers_q_reg[7][27]_i_85_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.441 r  alum/D_registers_q_reg[7][27]_i_80/CO[3]
                         net (fo=1, routed)           0.000    25.441    alum/D_registers_q_reg[7][27]_i_80_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.558 r  alum/D_registers_q_reg[7][27]_i_75/CO[3]
                         net (fo=1, routed)           0.000    25.558    alum/D_registers_q_reg[7][27]_i_75_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.675 r  alum/D_registers_q_reg[7][27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    25.675    alum/D_registers_q_reg[7][27]_i_70_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.792 r  alum/D_registers_q_reg[7][27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    25.792    alum/D_registers_q_reg[7][27]_i_65_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.909 r  alum/D_registers_q_reg[7][27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    25.909    alum/D_registers_q_reg[7][27]_i_60_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.026 r  alum/D_registers_q_reg[7][27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    26.026    alum/D_registers_q_reg[7][27]_i_55_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.143 r  alum/D_registers_q_reg[7][27]_i_33/CO[3]
                         net (fo=1, routed)           0.000    26.143    alum/D_registers_q_reg[7][27]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.300 r  alum/D_registers_q_reg[7][27]_i_15/CO[1]
                         net (fo=36, routed)          1.078    27.378    alum/temp_out0[27]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.332    27.710 r  alum/D_registers_q[7][26]_i_58/O
                         net (fo=1, routed)           0.000    27.710    alum/D_registers_q[7][26]_i_58_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.111 r  alum/D_registers_q_reg[7][26]_i_53/CO[3]
                         net (fo=1, routed)           0.000    28.111    alum/D_registers_q_reg[7][26]_i_53_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.225 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    28.225    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.339 r  alum/D_registers_q_reg[7][26]_i_43/CO[3]
                         net (fo=1, routed)           0.000    28.339    alum/D_registers_q_reg[7][26]_i_43_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.453 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.453    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.567 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.567    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.000    28.681    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.795 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.795    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.909 r  alum/D_registers_q_reg[7][26]_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.909    alum/D_registers_q_reg[7][26]_i_15_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.066 r  alum/D_registers_q_reg[7][26]_i_10/CO[1]
                         net (fo=36, routed)          1.157    30.223    alum/temp_out0[26]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    30.552 r  alum/D_registers_q[7][25]_i_53/O
                         net (fo=1, routed)           0.000    30.552    alum/D_registers_q[7][25]_i_53_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.932 r  alum/D_registers_q_reg[7][25]_i_47/CO[3]
                         net (fo=1, routed)           0.000    30.932    alum/D_registers_q_reg[7][25]_i_47_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.049 r  alum/D_registers_q_reg[7][25]_i_42/CO[3]
                         net (fo=1, routed)           0.000    31.049    alum/D_registers_q_reg[7][25]_i_42_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.166 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    31.166    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.283 r  alum/D_registers_q_reg[7][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.283    alum/D_registers_q_reg[7][25]_i_32_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.400 r  alum/D_registers_q_reg[7][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_27_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.517 r  alum/D_registers_q_reg[7][25]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.517    alum/D_registers_q_reg[7][25]_i_22_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.634 r  alum/D_registers_q_reg[7][25]_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.634    alum/D_registers_q_reg[7][25]_i_17_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.751 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.751    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.908 r  alum/D_registers_q_reg[7][25]_i_10/CO[1]
                         net (fo=36, routed)          0.933    32.841    alum/temp_out0[25]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.332    33.173 r  alum/D_registers_q[7][24]_i_67/O
                         net (fo=1, routed)           0.000    33.173    alum/D_registers_q[7][24]_i_67_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.723 r  alum/D_registers_q_reg[7][24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    33.723    alum/D_registers_q_reg[7][24]_i_60_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.837 r  alum/D_registers_q_reg[7][24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    33.837    alum/D_registers_q_reg[7][24]_i_55_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.951 r  alum/D_registers_q_reg[7][24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.951    alum/D_registers_q_reg[7][24]_i_50_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.065 r  alum/D_registers_q_reg[7][24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.065    alum/D_registers_q_reg[7][24]_i_45_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.179 r  alum/D_registers_q_reg[7][24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_40_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.293 r  alum/D_registers_q_reg[7][24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.293    alum/D_registers_q_reg[7][24]_i_35_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.407 r  alum/D_registers_q_reg[7][24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.407    alum/D_registers_q_reg[7][24]_i_30_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.521 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    34.521    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.678 r  alum/D_registers_q_reg[7][24]_i_18/CO[1]
                         net (fo=36, routed)          0.942    35.620    alum/temp_out0[24]
    SLICE_X48Y8          LUT3 (Prop_lut3_I0_O)        0.329    35.949 r  alum/D_registers_q[7][23]_i_55/O
                         net (fo=1, routed)           0.000    35.949    alum/D_registers_q[7][23]_i_55_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.499 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.499    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.613 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.613    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.727 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.727    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.841 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.841    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.955 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    36.955    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.069 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.069    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.183 r  alum/D_registers_q_reg[7][23]_i_18/CO[3]
                         net (fo=1, routed)           0.000    37.183    alum/D_registers_q_reg[7][23]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.297 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.297    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.454 r  alum/D_registers_q_reg[7][23]_i_10/CO[1]
                         net (fo=36, routed)          0.921    38.375    alum/temp_out0[23]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    38.704 r  alum/D_registers_q[7][21]_i_107/O
                         net (fo=1, routed)           0.000    38.704    alum/D_registers_q[7][21]_i_107_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.237 r  alum/D_registers_q_reg[7][21]_i_93/CO[3]
                         net (fo=1, routed)           0.000    39.237    alum/D_registers_q_reg[7][21]_i_93_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.354 r  alum/D_registers_q_reg[7][21]_i_83/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][21]_i_83_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.471 r  alum/D_registers_q_reg[7][21]_i_73/CO[3]
                         net (fo=1, routed)           0.000    39.471    alum/D_registers_q_reg[7][21]_i_73_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.588 r  alum/D_registers_q_reg[7][21]_i_63/CO[3]
                         net (fo=1, routed)           0.000    39.588    alum/D_registers_q_reg[7][21]_i_63_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.705 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    39.705    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.822 r  alum/D_registers_q_reg[7][21]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.822    alum/D_registers_q_reg[7][21]_i_36_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.939 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    39.939    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.056 r  alum/D_registers_q_reg[7][21]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.056    alum/D_registers_q_reg[7][21]_i_16_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.213 r  alum/D_registers_q_reg[7][22]_i_14/CO[1]
                         net (fo=36, routed)          0.924    41.138    alum/temp_out0[22]
    SLICE_X45Y10         LUT3 (Prop_lut3_I0_O)        0.332    41.470 r  alum/D_registers_q[7][21]_i_104/O
                         net (fo=1, routed)           0.000    41.470    alum/D_registers_q[7][21]_i_104_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.020 r  alum/D_registers_q_reg[7][21]_i_92/CO[3]
                         net (fo=1, routed)           0.000    42.020    alum/D_registers_q_reg[7][21]_i_92_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.134 r  alum/D_registers_q_reg[7][21]_i_82/CO[3]
                         net (fo=1, routed)           0.000    42.134    alum/D_registers_q_reg[7][21]_i_82_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.248 r  alum/D_registers_q_reg[7][21]_i_72/CO[3]
                         net (fo=1, routed)           0.000    42.248    alum/D_registers_q_reg[7][21]_i_72_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.362 r  alum/D_registers_q_reg[7][21]_i_62/CO[3]
                         net (fo=1, routed)           0.000    42.362    alum/D_registers_q_reg[7][21]_i_62_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.476 r  alum/D_registers_q_reg[7][21]_i_49/CO[3]
                         net (fo=1, routed)           0.000    42.476    alum/D_registers_q_reg[7][21]_i_49_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.590 r  alum/D_registers_q_reg[7][21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    42.590    alum/D_registers_q_reg[7][21]_i_35_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.704 r  alum/D_registers_q_reg[7][21]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.704    alum/D_registers_q_reg[7][21]_i_23_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.818 r  alum/D_registers_q_reg[7][21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.818    alum/D_registers_q_reg[7][21]_i_15_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.975 r  alum/D_registers_q_reg[7][21]_i_11/CO[1]
                         net (fo=36, routed)          1.417    44.392    alum/temp_out0[21]
    SLICE_X45Y1          LUT3 (Prop_lut3_I0_O)        0.329    44.721 r  alum/D_registers_q[7][20]_i_55/O
                         net (fo=1, routed)           0.000    44.721    alum/D_registers_q[7][20]_i_55_n_0
    SLICE_X45Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.271 r  alum/D_registers_q_reg[7][20]_i_48/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_48_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_43/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_43_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.727 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    45.727    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.841 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.841    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.955 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.955    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.069 r  alum/D_registers_q_reg[7][20]_i_14/CO[3]
                         net (fo=1, routed)           0.000    46.069    alum/D_registers_q_reg[7][20]_i_14_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.226 r  alum/D_registers_q_reg[7][20]_i_10/CO[1]
                         net (fo=36, routed)          0.986    47.212    alum/temp_out0[20]
    SLICE_X41Y1          LUT3 (Prop_lut3_I0_O)        0.329    47.541 r  alum/D_registers_q[7][18]_i_97/O
                         net (fo=1, routed)           0.000    47.541    alum/D_registers_q[7][18]_i_97_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.091 r  alum/D_registers_q_reg[7][18]_i_83/CO[3]
                         net (fo=1, routed)           0.000    48.091    alum/D_registers_q_reg[7][18]_i_83_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.205 r  alum/D_registers_q_reg[7][18]_i_73/CO[3]
                         net (fo=1, routed)           0.000    48.205    alum/D_registers_q_reg[7][18]_i_73_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.319 r  alum/D_registers_q_reg[7][18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    48.319    alum/D_registers_q_reg[7][18]_i_63_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.433 r  alum/D_registers_q_reg[7][18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.433    alum/D_registers_q_reg[7][18]_i_53_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.547 r  alum/D_registers_q_reg[7][18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.547    alum/D_registers_q_reg[7][18]_i_43_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.661 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.661    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.775 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.775    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.889 r  alum/D_registers_q_reg[7][18]_i_17/CO[3]
                         net (fo=1, routed)           0.000    48.889    alum/D_registers_q_reg[7][18]_i_17_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.046 r  alum/D_registers_q_reg[7][19]_i_17/CO[1]
                         net (fo=36, routed)          0.583    49.629    alum/temp_out0[19]
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.958 r  alum/D_registers_q[7][18]_i_94/O
                         net (fo=1, routed)           0.000    49.958    alum/D_registers_q[7][18]_i_94_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.508 r  alum/D_registers_q_reg[7][18]_i_82/CO[3]
                         net (fo=1, routed)           0.000    50.508    alum/D_registers_q_reg[7][18]_i_82_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.622 r  alum/D_registers_q_reg[7][18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    50.622    alum/D_registers_q_reg[7][18]_i_72_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.736 r  alum/D_registers_q_reg[7][18]_i_62/CO[3]
                         net (fo=1, routed)           0.000    50.736    alum/D_registers_q_reg[7][18]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.850 r  alum/D_registers_q_reg[7][18]_i_52/CO[3]
                         net (fo=1, routed)           0.000    50.850    alum/D_registers_q_reg[7][18]_i_52_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.964 r  alum/D_registers_q_reg[7][18]_i_42/CO[3]
                         net (fo=1, routed)           0.000    50.964    alum/D_registers_q_reg[7][18]_i_42_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.078 r  alum/D_registers_q_reg[7][18]_i_32/CO[3]
                         net (fo=1, routed)           0.000    51.078    alum/D_registers_q_reg[7][18]_i_32_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.192 r  alum/D_registers_q_reg[7][18]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.192    alum/D_registers_q_reg[7][18]_i_22_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.306 r  alum/D_registers_q_reg[7][18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.306    alum/D_registers_q_reg[7][18]_i_16_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.463 r  alum/D_registers_q_reg[7][18]_i_11/CO[1]
                         net (fo=36, routed)          0.830    52.293    alum/temp_out0[18]
    SLICE_X37Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.622 r  alum/D_registers_q[7][16]_i_105/O
                         net (fo=1, routed)           0.000    52.622    alum/D_registers_q[7][16]_i_105_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.172 r  alum/D_registers_q_reg[7][16]_i_91/CO[3]
                         net (fo=1, routed)           0.000    53.172    alum/D_registers_q_reg[7][16]_i_91_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.286 r  alum/D_registers_q_reg[7][16]_i_81/CO[3]
                         net (fo=1, routed)           0.000    53.286    alum/D_registers_q_reg[7][16]_i_81_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.400 r  alum/D_registers_q_reg[7][16]_i_71/CO[3]
                         net (fo=1, routed)           0.000    53.400    alum/D_registers_q_reg[7][16]_i_71_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.514 r  alum/D_registers_q_reg[7][16]_i_61/CO[3]
                         net (fo=1, routed)           0.000    53.514    alum/D_registers_q_reg[7][16]_i_61_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.628 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.628    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.742 r  alum/D_registers_q_reg[7][16]_i_34/CO[3]
                         net (fo=1, routed)           0.000    53.742    alum/D_registers_q_reg[7][16]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.856 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.856    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.970 r  alum/D_registers_q_reg[7][16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    53.970    alum/D_registers_q_reg[7][16]_i_16_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.127 r  alum/D_registers_q_reg[7][17]_i_11/CO[1]
                         net (fo=36, routed)          0.905    55.032    alum/temp_out0[17]
    SLICE_X36Y13         LUT3 (Prop_lut3_I0_O)        0.329    55.361 r  alum/D_registers_q[7][16]_i_102/O
                         net (fo=1, routed)           0.000    55.361    alum/D_registers_q[7][16]_i_102_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.911 r  alum/D_registers_q_reg[7][16]_i_90/CO[3]
                         net (fo=1, routed)           0.000    55.911    alum/D_registers_q_reg[7][16]_i_90_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.025 r  alum/D_registers_q_reg[7][16]_i_80/CO[3]
                         net (fo=1, routed)           0.000    56.025    alum/D_registers_q_reg[7][16]_i_80_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.139 r  alum/D_registers_q_reg[7][16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    56.139    alum/D_registers_q_reg[7][16]_i_70_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.253 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.253    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.367 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    56.367    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.481 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    56.481    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.595 r  alum/D_registers_q_reg[7][16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    56.595    alum/D_registers_q_reg[7][16]_i_22_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.709 r  alum/D_registers_q_reg[7][16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.709    alum/D_registers_q_reg[7][16]_i_15_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.866 r  alum/D_registers_q_reg[7][16]_i_11/CO[1]
                         net (fo=36, routed)          0.976    57.841    alum/temp_out0[16]
    SLICE_X32Y15         LUT3 (Prop_lut3_I0_O)        0.329    58.170 r  alum/D_registers_q[7][15]_i_56/O
                         net (fo=1, routed)           0.000    58.170    alum/D_registers_q[7][15]_i_56_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    58.702 r  alum/D_registers_q_reg[7][15]_i_47/CO[3]
                         net (fo=1, routed)           0.000    58.702    alum/D_registers_q_reg[7][15]_i_47_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.816 r  alum/D_registers_q_reg[7][15]_i_42/CO[3]
                         net (fo=1, routed)           0.000    58.816    alum/D_registers_q_reg[7][15]_i_42_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.930 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.930    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.044 r  alum/D_registers_q_reg[7][15]_i_32/CO[3]
                         net (fo=1, routed)           0.000    59.044    alum/D_registers_q_reg[7][15]_i_32_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.158 r  alum/D_registers_q_reg[7][15]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.158    alum/D_registers_q_reg[7][15]_i_27_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.272 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.272    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.386 r  alum/D_registers_q_reg[7][15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    59.386    alum/D_registers_q_reg[7][15]_i_16_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.543 r  alum/D_registers_q_reg[7][15]_i_11/CO[1]
                         net (fo=36, routed)          1.103    60.647    alum/temp_out0[15]
    SLICE_X31Y11         LUT3 (Prop_lut3_I0_O)        0.329    60.976 r  alum/D_registers_q[7][13]_i_89/O
                         net (fo=1, routed)           0.000    60.976    alum/D_registers_q[7][13]_i_89_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.526 r  alum/D_registers_q_reg[7][13]_i_72/CO[3]
                         net (fo=1, routed)           0.000    61.526    alum/D_registers_q_reg[7][13]_i_72_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.640 r  alum/D_registers_q_reg[7][13]_i_62/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][13]_i_62_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][13]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][13]_i_52_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][13]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][13]_i_42_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][13]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][13]_i_32_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.367 r  alum/D_registers_q_reg[7][14]_i_14/CO[1]
                         net (fo=36, routed)          0.952    63.319    alum/temp_out0[14]
    SLICE_X29Y9          LUT3 (Prop_lut3_I0_O)        0.329    63.648 r  alum/D_registers_q[7][13]_i_93/O
                         net (fo=1, routed)           0.000    63.648    alum/D_registers_q[7][13]_i_93_n_0
    SLICE_X29Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.198 r  alum/D_registers_q_reg[7][13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.198    alum/D_registers_q_reg[7][13]_i_81_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.312 r  alum/D_registers_q_reg[7][13]_i_71/CO[3]
                         net (fo=1, routed)           0.000    64.312    alum/D_registers_q_reg[7][13]_i_71_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.426 r  alum/D_registers_q_reg[7][13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    64.426    alum/D_registers_q_reg[7][13]_i_61_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.540 r  alum/D_registers_q_reg[7][13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    64.540    alum/D_registers_q_reg[7][13]_i_51_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.654 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.654    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.768 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.768    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.882 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.882    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.996 r  alum/D_registers_q_reg[7][13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.996    alum/D_registers_q_reg[7][13]_i_15_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.153 r  alum/D_registers_q_reg[7][13]_i_11/CO[1]
                         net (fo=36, routed)          0.959    66.111    alum/temp_out0[13]
    SLICE_X28Y8          LUT3 (Prop_lut3_I0_O)        0.329    66.440 r  alum/D_registers_q[7][11]_i_103/O
                         net (fo=1, routed)           0.000    66.440    alum/D_registers_q[7][11]_i_103_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.990 r  alum/D_registers_q_reg[7][11]_i_89/CO[3]
                         net (fo=1, routed)           0.000    66.990    alum/D_registers_q_reg[7][11]_i_89_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.104 r  alum/D_registers_q_reg[7][11]_i_79/CO[3]
                         net (fo=1, routed)           0.000    67.104    alum/D_registers_q_reg[7][11]_i_79_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.218 r  alum/D_registers_q_reg[7][11]_i_69/CO[3]
                         net (fo=1, routed)           0.000    67.218    alum/D_registers_q_reg[7][11]_i_69_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.332 r  alum/D_registers_q_reg[7][11]_i_59/CO[3]
                         net (fo=1, routed)           0.000    67.332    alum/D_registers_q_reg[7][11]_i_59_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.446 r  alum/D_registers_q_reg[7][11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.446    alum/D_registers_q_reg[7][11]_i_46_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.560 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    67.560    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.674 r  alum/D_registers_q_reg[7][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.674    alum/D_registers_q_reg[7][11]_i_21_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.788 r  alum/D_registers_q_reg[7][11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.788    alum/D_registers_q_reg[7][11]_i_15_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[1]
                         net (fo=36, routed)          1.084    69.029    alum/temp_out0[12]
    SLICE_X30Y7          LUT3 (Prop_lut3_I0_O)        0.329    69.358 r  alum/D_registers_q[7][11]_i_100/O
                         net (fo=1, routed)           0.000    69.358    alum/D_registers_q[7][11]_i_100_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.891 r  alum/D_registers_q_reg[7][11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    69.891    alum/D_registers_q_reg[7][11]_i_88_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.008 r  alum/D_registers_q_reg[7][11]_i_78/CO[3]
                         net (fo=1, routed)           0.000    70.008    alum/D_registers_q_reg[7][11]_i_78_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.125 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    70.125    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.242 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    70.242    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.359 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.359    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.476 r  alum/D_registers_q_reg[7][11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    70.476    alum/D_registers_q_reg[7][11]_i_31_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.593 r  alum/D_registers_q_reg[7][11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    70.593    alum/D_registers_q_reg[7][11]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.710 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    70.710    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.867 r  alum/D_registers_q_reg[7][11]_i_8/CO[1]
                         net (fo=36, routed)          1.159    72.026    alum/temp_out0[11]
    SLICE_X35Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    72.814 r  alum/D_registers_q_reg[7][10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.814    alum/D_registers_q_reg[7][10]_i_45_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.928 r  alum/D_registers_q_reg[7][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    72.928    alum/D_registers_q_reg[7][10]_i_40_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.042 r  alum/D_registers_q_reg[7][10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    73.042    alum/D_registers_q_reg[7][10]_i_35_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.156 r  alum/D_registers_q_reg[7][10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    73.156    alum/D_registers_q_reg[7][10]_i_30_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.270 r  alum/D_registers_q_reg[7][10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    73.270    alum/D_registers_q_reg[7][10]_i_25_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.384 r  alum/D_registers_q_reg[7][10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    73.384    alum/D_registers_q_reg[7][10]_i_20_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.498 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    73.498    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.612 r  alum/D_registers_q_reg[7][10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.612    alum/D_registers_q_reg[7][10]_i_11_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.769 r  alum/D_registers_q_reg[7][10]_i_8/CO[1]
                         net (fo=36, routed)          0.968    74.737    alum/temp_out0[10]
    SLICE_X33Y5          LUT3 (Prop_lut3_I0_O)        0.329    75.066 r  alum/D_registers_q[7][8]_i_95/O
                         net (fo=1, routed)           0.000    75.066    alum/D_registers_q[7][8]_i_95_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.616 r  alum/D_registers_q_reg[7][8]_i_81/CO[3]
                         net (fo=1, routed)           0.000    75.616    alum/D_registers_q_reg[7][8]_i_81_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.730 r  alum/D_registers_q_reg[7][8]_i_71/CO[3]
                         net (fo=1, routed)           0.000    75.730    alum/D_registers_q_reg[7][8]_i_71_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.844 r  alum/D_registers_q_reg[7][8]_i_61/CO[3]
                         net (fo=1, routed)           0.000    75.844    alum/D_registers_q_reg[7][8]_i_61_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.958 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.958    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.072 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    76.072    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.186 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.186    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.300 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    76.300    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.414 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    76.414    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.571 r  alum/D_registers_q_reg[7][9]_i_14/CO[1]
                         net (fo=36, routed)          1.021    77.593    alum/temp_out0[9]
    SLICE_X34Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    78.393 r  alum/D_registers_q_reg[7][8]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.393    alum/D_registers_q_reg[7][8]_i_80_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.510 r  alum/D_registers_q_reg[7][8]_i_70/CO[3]
                         net (fo=1, routed)           0.000    78.510    alum/D_registers_q_reg[7][8]_i_70_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.627 r  alum/D_registers_q_reg[7][8]_i_60/CO[3]
                         net (fo=1, routed)           0.000    78.627    alum/D_registers_q_reg[7][8]_i_60_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.744 r  alum/D_registers_q_reg[7][8]_i_50/CO[3]
                         net (fo=1, routed)           0.000    78.744    alum/D_registers_q_reg[7][8]_i_50_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.861 r  alum/D_registers_q_reg[7][8]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.861    alum/D_registers_q_reg[7][8]_i_40_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.978 r  alum/D_registers_q_reg[7][8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_29_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.095 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    79.095    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    79.212 r  alum/D_registers_q_reg[7][8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    79.212    alum/D_registers_q_reg[7][8]_i_12_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.369 r  alum/D_registers_q_reg[7][8]_i_8/CO[1]
                         net (fo=36, routed)          1.239    80.608    alum/temp_out0[8]
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.332    80.940 r  alum/D_registers_q[7][3]_i_183/O
                         net (fo=1, routed)           0.000    80.940    alum/D_registers_q[7][3]_i_183_n_0
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.490 r  alum/D_registers_q_reg[7][3]_i_160/CO[3]
                         net (fo=1, routed)           0.000    81.490    alum/D_registers_q_reg[7][3]_i_160_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.604 r  alum/D_registers_q_reg[7][3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    81.604    alum/D_registers_q_reg[7][3]_i_135_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.718 r  alum/D_registers_q_reg[7][3]_i_110/CO[3]
                         net (fo=1, routed)           0.000    81.718    alum/D_registers_q_reg[7][3]_i_110_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.832 r  alum/D_registers_q_reg[7][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    81.832    alum/D_registers_q_reg[7][3]_i_85_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.946 r  alum/D_registers_q_reg[7][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    81.946    alum/D_registers_q_reg[7][3]_i_64_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.060 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.060    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.174 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.174    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.288 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.288    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.445 r  alum/D_registers_q_reg[7][7]_i_14/CO[1]
                         net (fo=36, routed)          0.868    83.313    alum/temp_out0[7]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    83.642 r  alum/D_registers_q[7][3]_i_180/O
                         net (fo=1, routed)           0.000    83.642    alum/D_registers_q[7][3]_i_180_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.192 r  alum/D_registers_q_reg[7][3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    84.192    alum/D_registers_q_reg[7][3]_i_155_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.306 r  alum/D_registers_q_reg[7][3]_i_130/CO[3]
                         net (fo=1, routed)           0.000    84.306    alum/D_registers_q_reg[7][3]_i_130_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.420 r  alum/D_registers_q_reg[7][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    84.420    alum/D_registers_q_reg[7][3]_i_105_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.534 r  alum/D_registers_q_reg[7][3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    84.534    alum/D_registers_q_reg[7][3]_i_80_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.648 r  alum/D_registers_q_reg[7][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    84.648    alum/D_registers_q_reg[7][3]_i_59_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.762 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    84.762    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.876 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.876    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.990 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    84.990    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.147 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.758    85.904    alum/temp_out0[6]
    SLICE_X38Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.704 r  alum/D_registers_q_reg[7][3]_i_150/CO[3]
                         net (fo=1, routed)           0.000    86.704    alum/D_registers_q_reg[7][3]_i_150_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.821 r  alum/D_registers_q_reg[7][3]_i_125/CO[3]
                         net (fo=1, routed)           0.000    86.821    alum/D_registers_q_reg[7][3]_i_125_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.938 r  alum/D_registers_q_reg[7][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    86.938    alum/D_registers_q_reg[7][3]_i_100_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.055 r  alum/D_registers_q_reg[7][3]_i_75/CO[3]
                         net (fo=1, routed)           0.000    87.055    alum/D_registers_q_reg[7][3]_i_75_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.172 r  alum/D_registers_q_reg[7][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000    87.172    alum/D_registers_q_reg[7][3]_i_54_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.289 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    87.289    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.406 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    87.406    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.523 r  alum/D_registers_q_reg[7][5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    87.523    alum/D_registers_q_reg[7][5]_i_17_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.680 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.773    88.453    alum/temp_out0[5]
    SLICE_X39Y7          LUT3 (Prop_lut3_I0_O)        0.332    88.785 r  alum/D_registers_q[7][3]_i_174/O
                         net (fo=1, routed)           0.000    88.785    alum/D_registers_q[7][3]_i_174_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.335 r  alum/D_registers_q_reg[7][3]_i_145/CO[3]
                         net (fo=1, routed)           0.000    89.335    alum/D_registers_q_reg[7][3]_i_145_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.449 r  alum/D_registers_q_reg[7][3]_i_120/CO[3]
                         net (fo=1, routed)           0.000    89.449    alum/D_registers_q_reg[7][3]_i_120_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.563 r  alum/D_registers_q_reg[7][3]_i_95/CO[3]
                         net (fo=1, routed)           0.000    89.563    alum/D_registers_q_reg[7][3]_i_95_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.677 r  alum/D_registers_q_reg[7][3]_i_70/CO[3]
                         net (fo=1, routed)           0.000    89.677    alum/D_registers_q_reg[7][3]_i_70_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.791 r  alum/D_registers_q_reg[7][3]_i_49/CO[3]
                         net (fo=1, routed)           0.000    89.791    alum/D_registers_q_reg[7][3]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.905 r  alum/D_registers_q_reg[7][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    89.905    alum/D_registers_q_reg[7][3]_i_33_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.019 r  alum/D_registers_q_reg[7][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.019    alum/D_registers_q_reg[7][3]_i_20_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.133 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.133    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.290 r  alum/D_registers_q_reg[7][4]_i_12/CO[1]
                         net (fo=36, routed)          1.068    91.359    alum/temp_out0[4]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329    91.688 r  alum/D_registers_q[7][3]_i_171/O
                         net (fo=1, routed)           0.000    91.688    alum/D_registers_q[7][3]_i_171_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.238 r  alum/D_registers_q_reg[7][3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    92.238    alum/D_registers_q_reg[7][3]_i_144_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.352 r  alum/D_registers_q_reg[7][3]_i_119/CO[3]
                         net (fo=1, routed)           0.000    92.352    alum/D_registers_q_reg[7][3]_i_119_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.466 r  alum/D_registers_q_reg[7][3]_i_94/CO[3]
                         net (fo=1, routed)           0.000    92.466    alum/D_registers_q_reg[7][3]_i_94_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.580 r  alum/D_registers_q_reg[7][3]_i_69/CO[3]
                         net (fo=1, routed)           0.000    92.580    alum/D_registers_q_reg[7][3]_i_69_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.694 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    92.694    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.808 r  alum/D_registers_q_reg[7][3]_i_32/CO[3]
                         net (fo=1, routed)           0.000    92.808    alum/D_registers_q_reg[7][3]_i_32_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.922 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    92.922    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.036 r  alum/D_registers_q_reg[7][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    93.036    alum/D_registers_q_reg[7][3]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.193 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.906    94.099    alum/temp_out0[3]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.329    94.428 r  alum/D_registers_q[7][2]_i_55/O
                         net (fo=1, routed)           0.000    94.428    alum/D_registers_q[7][2]_i_55_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    94.961 r  alum/D_registers_q_reg[7][2]_i_48/CO[3]
                         net (fo=1, routed)           0.000    94.961    alum/D_registers_q_reg[7][2]_i_48_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.078 r  alum/D_registers_q_reg[7][2]_i_43/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_43_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.195 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    95.195    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.312 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    95.312    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.429 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    95.429    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.546 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    95.546    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.663 r  alum/D_registers_q_reg[7][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    95.663    alum/D_registers_q_reg[7][2]_i_16_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.780 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.780    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.937 r  alum/D_registers_q_reg[7][2]_i_8/CO[1]
                         net (fo=36, routed)          1.062    96.999    alum/temp_out0[2]
    SLICE_X43Y5          LUT3 (Prop_lut3_I0_O)        0.332    97.331 r  alum/D_registers_q[7][1]_i_54/O
                         net (fo=1, routed)           0.000    97.331    alum/D_registers_q[7][1]_i_54_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.881 r  alum/D_registers_q_reg[7][1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    97.881    alum/D_registers_q_reg[7][1]_i_47_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.995 r  alum/D_registers_q_reg[7][1]_i_42/CO[3]
                         net (fo=1, routed)           0.000    97.995    alum/D_registers_q_reg[7][1]_i_42_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.109 r  alum/D_registers_q_reg[7][1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.109    alum/D_registers_q_reg[7][1]_i_37_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.223 r  alum/D_registers_q_reg[7][1]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.223    alum/D_registers_q_reg[7][1]_i_32_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.337 r  alum/D_registers_q_reg[7][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.337    alum/D_registers_q_reg[7][1]_i_27_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.451 r  alum/D_registers_q_reg[7][1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.451    alum/D_registers_q_reg[7][1]_i_22_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.565 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    98.565    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.679 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    98.679    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.836 r  alum/D_registers_q_reg[7][1]_i_12/CO[1]
                         net (fo=36, routed)          1.017    99.853    alum/temp_out0[1]
    SLICE_X44Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.638 r  alum/D_registers_q_reg[7][0]_i_68/CO[3]
                         net (fo=1, routed)           0.000   100.638    alum/D_registers_q_reg[7][0]_i_68_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.752 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   100.752    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.866 r  alum/D_registers_q_reg[7][0]_i_55/CO[3]
                         net (fo=1, routed)           0.000   100.866    alum/D_registers_q_reg[7][0]_i_55_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.980 r  alum/D_registers_q_reg[7][0]_i_48/CO[3]
                         net (fo=1, routed)           0.000   100.980    alum/D_registers_q_reg[7][0]_i_48_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.094 r  alum/D_registers_q_reg[7][0]_i_42/CO[3]
                         net (fo=1, routed)           0.000   101.094    alum/D_registers_q_reg[7][0]_i_42_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.208 r  alum/D_registers_q_reg[7][0]_i_35/CO[3]
                         net (fo=1, routed)           0.000   101.208    alum/D_registers_q_reg[7][0]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.322 r  alum/D_registers_q_reg[7][0]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.322    alum/D_registers_q_reg[7][0]_i_29_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.436 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   101.436    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.593 r  alum/D_registers_q_reg[7][0]_i_17/CO[1]
                         net (fo=1, routed)           0.809   102.402    sm/temp_out0[0]
    SLICE_X40Y5          LUT5 (Prop_lut5_I4_O)        0.329   102.731 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=2, routed)           0.496   103.226    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X40Y5          LUT4 (Prop_lut4_I0_O)        0.124   103.350 f  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.774   104.124    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y9          LUT6 (Prop_lut6_I5_O)        0.124   104.248 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.198   105.446    sm/M_alum_out[0]
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124   105.570 r  sm/D_states_q[1]_i_8/O
                         net (fo=1, routed)           0.544   106.115    sm/D_states_q[1]_i_8_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I0_O)        0.124   106.239 f  sm/D_states_q[1]_i_2/O
                         net (fo=4, routed)           0.958   107.197    sm/D_states_q[1]_i_2_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124   107.321 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.321    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.432   115.948    sm/clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.187   116.135    
                         clock uncertainty           -0.035   116.100    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.029   116.129    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        116.129    
                         arrival time                        -107.321    
  -------------------------------------------------------------------
                         slack                                  8.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.917    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.917    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.917    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.456%)  route 0.280ns (66.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.552     1.496    sr1/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.280     1.917    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.819     2.009    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y21         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X34Y21         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.820    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.560     1.504    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.702    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.071     1.575    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.560     1.504    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.710    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.558     1.502    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.708    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.826     2.016    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X44Y32         FDRE (Hold_fdre_C_D)         0.075     1.577    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.550%)  route 0.336ns (70.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.336     1.975    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.550%)  route 0.336ns (70.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.336     1.975    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.550%)  route 0.336ns (70.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.554     1.498    sr3/clk_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.336     1.975    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y20         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.530    
    SLICE_X34Y20         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y5    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y8    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y6    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y7    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X14Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y21   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X14Y18   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.934ns (20.693%)  route 3.580ns (79.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.284     7.871    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.023 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.568     8.591    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.728     9.645    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.742    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.742    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                106.097    

Slack (MET) :             106.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.934ns (20.693%)  route 3.580ns (79.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.284     7.871    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.023 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.568     8.591    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.728     9.645    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.742    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.742    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                106.097    

Slack (MET) :             106.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.934ns (20.693%)  route 3.580ns (79.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.284     7.871    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.023 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.568     8.591    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.728     9.645    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.742    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.742    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                106.097    

Slack (MET) :             106.097ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.934ns (20.693%)  route 3.580ns (79.307%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.547     5.131    sm/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.456     5.587 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=88, routed)          2.284     7.871    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X44Y21         LUT4 (Prop_lut4_I0_O)        0.152     8.023 f  sm/D_stage_q[3]_i_2/O
                         net (fo=8, routed)           0.568     8.591    sm/D_states_q_reg[4]_rep__1_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I0_O)        0.326     8.917 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.728     9.645    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.433   115.949    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X32Y21         FDPE (Recov_fdpe_C_PRE)     -0.359   115.742    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.742    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                106.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.530%)  route 0.818ns (81.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=95, routed)          0.561     2.199    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.500    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.664    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.530%)  route 0.818ns (81.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=95, routed)          0.561     2.199    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.500    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.664    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.530%)  route 0.818ns (81.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=95, routed)          0.561     2.199    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.500    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.664    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.530%)  route 0.818ns (81.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X41Y22         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=95, routed)          0.561     2.199    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X34Y21         LUT5 (Prop_lut5_I2_O)        0.045     2.244 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.256     2.500    fifo_reset_cond/AS[0]
    SLICE_X32Y21         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.820     2.010    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y21         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X32Y21         FDPE (Remov_fdpe_C_PRE)     -0.095     1.664    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.837    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.107ns  (logic 10.991ns (29.619%)  route 26.116ns (70.381%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.010    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.134 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.020    32.154    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.278 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.966    33.244    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.150    33.394 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.105    38.499    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.262 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.262    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.902ns  (logic 11.673ns (31.631%)  route 25.229ns (68.369%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.652     7.325    L_reg/M_sm_pac[8]
    SLICE_X57Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.449 r  L_reg/L_4fa228e6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.115    L_reg/L_4fa228e6_remainder0_carry__1_i_8_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.239 f  L_reg/L_4fa228e6_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.981     9.220    L_reg/L_4fa228e6_remainder0_carry__1_i_7_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.148     9.368 f  L_reg/L_4fa228e6_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.201    L_reg/L_4fa228e6_remainder0_carry_i_20_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.354    10.555 r  L_reg/L_4fa228e6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.697    11.252    L_reg/L_4fa228e6_remainder0_carry_i_10_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.328    11.580 r  L_reg/L_4fa228e6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.580    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.127 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/O[2]
                         net (fo=1, routed)           1.006    13.133    L_reg/L_4fa228e6_remainder0[2]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.330    13.463 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.357    14.820    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.146 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           1.018    16.163    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.287 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.665    16.952    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.104 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.739    17.843    L_reg/i__carry_i_20__0_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.352    18.195 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.088    19.283    L_reg/i__carry_i_11_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.609 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.080    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.587 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.587    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.701 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.014 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    21.970    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.276 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.155    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.279 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    24.310    L_reg/i__carry_i_14_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.849    25.310    L_reg/i__carry_i_25_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.636 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.445    26.081    L_reg/i__carry_i_14_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.205 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.810    27.015    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.167 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.848    28.015    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.347 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.880 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.880    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.216 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.075    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.370 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    30.986    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.110 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.927    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.051 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    32.894    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.018 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.954    33.972    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.150    34.122 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.152    38.274    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.784    42.057 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.057    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.885ns  (logic 11.001ns (29.825%)  route 25.884ns (70.175%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.010    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.134 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.020    32.154    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.278 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.033    33.311    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I2_O)        0.150    33.461 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.807    38.268    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.041 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.041    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.871ns  (logic 10.757ns (29.176%)  route 26.114ns (70.824%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=2 LUT4=5 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    31.100    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.224 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.989    32.213    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.000    33.337    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.461 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.010    38.471    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.026 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.026    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.608ns  (logic 10.755ns (29.380%)  route 25.853ns (70.620%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=4 LUT5=5 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.682    31.100    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.224 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.989    32.213    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.337 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.140    33.478    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    33.602 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.608    38.210    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.763 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.763    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.484ns  (logic 11.436ns (31.346%)  route 25.048ns (68.654%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.652     7.325    L_reg/M_sm_pac[8]
    SLICE_X57Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.449 r  L_reg/L_4fa228e6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.115    L_reg/L_4fa228e6_remainder0_carry__1_i_8_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.239 f  L_reg/L_4fa228e6_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.981     9.220    L_reg/L_4fa228e6_remainder0_carry__1_i_7_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.148     9.368 f  L_reg/L_4fa228e6_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.201    L_reg/L_4fa228e6_remainder0_carry_i_20_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.354    10.555 r  L_reg/L_4fa228e6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.697    11.252    L_reg/L_4fa228e6_remainder0_carry_i_10_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.328    11.580 r  L_reg/L_4fa228e6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.580    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.127 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/O[2]
                         net (fo=1, routed)           1.006    13.133    L_reg/L_4fa228e6_remainder0[2]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.330    13.463 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.357    14.820    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.146 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           1.018    16.163    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.287 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.665    16.952    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.104 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.739    17.843    L_reg/i__carry_i_20__0_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.352    18.195 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.088    19.283    L_reg/i__carry_i_11_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.609 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.080    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.587 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.587    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.701 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.014 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    21.970    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.276 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.155    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.279 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    24.310    L_reg/i__carry_i_14_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.849    25.310    L_reg/i__carry_i_25_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.636 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.445    26.081    L_reg/i__carry_i_14_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.205 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.810    27.015    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.167 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.848    28.015    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.347 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.880 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.880    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.216 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.075    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.370 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    30.986    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.110 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.927    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.051 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    32.894    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.018 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.181    34.199    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT3 (Prop_lut3_I2_O)        0.124    34.323 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.743    38.066    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.640 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.640    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.373ns  (logic 11.431ns (31.427%)  route 24.942ns (68.573%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.652     7.325    L_reg/M_sm_pac[8]
    SLICE_X57Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.449 r  L_reg/L_4fa228e6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.115    L_reg/L_4fa228e6_remainder0_carry__1_i_8_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.239 f  L_reg/L_4fa228e6_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.981     9.220    L_reg/L_4fa228e6_remainder0_carry__1_i_7_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.148     9.368 f  L_reg/L_4fa228e6_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.201    L_reg/L_4fa228e6_remainder0_carry_i_20_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.354    10.555 r  L_reg/L_4fa228e6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.697    11.252    L_reg/L_4fa228e6_remainder0_carry_i_10_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.328    11.580 r  L_reg/L_4fa228e6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.580    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.127 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/O[2]
                         net (fo=1, routed)           1.006    13.133    L_reg/L_4fa228e6_remainder0[2]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.330    13.463 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.357    14.820    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.146 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           1.018    16.163    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.287 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.665    16.952    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.104 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.739    17.843    L_reg/i__carry_i_20__0_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.352    18.195 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.088    19.283    L_reg/i__carry_i_11_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.609 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.080    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.587 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.587    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.701 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.014 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    21.970    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.276 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.155    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.279 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    24.310    L_reg/i__carry_i_14_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.849    25.310    L_reg/i__carry_i_25_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.636 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.445    26.081    L_reg/i__carry_i_14_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.205 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.810    27.015    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.167 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.848    28.015    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.347 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.880 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.880    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.216 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.075    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.370 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    30.986    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.110 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.927    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.051 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    32.894    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.018 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.954    33.972    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.124    34.096 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.864    37.961    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.529 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.529    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.232ns  (logic 10.746ns (29.659%)  route 25.486ns (70.341%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.010    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.134 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.020    32.154    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.278 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.033    33.311    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I0_O)        0.124    33.435 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.409    37.844    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.388 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.388    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.943ns  (logic 11.401ns (31.721%)  route 24.541ns (68.279%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y4          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.652     7.325    L_reg/M_sm_pac[8]
    SLICE_X57Y4          LUT5 (Prop_lut5_I1_O)        0.124     7.449 r  L_reg/L_4fa228e6_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.115    L_reg/L_4fa228e6_remainder0_carry__1_i_8_n_0
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124     8.239 f  L_reg/L_4fa228e6_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.981     9.220    L_reg/L_4fa228e6_remainder0_carry__1_i_7_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.148     9.368 f  L_reg/L_4fa228e6_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.834    10.201    L_reg/L_4fa228e6_remainder0_carry_i_20_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I4_O)        0.354    10.555 r  L_reg/L_4fa228e6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.697    11.252    L_reg/L_4fa228e6_remainder0_carry_i_10_n_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.328    11.580 r  L_reg/L_4fa228e6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.580    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.127 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/O[2]
                         net (fo=1, routed)           1.006    13.133    L_reg/L_4fa228e6_remainder0[2]
    SLICE_X57Y5          LUT4 (Prop_lut4_I1_O)        0.330    13.463 r  L_reg/i__carry_i_13__0/O
                         net (fo=12, routed)          1.357    14.820    L_reg/i__carry_i_13__0_n_0
    SLICE_X59Y2          LUT2 (Prop_lut2_I0_O)        0.326    15.146 r  L_reg/i__carry__1_i_11/O
                         net (fo=3, routed)           1.018    16.163    L_reg/i__carry__1_i_11_n_0
    SLICE_X59Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.287 f  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.665    16.952    L_reg/i__carry__0_i_19_n_0
    SLICE_X59Y5          LUT3 (Prop_lut3_I1_O)        0.152    17.104 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.739    17.843    L_reg/i__carry_i_20__0_n_0
    SLICE_X59Y4          LUT3 (Prop_lut3_I1_O)        0.352    18.195 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.088    19.283    L_reg/i__carry_i_11_n_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.609 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    20.080    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X58Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.587 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.587    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.701 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.701    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.014 f  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.956    21.970    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.276 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.155    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.279 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.031    24.310    L_reg/i__carry_i_14_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.849    25.310    L_reg/i__carry_i_25_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.636 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.445    26.081    L_reg/i__carry_i_14_n_0
    SLICE_X65Y1          LUT6 (Prop_lut6_I3_O)        0.124    26.205 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.810    27.015    L_reg/i__carry_i_13_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.152    27.167 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.848    28.015    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y0          LUT5 (Prop_lut5_I0_O)        0.332    28.347 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.347    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.880 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.880    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.997    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.216 r  aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.859    30.075    aseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.295    30.370 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.616    30.986    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.110 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.816    31.927    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I1_O)        0.124    32.051 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.844    32.894    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.018 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.179    34.197    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.124    34.321 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.238    37.560    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.098 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.098    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.857ns  (logic 10.753ns (29.987%)  route 25.105ns (70.013%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=3 LUT4=5 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X57Y4          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.456     5.611 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          2.201     7.813    L_reg/M_sm_timer[8]
    SLICE_X46Y1          LUT5 (Prop_lut5_I1_O)        0.124     7.937 f  L_reg/L_4fa228e6_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           1.247     9.183    L_reg/L_4fa228e6_remainder0_carry_i_24__1_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.124     9.307 f  L_reg/L_4fa228e6_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.791    10.098    L_reg/L_4fa228e6_remainder0_carry_i_12__1_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.150    10.248 f  L_reg/L_4fa228e6_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.916    L_reg/L_4fa228e6_remainder0_carry_i_20__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.360    11.276 r  L_reg/L_4fa228e6_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.156    12.433    L_reg/L_4fa228e6_remainder0_carry_i_10__1_n_0
    SLICE_X48Y2          LUT4 (Prop_lut4_I1_O)        0.326    12.759 r  L_reg/L_4fa228e6_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.759    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X48Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.309 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.309    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry_n_0
    SLICE_X48Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.423 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.423    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__0_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.662 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.033    14.695    L_reg/L_4fa228e6_remainder0_3[10]
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.302    14.997 r  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           1.135    16.133    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X48Y0          LUT4 (Prop_lut4_I0_O)        0.124    16.257 f  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.822    17.078    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    17.202 f  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.819    18.021    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I2_O)        0.150    18.171 r  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.824    18.995    L_reg/i__carry_i_20__4_n_0
    SLICE_X50Y0          LUT4 (Prop_lut4_I3_O)        0.326    19.321 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.760    20.081    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X50Y2          LUT4 (Prop_lut4_I3_O)        0.124    20.205 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.591    20.796    L_reg/D_registers_q_reg[6][8]_0[2]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.124    20.920 r  L_reg/i__carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    20.920    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_1[2]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.318 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.318    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.652 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.804    22.456    L_reg/L_4fa228e6_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X51Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.759 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.572    23.331    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.455 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.522    23.977    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.120    24.097 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.936    25.033    L_reg/i__carry_i_13__3_0
    SLICE_X54Y0          LUT6 (Prop_lut6_I5_O)        0.327    25.360 r  L_reg/i__carry_i_19__4/O
                         net (fo=1, routed)           0.990    26.350    L_reg/i__carry_i_19__4_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I1_O)        0.124    26.474 r  L_reg/i__carry_i_9__3/O
                         net (fo=3, routed)           0.814    27.288    L_reg/i__carry_i_9__3_n_0
    SLICE_X51Y0          LUT2 (Prop_lut2_I1_O)        0.124    27.412 r  L_reg/i__carry_i_1__4/O
                         net (fo=1, routed)           0.479    27.891    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18[2]
    SLICE_X52Y0          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    28.287 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.287    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.404 r  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.404    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.719 f  timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.621    29.340    timerseg_driver/decimal_renderer/L_4fa228e6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y2          LUT6 (Prop_lut6_I0_O)        0.307    29.647 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.647    30.294    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.418 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.592    31.010    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X51Y2          LUT3 (Prop_lut3_I1_O)        0.124    31.134 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           1.020    32.154    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X53Y3          LUT6 (Prop_lut6_I3_O)        0.124    32.278 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.966    33.244    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X54Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.368 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.094    37.462    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.013 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.013    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.407ns (63.651%)  route 0.804ns (36.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.804     2.450    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.716 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.716    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.224ns  (logic 1.420ns (63.856%)  route 0.804ns (36.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.804     2.451    mattop_OBUF[0]
    R7                   OBUF (Prop_obuf_I_O)         1.279     3.730 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.730    mattop[0]
    R7                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.408ns (62.442%)  route 0.847ns (37.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.847     2.495    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.762 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.762    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.432ns (63.164%)  route 0.835ns (36.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X28Y3          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.835     2.483    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.774 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.774    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.409ns (62.087%)  route 0.861ns (37.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.861     2.508    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.777 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.777    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.430ns (62.912%)  route 0.843ns (37.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y8          FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.843     2.513    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.779 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.779    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.357ns (57.440%)  route 1.006ns (42.560%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X36Y24         FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  sm/D_debug_dff_q_reg[3]/Q
                         net (fo=1, routed)           1.006     2.640    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.857 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.857    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 1.432ns (61.098%)  route 0.912ns (38.902%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.595     1.539    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y4          FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDRE (Prop_fdre_C_Q)         0.164     1.703 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.117     1.820    aseg_driver/ctr/S[0]
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.865 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.794     2.659    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.882 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.882    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.355ns (56.735%)  route 1.033ns (43.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.551     1.495    sm/clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  sm/D_debug_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sm/D_debug_dff_q_reg[0]/Q
                         net (fo=1, routed)           1.033     2.669    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.883 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.883    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_debug_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.390ns (57.749%)  route 1.017ns (42.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.550     1.494    sm/clk_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  sm/D_debug_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  sm/D_debug_dff_q_reg[6]/Q
                         net (fo=1, routed)           1.017     2.675    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.901 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.901    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 1.620ns (26.630%)  route 4.462ns (73.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.909     4.405    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.553     6.082    reset_cond/M_reset_cond_in
    SLICE_X51Y14         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y14         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.620ns (28.318%)  route 4.099ns (71.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.909     4.405    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.190     5.719    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.620ns (28.318%)  route 4.099ns (71.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.909     4.405    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.190     5.719    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.719ns  (logic 1.620ns (28.318%)  route 4.099ns (71.682%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.909     4.405    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.529 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.190     5.719    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.383ns  (logic 1.649ns (37.614%)  route 2.734ns (62.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.734     4.259    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.383 r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.383    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.443     4.848    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.373ns  (logic 1.592ns (36.406%)  route 2.781ns (63.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.781     4.249    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.373 r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.373    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.440     4.845    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 1.610ns (37.484%)  route 2.686ns (62.516%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    F4                   IBUF (Prop_ibuf_I_O)         1.486     1.486 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.686     4.172    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.296 r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.296    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y29         FDRE                                         r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.611ns (38.447%)  route 2.579ns (61.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.579     4.066    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.190 r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.190    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X50Y31         FDRE                                         r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.111ns  (logic 1.643ns (39.970%)  route 2.468ns (60.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.468     3.987    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.111 r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.111    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.444     4.849    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.041ns  (logic 1.617ns (40.020%)  route 2.424ns (59.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.424     3.917    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.041 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.041    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y29         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         1.442     4.847    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.275ns (22.538%)  route 0.945ns (77.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.945     1.175    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.220 r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.220    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1692667488[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.306ns (23.689%)  route 0.986ns (76.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.247    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.292 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.292    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X56Y29         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.826     2.016    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.331ns (24.680%)  route 1.012ns (75.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.012     1.298    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.343 r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.343    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.829     2.019    forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  forLoop_idx_0_1549830247[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.299ns (21.349%)  route 1.102ns (78.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    F4                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.102     1.356    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.401    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y29         FDRE                                         r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.826     2.016    forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y29         FDRE                                         r  forLoop_idx_0_1549830247[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.300ns (21.017%)  route 1.126ns (78.983%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.126     1.381    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.426 r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.426    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X50Y31         FDRE                                         r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y31         FDRE                                         r  forLoop_idx_0_1549830247[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.281ns (18.909%)  route 1.205ns (81.091%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.205     1.441    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X44Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.486 r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.486    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.826     2.016    forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X44Y32         FDRE                                         r  forLoop_idx_0_1692667488[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.513ns  (logic 0.337ns (22.268%)  route 1.176ns (77.732%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.176     1.468    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.513 r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.513    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.828     2.018    forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  forLoop_idx_0_1549830247[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.308ns (15.405%)  route 1.692ns (84.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.169     1.433    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.523     2.001    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.308ns (15.405%)  route 1.692ns (84.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.169     1.433    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.523     2.001    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.308ns (15.405%)  route 1.692ns (84.595%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.169     1.433    reset_cond/butt_reset_IBUF
    SLICE_X64Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.478 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.523     2.001    reset_cond/M_reset_cond_in
    SLICE_X56Y19         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=576, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y19         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





