Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82ac798062b2499283e6e62cbb6b3f67 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L xlconstant_v1_1_5 -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_TB_behav xil_defaultlib.design_1_wrapper_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 32 for port 'input1' [C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v:92]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'input2' [C:/Users/meraj/az_CA_arm/az_CA_arm.ip_user_files/bd/design_1/sim/design_1.v:93]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
