{"vcs1":{"timestamp_begin":1747651139.447620652, "rt":10.95, "ut":11.27, "st":0.63}}
{"vcselab":{"timestamp_begin":1747651150.476333714, "rt":0.50, "ut":0.33, "st":0.12}}
{"link":{"timestamp_begin":1747651151.036138387, "rt":0.45, "ut":0.21, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747651138.538724654}
{"VCS_COMP_START_TIME": 1747651138.538724654}
{"VCS_COMP_END_TIME": 1747651151.624765185}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 490108}}
{"vcselab": {"peak_mem": 183888}}
