# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.000512 512 390 1590 35200 0.775072 0.876544 38.348 26.2824 66.3665 66.4422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000512 4096 290 800 33920 6.61677 98.1612 209.446 314.268 314.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1040 0.000128 2048 200 800 130560 22.6022 14.3483 438.451 419.107 894.646 894.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1720 3.2e-05 2048 430 4010 545792 123.495 64.5217 5484.26 1887.25 7559.85 7560.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1180 0.000256 1024 300 3320 62464 5.78211 3.76218 237.206 202.347 449.227 449.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 6.4e-05 512 245 340 264192 13.995 6.70714 56.5528 208.929 286.366 286.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1440 0.000512 4096 460 5810 31168 6.61725 640.133 209.408 856.205 856.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.000256 512 210 220 58368 3.49171 1.70189 8.19814 52.3976 65.9475 66.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 670 6.4e-05 1024 150 510 219136 33.0286 13.4918 143.55 417.81 608.065 608.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.001024 2048 200 300 17216 1.37328 9.4608 60.0827 70.9579 71.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000512 512 390 1590 35280 0.779456 0.877248 48.1347 26.2948 76.1668 76.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000512 4096 290 800 33912 6.6184 111.108 209.631 327.402 327.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1040 0.000128 2048 200 800 130752 22.5986 14.3542 284.523 419.332 740.939 741.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1720 3.2e-05 2048 430 4010 544896 123.92 64.6974 6457.24 1890.32 8536.51 8536.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1180 0.000256 1024 300 3320 62208 5.79507 3.76502 285.898 202.364 497.956 498.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 6.4e-05 512 245 340 262656 14.0781 6.71744 64.4922 208.951 294.426 294.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1440 0.000512 4096 460 5810 31176 6.61562 770.728 209.689 987.077 987.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.000256 512 210 220 57600 3.47738 1.69574 9.2824 52.0196 66.6319 66.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 670 6.4e-05 1024 150 510 218880 32.9932 13.5025 162.464 417.775 626.924 627.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.001024 2048 200 300 17208 1.37098 10.832 58.8843 71.1315 71.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000512 512 390 1590 35200 0.77264 0.8768 50.2988 26.2619 78.294 78.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000512 4096 290 800 33920 6.62301 117.916 209.471 334.057 334.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1040 0.000128 2048 200 800 130560 22.5749 14.3538 295.561 419.033 751.657 751.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1720 3.2e-05 2048 430 4010 545280 123.486 64.5126 6717.98 1888.19 8794.51 8794.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1180 0.000256 1024 300 3320 62080 5.74618 3.74774 297.126 200.782 507.534 507.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 6.4e-05 512 245 340 263680 14.1107 6.72371 67.8964 209.579 298.495 298.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1440 0.000512 4096 460 5810 31120 6.61226 800.126 209.178 1015.96 1016.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.000256 512 210 220 57600 3.44982 1.68768 9.67853 51.707 66.6784 66.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 670 6.4e-05 1024 150 510 220160 32.9964 13.5122 171.267 418.947 636.914 637.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.001024 2048 200 300 17200 1.37299 11.3008 59.0152 71.732 71.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000512 512 390 1590 35136 0.770816 0.876544 46.329 26.2163 74.2779 74.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000512 4096 290 800 33888 6.61066 108.198 209.468 324.32 324.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1040 0.000128 2048 200 800 130560 22.4958 14.3433 277.191 418.566 732.737 732.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1720 3.2e-05 2048 430 4010 543744 123.453 64.616 6251.09 1887.66 8327.15 8327.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1180 0.000256 1024 300 3320 62208 5.74909 3.75808 277.921 201.016 488.576 488.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 6.4e-05 512 245 340 261120 14.0333 6.67939 62.1616 208.341 291.402 291.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1440 0.000512 4096 460 5810 31104 6.6089 744.293 209.264 960.209 960.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.000256 512 210 220 56832 3.47376 1.68544 8.90467 51.7397 65.9605 66.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 670 6.4e-05 1024 150 510 218112 32.7986 13.4446 157.79 416.456 620.681 620.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.001024 2048 200 300 17184 1.37376 10.5338 59.947 71.9006 71.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000512 512 390 1590 35200 0.783008 0.872896 47.1534 26.2246 75.1206 75.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000512 4096 290 800 33900 6.62352 111.116 209.503 327.29 327.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1040 0.000128 2048 200 800 130400 22.6757 14.3716 279.557 418.844 735.594 735.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1720 3.2e-05 2048 430 4010 544000 124.042 64.6339 6317.12 1890.13 8396.29 8396.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1180 0.000256 1024 300 3320 61600 5.82573 3.76768 277.754 201.043 488.523 488.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 6.4e-05 512 245 340 262400 14.0518 6.70957 63.5918 208.329 292.873 293.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1440 0.000512 4096 460 5810 31100 6.61734 753.066 209.218 968.951 968.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.000256 512 210 220 57600 3.46816 1.6896 9.17552 51.7262 66.2185 66.3611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 670 6.4e-05 1024 150 510 217600 33.0341 13.4918 159.499 416.469 622.684 622.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.001024 2048 200 300 17200 1.37322 10.7133 58.8469 70.9768 71.0363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000512 512 390 1590 34944 0.770368 0.871456 47.8197 26.2045 75.7493 75.8264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000512 4096 290 800 33824 6.62022 114.119 209.178 329.961 330.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1040 0.000128 2048 200 800 129920 22.5954 14.4056 286.853 418.53 742.523 742.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1720 3.2e-05 2048 430 4010 544768 123.252 64.3648 6481.81 1885.68 8555.47 8555.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1180 0.000256 1024 300 3320 61824 5.81894 3.7704 285.83 202.576 498.128 498.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 6.4e-05 512 245 340 265216 13.988 6.72096 66.3276 209.296 296.517 296.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1440 0.000512 4096 460 5810 31136 6.62528 770.737 209.481 986.89 986.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.000256 512 210 220 57344 3.4831 1.69133 9.41379 51.9098 66.6532 66.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 670 6.4e-05 1024 150 510 218624 33.125 13.5798 164.751 418.404 630.051 630.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.001024 2048 200 300 17136 1.36806 11.0125 58.8635 71.2851 71.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000512 512 390 1590 35280 0.78 0.875328 48.9784 26.2951 77.0159 77.0986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000512 4096 290 800 33840 6.60739 114.323 209.309 330.281 330.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1040 0.000128 2048 200 800 129600 22.5992 14.3891 286.082 417.525 740.73 740.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1720 3.2e-05 2048 430 4010 545280 123.469 64.3571 6525.74 1885.47 8599.38 8599.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1180 0.000256 1024 300 3320 62400 5.79686 3.77037 290.295 202.335 502.327 502.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 6.4e-05 512 245 340 261120 14.1679 6.71744 65.5157 208.783 295.369 295.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1440 0.000512 4096 460 5810 31080 6.61094 775.455 209.223 991.333 991.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.000256 512 210 220 57600 3.46691 1.68938 9.50406 51.7447 66.5578 66.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 670 6.4e-05 1024 150 510 218880 33.0147 13.5255 165.479 417.385 629.593 629.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.001024 2048 200 300 17160 1.37053 11.0943 60.9403 73.4488 73.5069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000512 512 390 1590 35072 0.776704 0.881568 47.5215 26.324 75.5879 75.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000512 4096 290 800 33792 6.61258 109.64 209.098 325.394 325.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1040 0.000128 2048 200 800 130048 22.5044 14.3253 277.375 417.899 732.233 732.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1720 3.2e-05 2048 430 4010 544768 123.684 64.5 6309.75 1890.34 8388.62 8388.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1180 0.000256 1024 300 3320 62464 5.77968 3.76192 281.125 202.44 493.236 493.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 6.4e-05 512 245 340 262144 14.0734 6.71258 63.7924 211.647 296.413 296.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1440 0.000512 4096 460 5810 31104 6.62298 750.576 209.467 966.711 966.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.000256 512 210 220 57344 3.53814 1.70493 9.19686 52.4337 67.0249 67.1592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 670 6.4e-05 1024 150 510 217088 33.1716 14.1086 158.967 417.83 624.264 624.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.001024 2048 200 300 17152 1.36602 10.7306 59.9529 72.0899 72.1476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000512 512 390 1590 34944 0.774752 0.880192 47.0419 26.2806 75.0595 75.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000512 4096 290 800 33792 6.61914 111.698 209.432 327.797 327.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1040 0.000128 2048 200 800 129024 22.5129 14.3731 278.124 416.683 731.821 731.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1720 3.2e-05 2048 430 4010 543744 123.534 64.5837 6353.47 1887.85 8429.76 8430.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1180 0.000256 1024 300 3320 61440 5.70595 3.72234 279.76 200.12 489.432 489.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 6.4e-05 512 245 340 258048 13.9438 6.61469 63.0543 206.264 290.059 290.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1440 0.000512 4096 460 5810 30912 6.59251 756.043 208.721 971.402 971.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.000256 512 210 220 55296 3.55686 1.6855 8.92624 51.7913 66.1192 66.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 670 6.4e-05 1024 150 510 215040 32.6848 13.3939 158.349 412.333 616.948 617.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.001024 2048 200 300 17088 1.37146 10.8178 58.4405 70.6736 70.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000512 512 390 1590 35200 0.7808 0.874496 51.642 26.295 79.677 79.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000512 4096 290 800 33800 6.61498 118.977 209.515 335.151 335.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1040 0.000128 2048 200 800 129600 22.5443 14.3513 299.039 416.871 752.938 753.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1720 3.2e-05 2048 430 4010 544000 123.953 64.6288 6818.35 1889.28 8896.57 8896.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1180 0.000256 1024 300 3320 60800 5.75667 3.7296 297.071 200.119 506.808 506.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 6.4e-05 512 245 340 256000 14.089 6.62867 66.8181 206.276 293.996 294.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1440 0.000512 4096 460 5810 31000 6.6089 810.017 209.224 1025.9 1025.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.000256 512 210 220 57600 3.46602 1.68986 9.97376 51.7991 67.0844 67.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 670 6.4e-05 1024 150 510 211200 33.2574 13.347 166.308 412.35 625.503 625.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.001024 2048 200 300 17000 1.3625 11.4729 59.2253 72.1021 72.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000512 512 390 1590 34304 0.770048 0.8704 56.8176 26.0678 84.6108 84.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000512 4096 290 800 33536 6.56461 139.293 208.4 354.301 354.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1040 0.000128 2048 200 800 129024 22.6634 14.3419 349.9 418.23 805.271 805.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1720 3.2e-05 2048 430 4010 540672 124.311 64.4828 7891.8 1890.91 9971.85 9972.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1180 0.000256 1024 300 3320 61440 5.8297 3.76749 348.211 202.593 560.531 560.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 6.4e-05 512 245 340 262144 14.0746 6.70637 81.0131 209.066 311.044 311.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1440 0.000512 4096 460 5810 30976 6.6273 943.555 209.398 1159.63 1159.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.000256 512 210 220 57344 3.54934 1.70803 11.7733 52.535 69.7202 69.8552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 670 6.4e-05 1024 150 510 212992 33.6224 13.4849 197.219 417.908 662.424 662.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.001024 2048 200 300 16896 1.3617 13.5188 59.5657 74.4902 74.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1900 0.000512 512 390 1590 35328 0.77696 0.881888 40.0283 26.3025 68.0712 68.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1400 0.000512 4096 290 795 34016 6.62093 178.645 209.62 394.93 394.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1040 0.000128 2048 200 795 130816 22.5896 14.3522 469.523 419.012 925.616 925.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1720 3.2e-05 2048 430 4005 545792 123.312 64.4745 5509.66 1887.02 7584.82 7585.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1180 0.000256 1024 300 3330 62720 5.78298 3.77302 245.517 202.631 457.838 457.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1220 6.4e-05 512 245 345 263168 14.1119 6.71245 61.7443 209.593 292.348 292.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1440 0.000512 4096 460 5805 31232 6.62854 656.423 209.541 872.637 872.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 890 0.000256 512 210 225 57856 3.50381 1.70189 14.2219 52.3761 71.9638 72.0953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 670 6.4e-05 1024 150 510 218112 33.2982 13.4923 267.028 418.99 733.006 733.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1260 0.001024 2048 200 300 17280 1.37475 17.1028 60.1824 78.7023 78.7586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.000512 512 390 1590 35360 0.778272 0.875648 40.567 26.2901 68.5944 68.6715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.000512 4096 290 795 34000 6.6207 94.8259 209.547 311.039 311.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1040 0.000128 2048 200 795 130560 22.7182 14.3833 472.673 418.98 928.888 929.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1720 3.2e-05 2048 430 4005 545280 124.007 64.5736 5569.27 1888.46 7646.64 7646.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1180 0.000256 1024 300 3330 62720 5.81642 3.78416 249.177 202.637 461.549 461.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 6.4e-05 512 245 345 263680 14.1512 6.73197 56.2114 209.573 286.855 287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1440 0.000512 4096 460 5805 31240 6.62106 664.732 209.607 881.006 881.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 890 0.000256 512 210 225 57600 3.55283 1.70822 13.9235 52.5429 71.882 72.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 670 6.4e-05 1024 150 510 218880 33.3099 13.6046 246.125 418.946 712.176 712.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.001024 2048 200 300 17240 1.37014 9.27018 61.306 71.99 72.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.000512 512 390 1590 35328 0.772928 0.876544 40.7302 26.3142 68.7773 68.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.000512 4096 290 795 33984 6.62694 93.7167 209.521 309.909 309.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1040 0.000128 2048 200 795 130560 22.5568 14.3647 427.926 418.357 883.331 883.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1720 3.2e-05 2048 430 4005 545280 123.558 64.7223 5532.17 1887.05 7607.83 7608.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1180 0.000256 1024 300 3330 62592 5.79155 3.76998 247.023 202.481 459.197 459.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 6.4e-05 512 245 345 262656 14.1303 6.72154 55.8298 209.248 286.12 286.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1440 0.000512 4096 460 5805 31200 6.61094 662.381 209.451 878.495 878.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.000256 512 210 225 57600 3.50314 1.69821 8.20275 52.2058 65.762 65.8992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 670 6.4e-05 1024 150 510 218112 33.1765 13.5086 139.576 418.308 604.751 604.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.001024 2048 200 300 17232 1.37443 9.21706 60.1636 70.7956 70.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.000512 512 390 1590 35280 0.780832 0.877344 41.0574 26.3189 69.119 69.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000512 4096 290 795 33992 6.61917 96.8692 209.614 313.148 313.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1040 0.000128 2048 200 795 130368 22.6422 14.3641 250.587 418.376 706.1 706.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1720 3.2e-05 2048 430 4005 545664 123.824 64.5598 5676.95 1886.76 7752.44 7752.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1180 0.000256 1024 300 3330 62272 5.81174 3.77398 251.984 202.494 464.195 464.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 6.4e-05 512 245 345 263424 14.1168 6.72701 57.6477 209.26 287.938 288.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1440 0.000512 4096 460 5805 31192 6.62029 675.674 212.687 895.025 895.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.000256 512 210 225 57344 3.55418 1.70592 8.47725 52.4751 66.3671 66.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 670 6.4e-05 1024 150 510 216832 33.3841 13.5345 143.716 418.332 609.155 609.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.001024 2048 200 300 17248 1.37011 9.56211 59.1092 70.0828 70.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000512 512 390 1590 35200 0.779776 0.876128 40.6992 26.2809 68.7226 68.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000512 4096 290 795 33984 6.62326 99.6984 209.613 315.981 316.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1040 0.000128 2048 200 795 130560 22.5735 14.343 256.968 419.099 713.115 713.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1720 3.2e-05 2048 430 4005 545792 123.486 64.6441 5642.24 1887.35 7718.06 7718.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1180 0.000256 1024 300 3330 62464 5.78374 3.76467 245.076 202.339 457.099 457.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 6.4e-05 512 245 345 262144 14.0731 6.70925 58.9763 208.922 288.873 289.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1440 0.000512 4096 460 5805 31168 6.61914 655.98 209.374 872.02 872.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.000256 512 210 225 57344 3.53146 1.70189 8.7008 52.402 66.492 66.6119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 670 6.4e-05 1024 150 510 217088 33.1712 13.484 147.042 417.66 611.548 611.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.001024 2048 200 300 17216 1.37171 9.83245 59.0582 70.3058 70.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000512 512 390 1590 35280 0.776992 0.876544 48.5512 26.2636 76.5546 76.6344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000512 4096 290 795 33912 6.61318 114.556 209.273 330.486 330.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1040 0.000128 2048 200 795 130752 22.5693 14.3794 289.131 418.938 745.155 745.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1720 3.2e-05 2048 430 4005 544896 123.845 64.5777 6551.3 1888.27 8628.34 8628.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1180 0.000256 1024 300 3330 62208 5.79062 3.76224 291.12 202.262 503.065 503.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 6.4e-05 512 245 345 262656 14.0677 6.71962 66.995 208.757 296.727 296.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1440 0.000512 4096 460 5805 31176 6.61683 778.945 209.459 995.069 995.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.000256 512 210 225 56448 3.53405 1.69386 9.70864 51.9692 67.0632 67.1988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 670 6.4e-05 1024 150 510 216576 33.2766 13.5022 165.508 417.322 629.79 629.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.001024 2048 200 300 17208 1.37069 11.18 59.898 72.493 72.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000512 512 390 1590 35200 0.772192 0.87648 47.6365 26.2945 75.6619 75.7453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000512 4096 290 795 33920 6.61498 111.991 209.553 328.203 328.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1040 0.000128 2048 200 795 130560 22.5744 14.4031 281.742 419.538 738.393 738.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1720 3.2e-05 2048 430 4005 545280 123.457 64.61 6405.72 1890.4 8484.53 8484.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1180 0.000256 1024 300 3330 62080 5.74269 3.74733 283.828 200.893 494.344 494.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 6.4e-05 512 245 345 263680 14.1031 6.72205 65.9285 209.818 296.757 296.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1440 0.000512 4096 460 5805 31200 6.62102 761.331 209.835 977.832 977.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.000256 512 210 225 56320 3.50883 1.68666 9.49392 51.7672 66.6148 66.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 670 6.4e-05 1024 150 510 217600 33.294 13.5182 162.42 419.452 628.87 629.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.001024 2048 200 300 17200 1.37107 10.9465 59.063 71.4225 71.4829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000512 512 390 1590 35136 0.77072 0.876224 50.5553 26.2352 78.5212 78.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000512 4096 290 795 33888 6.60333 119.353 209.541 335.542 335.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1040 0.000128 2048 200 795 130560 22.4768 14.3627 301.231 418.839 757.039 757.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1720 3.2e-05 2048 430 4005 543744 123.207 64.5356 6798.21 1889.03 8875.32 8875.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1180 0.000256 1024 300 3330 62208 5.74778 3.756 302.86 201.087 513.581 513.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 6.4e-05 512 245 345 261120 14.0187 6.68163 69.6547 208.443 298.98 299.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1440 0.000512 4096 460 5805 31104 6.61914 805.165 209.375 1021.2 1021.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.000256 512 210 225 56832 3.47341 1.68742 10.2662 51.7689 67.3511 67.4834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 670 6.4e-05 1024 150 510 215040 33.144 13.4385 171.332 421.222 639.322 639.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.001024 2048 200 300 17184 1.3704 11.6072 59.8319 72.8505 72.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000512 512 390 1590 35200 0.78304 0.876544 51.497 26.2503 79.493 79.5751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000512 4096 290 795 33900 6.6231 118.229 209.549 334.445 334.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1040 0.000128 2048 200 795 130400 22.6618 14.5556 297.951 419.152 754.451 754.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1720 3.2e-05 2048 430 4005 544000 123.884 64.8327 6740.66 1890.52 8820.24 8820.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1180 0.000256 1024 300 3330 61600 5.81875 3.76691 297.622 201.134 508.469 508.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 6.4e-05 512 245 345 259200 14.2033 6.7031 68.7348 208.549 298.377 298.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1440 0.000512 4096 460 5805 31100 6.60656 799.662 209.394 1015.71 1015.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.000256 512 210 225 56000 3.52803 1.6855 10.0744 55.0188 70.461 70.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 670 6.4e-05 1024 150 510 214400 33.3935 13.4881 169.548 416.896 633.512 633.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.001024 2048 200 300 17200 1.36611 11.5433 59.8882 72.8407 72.8986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000512 512 390 1590 34944 0.774144 0.87264 50.306 26.2026 78.2389 78.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000512 4096 290 795 33936 6.61779 119.202 209.605 335.47 335.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1040 0.000128 2048 200 795 129920 22.5961 14.3611 299.196 418.532 754.818 754.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1720 3.2e-05 2048 430 4005 544768 123.21 64.6056 6807.01 1884.68 8879.83 8880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1180 0.000256 1024 300 3330 61824 5.81251 3.77066 300.377 202.572 512.663 512.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 6.4e-05 512 245 345 261632 14.1656 6.72061 69.7707 209.306 300.144 300.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1440 0.000512 4096 460 5805 31136 6.61702 806.732 212.803 1026.2 1026.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.000256 512 210 225 55552 3.55558 1.6903 9.9465 51.9058 67.2517 67.3864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 670 6.4e-05 1024 150 510 215040 33.5227 13.5095 171.164 418.407 636.789 636.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.001024 2048 200 300 17136 1.36803 11.563 59.8508 72.8259 72.8824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000512 512 390 1590 35280 0.77824 0.8784 50.7064 26.2898 78.7352 78.8136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000512 4096 290 795 33840 6.61018 116.685 209.08 332.418 332.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1040 0.000128 2048 200 795 129600 22.5714 14.4298 292.284 417.407 746.826 746.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1720 3.2e-05 2048 430 4005 543360 124.263 64.8508 6683.89 1890.05 8763.39 8763.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1180 0.000256 1024 300 3330 62400 5.79821 3.76902 298.81 202.308 510.813 510.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 6.4e-05 512 245 345 261120 14.1549 6.71542 68.4141 208.732 298.199 298.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1440 0.000512 4096 460 5805 31080 6.61709 796.982 209.136 1012.78 1012.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.000256 512 210 225 55680 3.53789 1.68979 9.86829 51.7281 66.9768 67.1111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 670 6.4e-05 1024 150 510 215040 33.4111 13.5107 168.191 417.271 632.569 632.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.001024 2048 200 300 17160 1.3704 11.5356 59.8119 72.7597 72.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000512 512 390 1590 35072 0.78016 0.879456 47.8912 26.3278 75.9635 76.0375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000512 4096 290 795 33920 6.61901 112.35 209.646 328.658 328.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1040 0.000128 2048 200 795 130048 22.5101 14.3318 281.056 418.247 736.282 736.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1720 3.2e-05 2048 430 4005 544768 123.625 64.7631 6411.32 1890.56 8490.6 8490.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1180 0.000256 1024 300 3330 62464 5.77603 3.76464 286.181 202.439 498.29 498.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 6.4e-05 512 245 345 262144 14.0582 6.70662 65.7264 209 295.679 295.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1440 0.000512 4096 460 5805 31104 6.61536 764.152 209.404 980.221 980.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.000256 512 210 225 57344 3.53558 1.70557 9.7001 52.4433 67.5404 67.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 670 6.4e-05 1024 150 510 217088 33.148 13.4821 162.606 417.808 627.235 627.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.001024 2048 200 300 17152 1.36643 11.0039 59.9092 72.321 72.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000512 512 390 1590 34944 0.775584 0.875424 52.65 26.2731 80.6575 80.7378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000512 4096 290 795 33792 6.6048 131.039 209.225 346.913 346.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1040 0.000128 2048 200 795 129024 22.5211 14.3158 328.138 416.602 781.709 781.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1720 3.2e-05 2048 430 4005 543744 123.472 64.6317 7467.79 1887.46 9543.7 9543.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1180 0.000256 1024 300 3330 61440 5.7097 3.71731 329.615 200.084 539.258 539.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 6.4e-05 512 245 345 258048 13.9417 6.61869 76.0927 206.221 303.059 303.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1440 0.000512 4096 460 5805 30912 6.58813 882.525 208.639 1097.8 1097.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.000256 512 210 225 55296 3.55053 1.6832 11.1611 51.7791 68.3304 68.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 670 6.4e-05 1024 150 510 208896 33.3628 13.9856 183.309 412.25 643.099 643.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.001024 2048 200 300 17088 1.3697 12.8864 59.4287 73.7275 73.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000512 512 390 1590 35200 0.780416 0.876544 56.5543 26.3163 84.6119 84.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000512 4096 290 795 33800 6.61997 131.197 209.507 347.371 347.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1040 0.000128 2048 200 795 129600 22.5321 14.3667 330.323 417.184 784.538 784.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1720 3.2e-05 2048 430 4005 544000 123.907 64.6373 7522.37 1890.64 9601.9 9602.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1180 0.000256 1024 300 3330 60800 5.75549 3.72941 329.382 200.21 539.202 539.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 6.4e-05 512 245 345 256000 14.0945 6.63184 75.8367 206.416 303.167 303.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1440 0.000512 4096 460 5805 31000 6.60976 895.864 209.349 1111.87 1111.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.000256 512 210 225 54400 3.60189 1.68944 10.819 51.831 68.1003 68.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 670 6.4e-05 1024 150 510 211200 33.2331 13.3367 185.743 412.646 645.151 645.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.001024 2048 200 300 17000 1.36602 12.628 60.2589 74.2994 74.3562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000512 512 390 1590 34304 0.769152 0.869888 50.4676 26.0867 78.2789 78.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000512 4096 290 795 33792 6.61686 119.906 209.814 336.38 336.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1040 0.000128 2048 200 795 129024 22.6498 14.338 299.909 418.616 755.642 755.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1720 3.2e-05 2048 430 4005 540672 124.341 64.8376 6809.71 1892.71 8891.92 8892.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1180 0.000256 1024 300 3330 61440 5.83069 3.76832 300.454 202.683 512.866 512.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 6.4e-05 512 245 345 262144 14.0931 6.7072 70.7179 209.258 300.957 301.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1440 0.000512 4096 460 5805 30976 6.61862 813.373 209.565 1029.6 1029.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.000256 512 210 225 57344 3.55357 1.70666 10.5149 52.5678 68.5003 68.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 670 6.4e-05 1024 150 510 212992 33.6093 13.5364 171.142 418.357 636.829 636.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.001024 2048 200 300 16896 1.36176 11.7125 58.559 71.6766 71.7344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1900 0.000512 512 390 1600 35328 0.776128 0.879392 38.2249 26.2995 66.2647 66.3428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.000512 4096 290 800 33984 6.62992 89.3314 209.61 305.615 305.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1040 0.000128 2048 200 800 130304 22.662 14.4382 457.069 419.018 913.321 913.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1720 3.2e-05 2048 430 4020 545792 123.23 64.5592 5213.03 1887.17 7288.33 7288.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1180 0.000256 1024 300 3320 62720 5.78752 3.77491 232.156 202.647 444.501 444.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 6.4e-05 512 245 340 263168 14.0949 6.72154 58.6146 211.154 290.773 290.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1440 0.000512 4096 460 5820 31200 6.61763 623.405 209.482 839.551 839.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 890 0.000256 512 210 220 57856 3.50118 1.70189 13.0191 52.3754 70.7517 70.8801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 670 6.4e-05 1024 150 520 217088 33.3752 13.4944 241.546 419.008 707.614 707.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1260 0.001024 2048 200 300 17280 1.37357 16.4998 60.9566 78.8696 78.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.000512 512 390 1600 35280 0.776352 0.876576 43.068 26.3173 71.1216 71.2006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.000512 4096 290 800 33960 6.62118 100.571 209.698 316.932 316.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1040 0.000128 2048 200 800 130240 22.7535 14.3663 455.311 419.377 911.94 912.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1720 3.2e-05 2048 430 4020 545920 123.603 64.78 5875.81 1888.26 7952.79 7953.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1180 0.000256 1024 300 3320 62720 5.81251 3.78035 261.242 202.74 473.705 473.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 6.4e-05 512 245 340 263680 14.142 6.73677 59.2431 209.767 290.068 290.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1440 0.000512 4096 460 5820 31200 6.62323 697.972 211.504 916.144 916.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 890 0.000256 512 210 220 58240 3.52678 1.71226 14.3239 52.5904 72.3096 72.4386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 670 6.4e-05 1024 150 520 217600 33.379 13.5342 151.95 419.413 618.458 618.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.001024 2048 200 300 17240 1.37216 9.88026 59.0585 70.3543 70.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.000512 512 390 1600 35328 0.774624 0.878592 40.7596 26.3369 68.8346 68.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000512 4096 290 800 33936 6.62317 93.6949 209.609 309.969 310.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1040 0.000128 2048 200 800 129792 22.657 14.4364 403.093 418.704 859.021 859.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1720 3.2e-05 2048 430 4020 545280 123.505 64.6021 5465.98 1888.64 7543.05 7543.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1180 0.000256 1024 300 3320 62592 5.7887 3.77027 242.799 202.584 455.068 455.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 6.4e-05 512 245 340 262656 14.1144 6.72739 55.2599 209.43 285.71 285.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1440 0.000512 4096 460 5820 31200 6.62698 651.28 209.734 867.688 867.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.000256 512 210 220 57600 3.50304 1.69606 7.92931 52.251 65.5383 65.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 670 6.4e-05 1024 150 520 216576 33.3204 13.563 139.294 418.662 605.024 605.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.001024 2048 200 300 17232 1.37216 9.2255 60.1353 70.773 70.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000512 512 390 1600 35280 0.781216 0.87728 41.3793 26.3184 69.4397 69.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000512 4096 290 800 33936 6.61059 96.856 209.48 312.992 313.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1040 0.000128 2048 200 800 129920 22.7004 14.4452 248.672 418.389 704.347 704.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1720 3.2e-05 2048 430 4020 545664 123.677 64.6431 5540.74 1886.96 7616.39 7616.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1180 0.000256 1024 300 3320 62272 5.81392 3.77398 245.735 204.71 460.161 460.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 6.4e-05 512 245 340 263424 14.1128 6.72768 57.0883 209.259 287.374 287.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1440 0.000512 4096 460 5820 31192 6.6321 660.048 209.566 876.292 876.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.000256 512 210 220 58240 3.51421 1.70979 8.22205 52.4735 66.0775 66.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 670 6.4e-05 1024 150 520 216832 33.3673 13.5246 143.242 418.412 608.738 608.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.001024 2048 200 300 17248 1.37011 9.41533 59.0192 69.8477 69.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000512 512 390 1600 35200 0.776192 0.876544 39.3594 26.2817 67.3732 67.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000512 4096 290 800 33920 6.62118 97.7849 209.432 313.882 313.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1040 0.000128 2048 200 800 130048 22.6561 14.3383 250.774 419.087 706.987 707.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1720 3.2e-05 2048 430 4020 545792 123.29 64.4122 5451.9 1887.16 7527.09 7527.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1180 0.000256 1024 300 3320 62464 5.77453 3.75808 234.873 202.349 446.884 446.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 6.4e-05 512 245 340 262144 14.0627 6.70515 57.1106 210.959 289.024 289.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1440 0.000512 4096 460 5820 31168 6.6137 633.334 209.473 849.463 849.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.000256 512 210 220 57344 3.53059 1.70355 8.15341 52.3928 65.9364 66.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 670 6.4e-05 1024 150 520 215040 33.4207 13.8502 143.4 417.659 608.516 608.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.001024 2048 200 300 17216 1.37011 9.56826 59.0256 70.0054 70.0621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000512 512 390 1600 35136 0.777824 0.87712 51.8438 26.269 79.8491 79.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000512 4096 290 800 33912 6.61894 121.179 209.461 337.302 337.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1040 0.000128 2048 200 800 130176 22.6645 14.3652 306.207 419.005 762.371 762.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1720 3.2e-05 2048 430 4020 544896 123.827 64.5124 6880.57 1888.5 8957.74 8957.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1180 0.000256 1024 300 3320 62208 5.78682 3.77162 304.827 202.286 516.798 516.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 6.4e-05 512 245 340 262656 14.0688 6.71565 70.5803 208.781 300.331 300.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1440 0.000512 4096 460 5820 31176 6.63098 817.876 209.59 1034.14 1034.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.000256 512 210 220 57600 3.48611 1.69574 10.0887 51.9787 67.4067 67.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 670 6.4e-05 1024 150 520 214272 33.509 14.2914 174.913 417.382 640.277 640.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.001024 2048 200 300 17208 1.36909 11.7162 58.7841 71.9101 71.9686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.000512 512 390 1600 35136 0.772096 0.878944 36.9366 26.3335 65.0055 65.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000512 4096 290 800 33840 6.61914 84.6073 209.61 300.881 300.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1040 0.000128 2048 200 800 129024 22.6184 14.3506 211.594 417.936 666.633 666.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1720 3.2e-05 2048 430 4020 543744 124.186 64.5013 4773.89 1893.29 6856.21 6856.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1180 0.000256 1024 300 3320 61056 5.76294 3.73818 209.457 200.643 419.735 419.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 6.4e-05 512 245 340 258048 14.0763 8.08618 48.7548 207.431 278.53 278.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1440 0.000512 4096 460 5820 31104 6.62118 568.861 209.738 785.266 785.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.000256 512 210 220 55296 3.48915 1.67107 7.01046 51.2853 63.607 63.7397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 670 6.4e-05 1024 150 520 211968 33.2853 13.3919 121.038 414.676 582.577 582.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.001024 2048 200 300 17136 1.37072 8.34272 59.6373 69.3927 69.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000512 512 390 1600 35200 0.772032 0.878592 51.527 26.2938 79.5556 79.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000512 4096 290 800 33920 6.61709 116.089 209.713 332.461 332.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1040 0.000128 2048 200 800 129920 22.6907 14.4107 292.366 419.527 749.125 749.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1720 3.2e-05 2048 430 4020 545280 123.471 64.545 6642.44 1892.41 8723.2 8723.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1180 0.000256 1024 300 3320 62080 5.74893 3.7417 292.99 200.9 503.506 503.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 6.4e-05 512 245 340 263680 14.0964 7.42186 68.2463 209.827 299.776 299.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1440 0.000512 4096 460 5820 31120 6.6089 789.507 209.502 1005.66 1005.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.000256 512 210 220 56320 3.50518 1.68902 9.41549 51.7658 66.5275 66.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 670 6.4e-05 1024 150 520 217600 33.267 13.5179 170.515 419.449 636.934 637.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.001024 2048 200 300 17200 1.36973 11.3243 59.0162 71.7527 71.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000512 512 390 1600 34880 0.772416 0.876768 35.5153 26.2345 63.4836 63.5598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000512 4096 290 800 33760 6.60685 81.586 209.25 297.488 297.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1040 0.000128 2048 200 800 128000 22.5788 14.5367 201.871 416.225 655.345 655.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1720 3.2e-05 2048 430 4020 545280 123.22 64.5939 4634 1890.45 6712.6 6712.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1180 0.000256 1024 300 3320 61440 5.69379 3.7193 204.142 200.156 413.845 413.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 6.4e-05 512 245 340 261120 14.231 6.71814 47.8029 211.064 279.998 280.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1440 0.000512 4096 460 5820 31040 6.61299 551.265 209.465 767.388 767.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.000256 512 210 220 56320 3.50566 1.68656 6.79949 51.8083 63.9594 64.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 670 6.4e-05 1024 150 520 215040 33.4914 13.498 118.983 419.468 585.625 585.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.001024 2048 200 300 17120 1.36858 8.00192 59.001 68.416 68.4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000512 512 390 1600 35136 0.772096 0.876544 47.355 26.2341 75.3209 75.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000512 4096 290 800 33888 6.62118 109.186 209.609 325.459 325.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1040 0.000128 2048 200 800 129792 22.5953 14.4346 275.188 418.827 731.177 731.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1720 3.2e-05 2048 430 4020 543744 123.507 64.3564 6230.88 1888.91 8308 8308.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1180 0.000256 1024 300 3320 62208 5.74378 3.75805 276.292 201.095 487.018 487.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 6.4e-05 512 245 340 261120 14.027 6.68262 63.264 208.43 292.59 292.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1440 0.000512 4096 460 5820 31104 6.60685 742.857 209.475 958.993 959.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.000256 512 210 220 56832 3.48128 1.68448 9.03222 51.7733 66.1252 66.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 670 6.4e-05 1024 150 520 215040 33.1299 13.4392 158.109 416.669 621.529 621.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.001024 2048 200 300 17184 1.36947 10.6067 59.8304 71.8496 71.9053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000512 512 390 1600 34944 0.776864 0.880832 33.5116 26.2796 61.533 61.6101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000512 4096 290 800 33792 6.61683 78.4138 209.431 294.506 294.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1040 0.000128 2048 200 800 129024 22.5243 14.3745 195.833 416.689 649.549 649.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1720 3.2e-05 2048 430 4020 543744 123.607 64.2431 4438.19 1887.83 6514.21 6514.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1180 0.000256 1024 300 3320 61440 5.70397 3.72301 195.777 200.122 405.459 405.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 6.4e-05 512 245 340 258048 13.9343 6.6136 45.1972 206.26 272.192 272.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1440 0.000512 4096 460 5820 30912 6.58851 525.587 208.783 741.004 741.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.000256 512 210 220 55296 3.55178 1.6823 6.4855 51.789 63.6707 63.8013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 670 6.4e-05 1024 150 520 208896 33.3549 13.3266 110.767 412.681 570.315 570.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.001024 2048 200 300 17088 1.36666 7.67181 59.4387 68.52 68.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000512 512 390 1600 35000 0.780288 0.872448 48.3876 26.2301 76.352 76.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000512 4096 290 800 33900 6.61914 113.952 209.518 330.133 330.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1040 0.000128 2048 200 800 129600 22.7573 14.3729 286.885 418.752 742.897 743.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1720 3.2e-05 2048 430 4020 544000 124.167 64.6458 6489.05 1888.72 8566.91 8567.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1180 0.000256 1024 300 3320 61600 5.81152 3.76218 284.534 201.049 495.289 495.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 6.4e-05 512 245 340 259200 14.2232 6.70323 65.6562 208.343 295.111 295.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1440 0.000512 4096 460 5820 31100 6.60842 773.253 209.313 989.218 989.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.000256 512 210 220 56000 3.53386 1.68915 9.36365 51.7274 66.4688 66.6023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 670 6.4e-05 1024 150 520 214400 33.4058 13.4872 165.212 420 632.293 632.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.001024 2048 200 300 17200 1.36838 11.0967 58.7912 71.2986 71.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000512 512 390 1600 34800 0.7784 0.874496 34.4564 26.2967 62.4928 62.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000512 4096 290 800 33800 6.61914 80.6932 209.52 296.876 296.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1040 0.000128 2048 200 800 128000 22.7716 14.3508 200.523 416.879 654.655 654.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1720 3.2e-05 2048 430 4020 544000 124.071 64.5265 4560.91 1889.23 6639.07 6639.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1180 0.000256 1024 300 3320 60800 5.75667 3.7288 198.961 200.127 408.706 408.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 6.4e-05 512 245 340 256000 14.0978 6.62813 46.1182 206.266 273.292 273.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1440 0.000512 4096 460 5820 31000 6.61094 541.507 209.538 757.7 757.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.000256 512 210 220 54400 3.59866 1.68896 6.42806 51.7971 63.669 63.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 670 6.4e-05 1024 150 520 211200 33.2596 13.3509 115.283 412.343 574.419 574.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.001024 2048 200 300 17000 1.36221 7.81558 59.2261 68.4476 68.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000512 512 390 1600 34944 0.772 0.874112 60.7559 26.2043 88.6886 88.7678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000512 4096 290 800 33824 6.61709 145.813 209.238 361.712 361.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1040 0.000128 2048 200 800 129920 22.5913 14.3635 369.232 418.557 824.878 824.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1720 3.2e-05 2048 430 4020 544768 122.888 64.5513 8252.14 1884.79 10324.7 10325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1180 0.000256 1024 300 3320 61824 5.81498 3.76832 363.521 202.583 575.819 575.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 6.4e-05 512 245 340 261632 14.1602 6.72048 84.9382 209.307 315.307 315.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1440 0.000512 4096 460 5820 31136 6.62528 981.161 209.576 1197.41 1197.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.000256 512 210 220 57344 3.48304 1.69059 12.2371 51.913 69.4783 69.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 670 6.4e-05 1024 150 520 215040 33.519 13.5108 210.86 418.432 676.509 676.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.001024 2048 200 300 17136 1.36733 13.9878 58.8078 74.2038 74.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000512 512 390 1600 34496 0.77008 0.872448 38.9964 26.1542 66.8719 66.9502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.000512 4096 290 800 33600 6.57834 94.0715 208.772 309.468 309.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1040 0.000128 2048 200 800 129024 22.6939 14.3304 237.201 419.226 693.58 693.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1720 3.2e-05 2048 430 4020 544768 122.96 64.1603 5394.47 1887.02 7468.95 7469.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1180 0.000256 1024 300 3320 60928 5.75088 3.73507 236.446 200.584 446.648 446.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 6.4e-05 512 245 340 258048 14.0389 6.63347 55.6929 207.166 283.712 283.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1440 0.000512 4096 460 5820 30912 6.60275 645.602 209.154 861.404 861.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.000256 512 210 220 53760 3.49693 1.65571 7.72355 50.8264 63.8566 63.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 670 6.4e-05 1024 150 520 207872 33.6299 14.2695 134.639 416.415 599.137 599.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.001024 2048 200 300 17024 1.36362 9.23389 59.5175 70.1577 70.2175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000512 512 390 1600 35040 0.780288 0.878592 59.1944 26.2991 87.2373 87.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000512 4096 290 800 33840 6.61504 139.557 209.346 355.56 355.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1040 0.000128 2048 200 800 129600 22.5753 14.3637 351.571 417.59 806.226 806.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1720 3.2e-05 2048 430 4020 545280 123.37 64.5752 7921.22 1885.71 9995.21 9995.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1180 0.000256 1024 300 3320 62400 5.79146 3.77264 352.493 202.353 564.542 564.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 6.4e-05 512 245 340 261120 14.1666 6.7161 81.498 208.821 311.388 311.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1440 0.000512 4096 460 5820 31080 6.61114 943.355 209.339 1159.35 1159.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.000256 512 210 220 55680 3.54122 1.68867 11.436 51.7504 68.5716 68.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 670 6.4e-05 1024 150 520 215040 33.4397 13.656 202.106 417.448 666.835 666.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.001024 2048 200 300 17160 1.36806 13.4756 59.8302 74.7164 74.7735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000512 512 390 1600 34560 0.768448 0.866432 39.7954 26.0686 67.5823 67.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000512 4096 290 800 33600 6.57306 94.7054 208.787 310.112 310.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1040 0.000128 2048 200 800 128640 22.6926 14.3475 236.698 418.1 691.97 692.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1720 3.2e-05 2048 430 4020 541440 123.861 64.4076 5324.44 1887.19 7400.24 7400.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1180 0.000256 1024 300 3320 61440 5.71437 3.72928 235.321 200.259 445.157 445.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 6.4e-05 512 245 340 253440 14.1681 6.62563 53.671 206.416 281.065 281.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1440 0.000512 4096 460 5820 30960 6.61773 637.392 209.429 853.486 853.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.000256 512 210 220 53760 3.61898 1.68746 7.65114 51.8545 64.9712 65.1077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 670 6.4e-05 1024 150 520 207360 33.589 13.3366 132.752 412.66 592.521 592.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.001024 2048 200 300 17040 1.37011 9.27232 58.4184 69.1036 69.1614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000512 512 390 1600 35072 0.7784 0.88032 57.6023 26.3148 85.6596 85.7375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000512 4096 290 800 33792 6.61094 134.878 209.035 350.568 350.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1040 0.000128 2048 200 800 129024 22.6449 14.3306 339.345 417.786 794.238 794.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1720 3.2e-05 2048 430 4020 544768 123.565 64.4081 7696.02 1889.75 9774.06 9774.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1180 0.000256 1024 300 3320 62464 5.7736 3.76422 342.173 202.417 554.257 554.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 6.4e-05 512 245 340 262144 14.0592 6.70746 79.6035 208.907 309.465 309.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1440 0.000512 4096 460 5820 31104 6.62298 919.245 209.419 1135.33 1135.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.000256 512 210 220 57344 3.53955 1.70598 11.4768 52.4209 69.2979 69.4333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 670 6.4e-05 1024 150 520 212992 33.603 13.4871 194.464 417.688 659.43 659.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.001024 2048 200 300 17152 1.3687 13.1424 58.8379 73.3939 73.4514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000512 512 390 1600 34304 0.770016 0.871904 38.3593 26.0837 66.1684 66.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.000512 4096 290 800 33536 6.56362 91.2282 208.556 306.393 306.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1040 0.000128 2048 200 800 129024 22.6573 14.3559 230.025 418.524 685.692 685.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1720 3.2e-05 2048 430 4020 540672 124.268 64.6746 5124.37 1892.46 7206.1 7206.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1180 0.000256 1024 300 3320 61440 5.83651 3.76819 226.443 202.679 438.853 438.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 6.4e-05 512 245 340 262144 14.0804 6.70906 53.7159 209.199 283.89 284.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1440 0.000512 4096 460 5820 30976 6.62214 616.834 209.621 833.121 833.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.000256 512 210 220 57344 3.54979 1.70813 7.87802 52.5584 65.8495 65.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 670 6.4e-05 1024 150 520 212992 33.61 13.4885 131.41 418.208 596.906 597.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.001024 2048 200 300 16896 1.3641 8.89834 59.5979 69.9027 69.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000512 512 390 1600 34944 0.776192 0.877248 50.9501 26.275 78.9623 79.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000512 4096 290 800 33792 6.61757 118.17 209.381 334.214 334.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1040 0.000128 2048 200 800 129024 22.5345 14.3258 296.138 416.59 749.721 749.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1720 3.2e-05 2048 430 4020 543744 123.666 64.1965 6725.6 1887.41 8801.22 8801.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1180 0.000256 1024 300 3320 61440 5.70458 3.72326 293.901 200.099 503.563 503.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 6.4e-05 512 245 340 258048 13.9433 9.13949 68.0503 206.216 297.534 297.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1440 0.000512 4096 460 5820 30912 6.59456 801.087 208.736 1016.46 1016.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.000256 512 210 220 55296 3.5504 1.68416 9.71946 51.7758 66.8827 67.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 670 6.4e-05 1024 150 520 208896 33.3652 13.3209 166.221 412.243 625.34 625.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.001024 2048 200 300 17088 1.36806 11.4266 58.3771 71.2144 71.2724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000512 512 390 1600 34560 0.775488 0.877024 35.2702 26.1741 63.1777 63.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000512 4096 290 800 33408 6.55872 82.9945 208.585 298.181 298.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1040 0.000128 2048 200 800 125952 22.5815 14.3312 204.212 413.426 654.679 654.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1720 3.2e-05 2048 430 4020 540672 123.232 63.8466 4682.43 1882.22 6752.07 6752.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1180 0.000256 1024 300 3320 61440 5.72826 3.72803 207.878 200.448 417.915 418.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 6.4e-05 512 245 340 258048 13.9406 6.62352 48.2766 206.561 275.588 275.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1440 0.000512 4096 460 5820 30720 6.58685 554.96 208.97 770.56 770.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.000256 512 210 220 49152 3.57677 1.62454 6.2784 49.902 61.5336 61.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 670 6.4e-05 1024 150 520 208896 33.411 13.3253 117.418 416.024 580.371 580.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.001024 2048 200 300 16896 1.37034 8.01792 58.4318 67.8648 67.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000512 512 390 1600 34800 0.77824 0.876544 53.2009 26.3186 81.2596 81.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000512 4096 290 800 33800 6.61277 122.729 209.712 339.1 339.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1040 0.000128 2048 200 800 128000 22.7654 14.379 305.676 417.28 760.225 760.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1720 3.2e-05 2048 430 4020 544000 124.036 64.5704 6939.47 1891.22 9019.63 9019.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1180 0.000256 1024 300 3320 60800 5.7593 3.7288 304.314 200.232 514.159 514.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 6.4e-05 512 245 340 256000 14.086 6.62982 69.9241 206.459 297.28 297.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1440 0.000512 4096 460 5820 31000 6.61546 828.181 209.504 1044.35 1044.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.000256 512 210 220 54400 3.60083 1.68934 9.63027 51.8436 66.9186 67.0474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 670 6.4e-05 1024 150 520 211200 33.2549 13.3463 174.752 412.749 634.287 634.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.001024 2048 200 300 17000 1.36224 11.8163 59.2735 72.4925 72.5504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000512 512 390 1600 34400 0.770496 0.8704 38.5998 26.1599 66.4797 66.5566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000512 4096 290 800 33600 6.62131 86.4128 209.517 302.594 302.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1040 0.000128 2048 200 800 124800 22.7078 14.2807 211.613 413.121 661.851 661.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1720 3.2e-05 2048 430 4020 537600 124.749 64.5057 4965.71 1890.32 7045.62 7045.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1180 0.000256 1024 300 3320 60800 5.76502 3.73318 220.653 200.386 430.664 430.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 6.4e-05 512 245 340 256000 14.0745 6.63478 50.1214 206.406 277.416 277.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1440 0.000512 4096 460 5820 30800 6.60992 595.124 209.301 811.083 811.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.000256 512 210 220 51200 3.72467 1.69136 6.81386 51.9275 64.3146 64.4495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 670 6.4e-05 1024 150 520 204800 33.8859 13.7969 121.142 412.612 581.622 581.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.001024 2048 200 300 16800 1.3679 8.69606 58.1789 68.285 68.3416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1900 0.000512 512 390 1608 35328 0.775904 0.877984 38.5107 26.3294 66.5785 66.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.000512 4096 290 816 33888 6.61043 90.0909 209.812 306.557 306.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1040 0.000128 2048 200 816 131072 22.5407 14.3748 432.444 419.355 888.849 888.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1720 3.2e-05 2048 430 4008 545280 123.502 64.8874 5159.6 1889.98 7238.31 7238.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1180 0.000256 1024 300 3336 62464 5.79392 3.7719 229.578 202.721 442.004 442.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 6.4e-05 512 245 336 263168 14.0974 6.71507 58.3848 209.763 289.146 289.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1440 0.000512 4096 460 5808 31232 6.62323 616.012 209.735 832.419 832.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 890 0.000256 512 210 216 55808 3.58499 1.70323 11.7471 52.4175 69.6053 69.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 670 6.4e-05 1024 150 504 215040 33.5707 13.4949 216.404 419.344 683.004 683.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1260 0.001024 2048 200 312 17184 1.3689 15.9632 60.0986 77.4737 77.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.000512 512 390 1608 35280 0.778464 0.878112 40.6746 26.3147 68.7292 68.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.000512 4096 290 816 33880 6.61584 95.1685 209.785 311.612 311.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1040 0.000128 2048 200 816 130880 22.6711 14.3729 411.199 419.335 867.718 867.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1720 3.2e-05 2048 430 4008 545280 123.934 64.811 5455.76 1889.9 7534.75 7535.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1180 0.000256 1024 300 3336 62400 5.82253 3.7825 243.015 202.723 455.476 455.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 6.4e-05 512 245 336 263680 14.1318 6.72768 55.142 209.739 285.929 286.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1440 0.000512 4096 460 5808 31200 6.61222 647.94 209.582 864.18 864.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.000256 512 210 216 55680 3.63603 1.71008 12.1005 52.5868 70.1877 70.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 670 6.4e-05 1024 150 504 215040 33.6602 13.5252 136.004 421.79 605.165 605.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.001024 2048 200 312 17160 1.37152 9.58899 61.2663 72.2692 72.3251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.000512 512 390 1608 35328 0.776192 0.88 40.3223 26.3116 68.3719 68.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000512 4096 290 816 33840 6.61094 95.2163 209.464 311.334 311.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1040 0.000128 2048 200 816 130560 22.5487 14.4448 418.089 418.359 873.572 873.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1720 3.2e-05 2048 430 4008 545280 123.447 64.8081 5374.46 1887.1 7450.13 7450.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1180 0.000256 1024 300 3336 62208 5.79709 3.76627 239.004 202.482 451.176 451.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 6.4e-05 512 245 336 262656 14.1194 6.72154 54.771 209.253 285.048 285.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1440 0.000512 4096 460 5808 31200 6.62541 637.88 209.477 854.028 854.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.000256 512 210 216 55296 3.59779 1.69779 7.82195 52.2132 65.4825 65.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 670 6.4e-05 1024 150 504 213504 33.6677 13.5147 133.303 418.319 598.992 599.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.001024 2048 200 312 17136 1.37133 9.4761 60.0494 70.938 70.9958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.000512 512 390 1608 35136 0.772128 0.874496 26.8497 26.2361 54.8166 54.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.000512 4096 290 816 33792 6.61507 61.7083 209.643 278.009 278.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1040 0.000128 2048 200 816 130560 22.5229 14.4445 393.711 418.837 849.644 849.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1720 3.2e-05 2048 430 4008 543744 123.255 64.7811 3452.87 1888.92 5530.14 5530.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1180 0.000256 1024 300 3336 61440 5.78022 3.76256 152.674 201.069 363.416 363.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 6.4e-05 512 245 336 261120 14.0217 6.6849 35.106 209.756 265.75 265.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1440 0.000512 4096 460 5808 31104 6.61386 409.33 209.4 625.389 625.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 890 0.000256 512 210 216 53760 3.60118 1.6855 11.2678 51.7689 68.4746 68.6039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 670 6.4e-05 1024 150 504 211968 33.4614 13.4424 86.3582 416.69 550.134 550.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.001024 2048 200 312 17088 1.3633 6.18496 58.5748 66.1672 66.2243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000512 512 390 1608 35280 0.780288 0.876736 46.0345 26.3191 74.0932 74.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000512 4096 290 816 33824 6.6129 111.315 209.419 327.391 327.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1040 0.000128 2048 200 816 130816 22.582 14.446 281.223 418.38 736.766 736.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1720 3.2e-05 2048 430 4008 544768 123.891 64.7062 6212.21 1889.17 8290.31 8290.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1180 0.000256 1024 300 3336 62272 5.8015 3.77414 275.394 202.487 487.586 487.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 6.4e-05 512 245 336 261632 14.1967 6.7248 63.5482 209.258 293.912 294.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1440 0.000512 4096 460 5808 31192 6.62026 739.195 209.471 955.332 955.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.000256 512 210 216 55552 3.63402 1.70803 9.21747 52.6578 67.3746 67.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 670 6.4e-05 1024 150 504 213248 33.753 13.525 154.065 418.327 619.855 620.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.001024 2048 200 312 17136 1.37197 10.9911 58.89 71.2954 71.3523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.000512 512 390 1608 34944 0.774144 0.876544 30.1727 26.2082 58.1108 58.1893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000512 4096 290 816 33712 6.60586 70.5264 209.117 286.293 286.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1040 0.000128 2048 200 816 130816 22.5184 14.5021 468.937 418.53 924.621 924.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1720 3.2e-05 2048 430 4008 542976 123.853 64.4921 3903.68 1889.5 5981.86 5982.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1180 0.000256 1024 300 3336 61824 5.81616 3.77226 173.207 202.559 385.484 385.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 6.4e-05 512 245 336 261632 14.16 6.72358 40.3307 209.289 270.688 270.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1440 0.000512 4096 460 5808 31136 6.62349 463.881 209.471 680.02 680.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.000256 512 210 216 53760 3.62646 1.69062 5.76931 51.9067 63.1483 63.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 670 6.4e-05 1024 150 504 211456 33.8831 13.5094 97.684 418.399 563.653 563.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.001024 2048 200 312 17024 1.36125 7.10653 59.5211 68.0317 68.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000512 512 390 1608 35200 0.774336 0.878592 43.5872 26.2815 71.6022 71.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000512 4096 290 816 33856 6.6231 108.106 209.637 324.409 324.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1040 0.000128 2048 200 816 131072 22.5078 14.3421 273.988 419.093 730.056 730.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1720 3.2e-05 2048 430 4008 544768 123.64 64.6191 5837.22 1889.93 7915.74 7915.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1180 0.000256 1024 300 3336 61952 5.79379 3.76218 250.766 202.334 462.785 462.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 6.4e-05 512 245 336 262144 14.0554 6.70845 61.623 208.92 291.49 291.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1440 0.000512 4096 460 5808 31168 6.62304 678.175 209.388 894.229 894.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.000256 512 210 216 55296 3.62138 1.70358 8.76749 52.3945 66.6423 66.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 670 6.4e-05 1024 150 504 212992 33.5975 13.4875 150.336 417.654 615.257 615.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.001024 2048 200 312 17152 1.37011 10.744 59.9675 72.1254 72.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.000512 512 390 1608 35072 0.779776 0.880448 27.6866 26.3255 55.7541 55.8306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000512 4096 290 816 33792 6.61834 72.2939 209.654 288.61 288.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1040 0.000128 2048 200 816 130048 22.4889 14.3379 182.379 417.913 637.247 637.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1720 3.2e-05 2048 430 4008 544768 123.551 64.651 3788.42 1890.38 5867.33 5867.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1180 0.000256 1024 300 3336 61440 5.82326 3.76368 161.242 202.418 373.376 373.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 6.4e-05 512 245 336 262144 14.0787 6.71139 41.278 208.977 271.232 271.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1440 0.000512 4096 460 5808 31104 6.62336 431.338 209.434 647.437 647.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.000256 512 210 216 55296 3.63037 1.70784 6.0319 52.4417 63.9646 64.0941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 670 6.4e-05 1024 150 504 212992 33.6094 13.4818 100.645 417.882 565.806 565.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.001024 2048 200 312 17024 1.36013 7.19216 60.5799 69.1757 69.2351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000512 512 390 1608 35136 0.779328 0.882272 49.7131 26.2637 77.7236 77.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000512 4096 290 816 33840 6.61846 117.901 209.588 334.153 334.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1040 0.000128 2048 200 816 130752 22.563 14.4056 296.255 418.936 752.292 752.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1720 3.2e-05 2048 430 4008 544896 123.76 64.6348 6601.24 1888.36 8678.35 8678.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1180 0.000256 1024 300 3336 62208 5.78874 3.76832 293.24 202.258 505.185 505.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 6.4e-05 512 245 336 260352 14.2014 6.71539 66.8299 209.111 297.035 297.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1440 0.000512 4096 460 5808 31176 6.63059 783.352 209.476 999.505 999.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.000256 512 210 216 54144 3.62557 1.69341 9.3935 51.9676 66.8384 66.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 670 6.4e-05 1024 150 504 211968 33.766 13.6695 162.836 417.312 627.773 627.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.001024 2048 200 312 17136 1.37085 11.6792 58.8226 71.9156 71.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000512 512 390 1608 35136 0.773856 0.878912 35.9004 26.3367 63.9729 64.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000512 4096 290 816 33696 6.61098 82.679 209.405 298.742 298.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1040 0.000128 2048 200 816 130176 22.4829 14.379 206.387 417.989 661.373 661.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1720 3.2e-05 2048 430 4008 543744 123.919 64.6455 4611.86 1893.51 6694.27 6694.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1180 0.000256 1024 300 3336 61056 5.76416 3.73747 202.966 200.642 413.243 413.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 6.4e-05 512 245 336 258048 14.0856 6.65805 46.8357 207.458 275.223 275.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1440 0.000512 4096 460 5808 31104 6.62528 550.889 209.684 767.245 767.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.000256 512 210 216 52992 3.58288 1.6736 6.59645 51.2922 63.3025 63.4327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 670 6.4e-05 1024 150 504 207360 33.8108 13.3775 112.111 416.5 575.988 576.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.001024 2048 200 312 16992 1.36442 8.24042 58.4422 68.0896 68.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000512 512 390 1608 35200 0.773664 0.876544 47.8954 26.2925 75.9218 76.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000512 4096 290 816 33840 6.61178 111.665 209.827 328.148 328.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1040 0.000128 2048 200 816 130560 22.583 14.3515 278.858 419.523 735.451 735.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1720 3.2e-05 2048 430 4008 545280 123.453 64.5111 6280.55 1890.37 8359.22 8359.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1180 0.000256 1024 300 3336 61440 5.76867 3.74054 275.884 200.89 486.415 486.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 6.4e-05 512 245 336 263680 14.0879 6.72109 64.3596 209.818 295.168 295.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1440 0.000512 4096 460 5808 31120 6.60848 745.716 209.416 961.787 961.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.000256 512 210 216 53760 3.60733 1.68611 8.86957 51.7615 66.0795 66.2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 670 6.4e-05 1024 150 504 215040 33.5686 13.5619 156.408 419.5 623.221 623.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.001024 2048 200 312 17120 1.37104 11.0182 59.0409 71.4711 71.5286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000512 512 390 1608 34880 0.770848 0.8768 33.8748 26.2101 61.8168 61.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000512 4096 290 816 33760 6.61914 80.4903 209.607 296.76 296.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1040 0.000128 2048 200 816 129280 22.3852 14.3256 198.921 415.859 651.618 651.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1720 3.2e-05 2048 430 4008 545280 123.236 64.3446 4484.36 1889.04 6561.32 6561.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1180 0.000256 1024 300 3336 60160 5.76205 3.7199 194.027 200.057 403.694 403.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 6.4e-05 512 245 336 261120 14.2357 6.71165 46.0206 209.639 276.789 276.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1440 0.000512 4096 460 5808 31040 6.60858 531.721 209.183 747.56 747.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.000256 512 210 216 53760 3.61133 1.68141 6.51994 51.7634 63.7301 63.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 670 6.4e-05 1024 150 504 215040 33.5064 13.5046 112.943 419.099 579.235 579.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.001024 2048 200 312 16960 1.36349 8.03552 60.8686 70.3096 70.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000512 512 390 1608 35136 0.774144 0.877888 59.1053 26.2332 87.0741 87.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000512 4096 290 816 33792 6.61203 144.039 209.664 360.359 360.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1040 0.000128 2048 200 816 130560 22.4724 14.3346 362.112 418.794 817.846 817.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1720 3.2e-05 2048 430 4008 543744 123.257 64.373 7996.29 1888.74 10073 10073.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1180 0.000256 1024 300 3336 61440 5.78384 3.75523 351.689 201.066 562.425 562.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 6.4e-05 512 245 336 261120 14.0198 6.68058 81.8023 208.41 311.099 311.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1440 0.000512 4096 460 5808 31104 6.62035 946.282 209.373 1162.32 1162.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.000256 512 210 216 53760 3.6024 1.68464 11.5023 51.7635 68.7051 68.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 670 6.4e-05 1024 150 504 211968 33.4525 14.0145 198.457 416.626 662.737 662.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.001024 2048 200 312 17088 1.36499 14.3337 58.7585 74.5003 74.5573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000512 512 390 1608 34944 0.778592 0.881184 38.2191 26.2974 66.2578 66.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000512 4096 290 816 33600 6.59789 90.8084 209.099 306.548 306.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1040 0.000128 2048 200 816 129024 22.5277 14.3302 227.07 416.979 681.04 681.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1720 3.2e-05 2048 430 4008 543744 123.414 64.4526 5116.07 1889.18 7193.43 7193.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1180 0.000256 1024 300 3336 59904 5.77968 3.72326 222.697 200.19 432.518 432.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 6.4e-05 512 245 336 258048 13.9499 6.62118 53.1099 206.407 280.268 280.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1440 0.000512 4096 460 5808 30912 6.59251 611.297 208.845 826.778 826.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.000256 512 210 216 52224 3.67379 1.6855 7.30038 51.828 64.6395 64.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 670 6.4e-05 1024 150 504 208896 33.3745 13.3178 126.265 412.623 585.765 585.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.001024 2048 200 312 16896 1.36157 9.00301 58.1539 68.5602 68.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000512 512 390 1608 35000 0.782336 0.874496 58.9696 26.2226 86.9316 87.0117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000512 4096 290 816 33800 6.62688 141.434 209.482 357.588 357.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1040 0.000128 2048 200 816 130400 22.6644 14.3728 355.227 418.678 811.076 811.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1720 3.2e-05 2048 430 4008 544000 123.854 64.689 7866.43 1888.67 9943.99 9944.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1180 0.000256 1024 300 3336 61600 5.81856 3.76765 348.298 204.774 562.789 562.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 6.4e-05 512 245 336 259200 14.2115 6.7055 80.4346 208.301 309.837 309.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1440 0.000512 4096 460 5808 31100 6.61504 937.857 209.179 1153.7 1153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.000256 512 210 216 54400 3.59459 1.69165 11.4053 51.7181 68.5665 68.7002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 670 6.4e-05 1024 150 504 211200 33.7689 13.489 194.216 416.433 658.088 658.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.001024 2048 200 312 17100 1.36778 13.8547 58.7505 74.0169 74.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000512 512 390 1608 34800 0.780224 0.877824 39.9157 26.3289 67.9882 68.0646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000512 4096 290 816 33600 6.59258 95.8411 209.192 311.671 311.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1040 0.000128 2048 200 816 129600 22.5587 14.3626 240.177 417.277 694.507 694.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1720 3.2e-05 2048 430 4008 544000 123.927 64.554 5332.25 1891.08 7412.15 7412.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1180 0.000256 1024 300 3336 60800 5.76384 3.72531 232.866 200.216 442.701 442.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 6.4e-05 512 245 336 256000 14.0929 6.63782 53.9488 206.464 281.327 281.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1440 0.000512 4096 460 5808 31000 6.61126 634.325 209.421 850.402 850.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.000256 512 210 216 54400 3.60861 1.6896 7.85808 51.846 65.1554 65.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 670 6.4e-05 1024 150 504 204800 33.9263 13.3504 128.215 412.748 588.427 588.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.001024 2048 200 312 17000 1.37014 9.7383 58.4622 69.6144 69.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000512 512 390 1608 34944 0.772928 0.874496 56.2261 26.1978 84.1551 84.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000512 4096 290 816 33712 6.6089 138.225 209.088 353.966 354.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1040 0.000128 2048 200 816 130816 22.4939 14.3572 349.502 418.481 804.966 805.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1720 3.2e-05 2048 430 4008 542976 123.891 64.5594 7730.25 1889.32 9808.37 9808.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1180 0.000256 1024 300 3336 61824 5.82163 3.77274 342.089 202.559 554.368 554.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 6.4e-05 512 245 336 261632 14.1683 6.72323 79.3473 209.273 309.697 309.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1440 0.000512 4096 460 5808 31136 6.61594 921.684 209.453 1137.8 1137.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.000256 512 210 216 53760 3.63267 1.69085 11.1799 51.9027 68.5545 68.6916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 670 6.4e-05 1024 150 504 211456 33.9073 13.5163 191.693 420.072 659.372 659.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.001024 2048 200 312 17024 1.36192 13.7756 58.7346 73.9138 73.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000512 512 390 1608 34496 0.771552 0.870816 37.3352 26.1533 65.2163 65.2944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000512 4096 290 816 33600 6.60781 91.6173 209.323 307.591 307.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1040 0.000128 2048 200 816 130816 22.4751 14.4047 231.41 419.238 687.659 687.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1720 3.2e-05 2048 430 4008 541184 124.565 64.8661 5071.51 1896.93 7158.19 7158.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1180 0.000256 1024 300 3336 60928 5.75914 3.73091 223.622 200.574 433.813 433.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 6.4e-05 512 245 336 258048 14.0309 6.63757 52.0556 207.17 280.079 280.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1440 0.000512 4096 460 5808 30912 6.60605 602.898 209.074 818.624 818.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.000256 512 210 216 50176 3.63206 1.65459 7.0704 50.8303 63.342 63.4751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 670 6.4e-05 1024 150 504 207872 33.6245 13.3471 124.904 414.154 586.214 586.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.001024 2048 200 312 16800 1.35891 9.12726 58.1092 68.6378 68.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000512 512 390 1608 35040 0.778432 0.875008 53.1071 26.3231 81.1676 81.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000512 4096 290 816 33720 6.60864 133.868 209.408 349.932 349.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1040 0.000128 2048 200 816 129600 22.583 14.3751 335.18 417.946 790.218 790.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1720 3.2e-05 2048 430 4008 543360 124.348 64.8367 7479.97 1892.44 9561.94 9562.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1180 0.000256 1024 300 3336 61440 5.83373 3.7737 329.208 202.419 541.369 541.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 6.4e-05 512 245 336 261120 14.1644 6.71658 76.9956 208.993 307.058 307.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1440 0.000512 4096 460 5808 31080 6.61933 887.116 209.424 1103.21 1103.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.000256 512 210 216 53760 3.62208 1.68755 10.8908 51.7943 68.1502 68.2818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 670 6.4e-05 1024 150 504 211200 33.8733 13.8999 185.456 417.808 651.229 651.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.001024 2048 200 312 17040 1.36659 13.4402 59.7994 74.6484 74.7087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000512 512 390 1608 34560 0.768288 0.866496 36.9678 26.0757 64.7615 64.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000512 4096 290 816 33600 6.61024 87.0052 209.402 303.058 303.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1040 0.000128 2048 200 816 128640 22.6702 14.3564 216.433 418.234 671.825 671.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1720 3.2e-05 2048 430 4008 541440 123.81 64.2404 4799.07 1887.83 6875.28 6875.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1180 0.000256 1024 300 3336 59520 5.81382 3.72579 207.063 200.253 416.988 417.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 6.4e-05 512 245 336 253440 14.1743 6.62515 48.648 206.488 276.126 276.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1440 0.000512 4096 460 5808 30960 6.60896 568.749 209.413 784.818 784.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.000256 512 210 216 53760 3.62477 1.68877 7.25462 51.877 64.6019 64.7343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 670 6.4e-05 1024 150 504 207360 33.5789 13.3305 117.621 412.783 577.503 577.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.001024 2048 200 312 16800 1.36166 8.69763 58.0321 68.1359 68.1884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000512 512 390 1608 35072 0.778016 0.881056 52.1993 26.347 80.2893 80.3655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000512 4096 290 816 33792 6.6129 128.649 209.826 345.133 345.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1040 0.000128 2048 200 816 130048 22.4979 14.3578 322.196 418.277 777.463 777.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1720 3.2e-05 2048 430 4008 544768 123.569 64.8139 7165.57 1892.06 9246.35 9246.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1180 0.000256 1024 300 3336 61440 5.81443 3.76218 314.859 202.518 527.084 527.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 6.4e-05 512 245 336 262144 14.0587 6.7072 73.5406 209.161 303.65 303.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1440 0.000512 4096 460 5808 31104 6.60979 849.03 209.584 1065.27 1065.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.000256 512 210 216 55296 3.62582 1.70397 10.5295 52.4848 68.4997 68.6305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 670 6.4e-05 1024 150 504 212992 33.6094 13.484 178.659 418.139 644.08 644.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.001024 2048 200 312 17024 1.36192 12.6816 58.7918 72.8783 72.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000512 512 390 1608 34304 0.770944 0.870048 35.8069 26.0852 63.6171 63.6945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000512 4096 290 816 33536 6.59251 85.3814 209.1 301.118 301.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1040 0.000128 2048 200 816 129024 22.6624 14.5853 213.432 418.528 669.34 669.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1720 3.2e-05 2048 430 4008 540672 124.264 64.3514 4789.63 1892.3 6870.88 6871.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1180 0.000256 1024 300 3336 61440 5.83402 3.7688 214.194 202.664 426.591 426.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 6.4e-05 512 245 336 262144 14.0874 6.7097 50.4807 209.2 280.66 280.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1440 0.000512 4096 460 5808 30976 6.61613 575.922 209.543 792.125 792.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 0.000256 512 210 216 53248 3.70915 1.70598 7.04707 52.5554 65.1678 65.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 670 6.4e-05 1024 150 504 212992 33.6159 13.5398 121.309 418.22 586.872 587.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.001024 2048 200 312 16896 1.36397 8.57069 59.8362 69.8124 69.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1900 0.000512 512 390 1600 35328 0.776032 0.880032 42.8931 26.3018 70.9342 71.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.000512 4096 290 800 33984 6.62506 103.623 209.649 319.943 320
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1040 0.000128 2048 200 800 130560 22.5815 14.3956 476.3 419.071 932.494 932.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1720 3.2e-05 2048 430 4025 545280 123.537 64.5425 5853.65 1888.67 7930.76 7931.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1180 0.000256 1024 300 3325 62464 5.79238 3.77856 259.669 202.646 472.024 472.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 6.4e-05 512 245 350 265216 14.0012 6.71539 68.6231 209.619 299.146 299.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1440 0.000512 4096 460 5825 31200 6.63014 694.951 209.545 911.173 911.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 890 0.000256 512 210 225 55296 3.61357 1.70224 13.4892 52.3872 71.3486 71.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 670 6.4e-05 1024 150 525 219136 33.133 13.9059 255.378 419.052 721.664 721.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1260 0.001024 2048 200 300 17280 1.37421 18.3767 60.2966 80.0897 80.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.000512 512 390 1600 35280 0.779392 0.877408 38.9813 26.5529 67.2722 67.3489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.000512 4096 290 800 33960 6.62038 89.9669 211.579 308.21 308.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1040 0.000128 2048 200 800 130560 22.6806 14.3677 390.481 423.134 850.79 850.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1720 3.2e-05 2048 430 4025 545280 123.841 64.5191 5256.39 1906.92 7351.99 7352.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1180 0.000256 1024 300 3325 62400 5.82192 3.78701 233.089 204.684 447.511 447.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 6.4e-05 512 245 350 264960 14.0707 6.73299 55.0662 211.643 287.694 287.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1440 0.000512 4096 460 5825 31200 6.61504 625.462 211.611 843.733 843.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.000256 512 210 225 55680 3.63312 1.71008 11.9873 53.0594 70.5444 70.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 670 6.4e-05 1024 150 525 218880 33.2654 13.5229 136.879 423.101 606.951 607.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.001024 2048 200 300 17240 1.36848 8.90826 60.6201 70.9388 70.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1900 0.000512 512 390 1600 35200 0.773056 0.87776 25.589 26.2735 53.5962 53.6699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.000512 4096 290 800 33920 6.61914 59.4207 209.56 275.644 275.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1040 0.000128 2048 200 800 130560 22.6673 14.4764 408.107 419.192 864.571 864.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1720 3.2e-05 2048 430 4025 545280 123.549 64.5097 3392.2 1888.9 5469.48 5469.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1180 0.000256 1024 300 3325 61440 5.77578 3.75037 148.075 200.825 358.555 358.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 6.4e-05 512 245 350 263680 14.0972 6.72118 43.3655 209.647 274.014 274.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1440 0.000512 4096 460 5825 31120 6.61293 400.857 209.377 616.889 616.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 890 0.000256 512 210 225 53760 3.60464 1.68749 10.823 51.7252 67.9984 68.1282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 670 6.4e-05 1024 150 525 217600 33.373 13.7201 210.43 419.112 676.823 676.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1260 0.001024 2048 200 300 17200 1.36739 15.4849 60.1 76.9925 77.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.000512 512 390 1600 35328 0.772096 0.878752 41.7591 26.3328 69.8263 69.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000512 4096 290 800 33936 6.62451 96.268 209.584 312.52 312.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1040 0.000128 2048 200 800 130176 22.5902 14.3934 412.884 418.661 868.657 868.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1720 3.2e-05 2048 430 4025 545280 123.441 64.6752 5590.56 1888.43 7667.42 7667.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1180 0.000256 1024 300 3325 62208 5.79341 3.7768 247.573 202.567 459.841 459.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 6.4e-05 512 245 350 264192 14.0281 6.72195 58.9912 209.402 289.333 289.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1440 0.000512 4096 460 5825 31200 6.61277 666.221 209.75 882.626 882.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.000256 512 210 225 55296 3.60003 1.69504 8.23363 52.2451 65.9316 66.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 670 6.4e-05 1024 150 525 218112 33.1602 13.5127 145.039 418.629 610.522 610.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.001024 2048 200 300 17232 1.37216 9.45142 60.1805 71.0485 71.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.000512 512 390 1600 35136 0.772096 0.87632 27.7257 26.2082 55.6665 55.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.000512 4096 290 800 33888 6.62323 65.9069 209.394 281.967 282.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1040 0.000128 2048 200 800 129792 22.6359 14.4811 386.849 418.379 842.477 842.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1720 3.2e-05 2048 430 4025 543744 123.449 64.3887 3597.56 1886.85 5672.59 5672.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1180 0.000256 1024 300 3325 61440 5.77949 3.75341 158.317 200.974 368.951 369.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 6.4e-05 512 245 350 261120 14.0202 6.68106 37.7897 208.203 266.885 267.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1440 0.000512 4096 460 5825 31104 6.61709 426.717 209.351 642.729 642.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 890 0.000256 512 210 225 53760 3.60336 1.68352 11.6596 51.7142 68.82 68.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 670 6.4e-05 1024 150 525 215040 33.1558 13.4375 92.6004 416.362 555.743 555.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.001024 2048 200 300 17184 1.36822 6.1481 58.5569 66.1173 66.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000512 512 390 1600 35280 0.782336 0.878528 44.0443 26.3182 72.1076 72.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000512 4096 290 800 33936 6.61725 105.613 209.478 321.753 321.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1040 0.000128 2048 200 800 129920 22.6639 14.3729 267.873 418.383 723.428 723.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1720 3.2e-05 2048 430 4025 544768 123.974 64.6484 5973.42 1889.14 8051.54 8051.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1180 0.000256 1024 300 3325 62272 5.81222 3.77763 265.046 202.509 477.28 477.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 6.4e-05 512 245 350 265216 14.0316 6.73306 63.7873 209.256 293.992 294.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1440 0.000512 4096 460 5825 31192 6.62323 714.296 209.602 930.569 930.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.000256 512 210 225 55552 3.63226 1.70941 9.0088 52.4731 66.9816 67.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 670 6.4e-05 1024 150 525 218624 33.1812 13.5222 156.116 418.345 621.355 621.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.001024 2048 200 300 17248 1.37011 10.287 60.0061 71.7076 71.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.000512 512 390 1600 34944 0.772256 0.8704 28.8565 26.2281 56.809 56.8874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000512 4096 290 800 33824 6.61597 66.9449 209.388 282.994 283.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1040 0.000128 2048 200 800 129920 22.6088 14.3568 448.492 418.929 904.521 904.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1720 3.2e-05 2048 430 4025 542976 123.808 64.3512 3759.03 1903.11 5850.64 5850.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1180 0.000256 1024 300 3325 61824 5.8137 3.77446 166.231 202.674 378.624 378.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 6.4e-05 512 245 350 265216 13.9648 6.7209 40.5898 209.496 270.955 271.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1440 0.000512 4096 460 5825 31136 6.62006 447.552 209.8 664.019 664.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.000256 512 210 225 53760 3.62995 1.6921 5.72912 51.959 63.1631 63.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 670 6.4e-05 1024 150 525 218624 33.1057 13.5255 100.083 418.807 565.705 565.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.001024 2048 200 300 17136 1.36128 6.49418 59.6316 67.5278 67.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000512 512 390 1600 35200 0.776256 0.878112 43.36 26.2968 71.3969 71.4752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000512 4096 290 800 33920 6.6231 109.617 209.588 325.873 325.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1040 0.000128 2048 200 800 130560 22.5557 14.399 278.611 419.399 735.095 735.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1720 3.2e-05 2048 430 4025 544768 123.712 64.469 6122.28 1891.3 8202.1 8202.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1180 0.000256 1024 300 3325 61952 5.7953 3.7615 261.403 202.434 473.522 473.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 6.4e-05 512 245 350 264192 13.9774 6.70515 65.8741 209.072 295.811 295.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1440 0.000512 4096 460 5825 31168 6.6279 714.979 209.868 931.523 931.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.000256 512 210 225 55296 3.61469 1.70189 9.24189 52.4318 67.1456 67.2777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 670 6.4e-05 1024 150 525 217088 33.1654 13.486 162.109 418.028 626.978 627.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.001024 2048 200 300 17216 1.37194 10.6536 58.8876 70.9542 71.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.000512 512 390 1600 35072 0.779552 0.880896 28.7342 26.3253 56.8019 56.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000512 4096 290 800 33792 6.61274 73.0997 209.105 288.86 288.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1040 0.000128 2048 200 800 130048 22.4856 14.4978 186.209 417.899 641.23 641.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1720 3.2e-05 2048 430 4025 544768 123.522 64.4572 3945.83 1890.28 6024.42 6024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1180 0.000256 1024 300 3325 61440 5.81936 3.76832 166.41 202.427 378.557 378.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 6.4e-05 512 245 350 262144 14.0706 6.71101 43.9896 208.968 273.922 274.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1440 0.000512 4096 460 5825 31104 6.62528 450.743 209.513 666.926 666.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.000256 512 210 225 55296 3.6319 1.7055 6.39571 52.4388 64.323 64.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 670 6.4e-05 1024 150 525 217088 33.1546 13.4827 108.236 419.033 574.088 574.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.001024 2048 200 300 17152 1.36541 7.13011 58.5766 67.1132 67.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000512 512 390 1600 35136 0.775872 0.876288 50.491 26.282 78.5083 78.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000512 4096 290 800 33912 6.61709 115.096 209.575 331.332 331.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1040 0.000128 2048 200 800 130176 22.6847 14.4081 292.034 419.23 748.486 748.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1720 3.2e-05 2048 430 4025 544896 123.907 64.4847 6614.83 1889.57 8693.12 8693.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1180 0.000256 1024 300 3325 62208 5.79466 3.76627 292.752 202.365 504.805 504.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 6.4e-05 512 245 350 262656 14.0629 6.7185 69.4568 208.903 299.322 299.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1440 0.000512 4096 460 5825 31176 6.61504 786.885 209.745 1003.29 1003.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.000256 512 210 225 54144 3.62538 1.69574 9.68077 52.0046 67.1639 67.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 670 6.4e-05 1024 150 525 216576 33.275 13.5066 170.317 417.603 634.889 635.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.001024 2048 200 300 17208 1.36954 11.2974 58.806 71.5133 71.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000512 512 390 1600 35136 0.774304 0.880576 35.914 26.3392 63.9902 64.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000512 4096 290 800 33840 6.62013 83.327 209.609 299.602 299.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1040 0.000128 2048 200 800 129024 22.6241 14.3429 208.498 417.935 663.531 663.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1720 3.2e-05 2048 430 4025 543744 124.197 64.5673 4739.94 1893.28 6822.32 6822.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1180 0.000256 1024 300 3325 61056 5.76381 3.73485 207.64 200.649 417.922 418.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 6.4e-05 512 245 350 258048 14.072 6.65805 49.489 207.532 277.938 278.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1440 0.000512 4096 460 5825 31104 6.62179 565.203 209.775 781.644 781.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.000256 512 210 225 52992 3.5799 1.67133 6.92157 51.2842 63.6185 63.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 670 6.4e-05 1024 150 525 211968 33.2941 13.398 120.528 414.667 582.073 582.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.001024 2048 200 300 17136 1.36982 8.20778 58.5871 68.2082 68.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000512 512 390 1600 35200 0.772096 0.876992 48.1119 26.2745 76.1195 76.2022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000512 4096 290 800 33920 6.61504 112.373 209.548 328.577 328.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1040 0.000128 2048 200 800 130560 22.5665 14.3594 285.132 419.189 741.376 741.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1720 3.2e-05 2048 430 4025 545280 123.396 64.4057 6426.98 1888.88 8503.99 8504.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1180 0.000256 1024 300 3325 61440 5.77539 3.74566 280.991 200.816 491.457 491.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 6.4e-05 512 245 350 263680 14.0987 6.72563 67.9321 209.642 298.583 298.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1440 0.000512 4096 460 5825 31120 6.61914 761.017 209.375 977.058 977.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.000256 512 210 225 53760 3.60771 1.6864 9.21062 51.7295 66.3893 66.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 670 6.4e-05 1024 150 525 217600 33.2703 13.515 166.651 420.034 633.657 633.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.001024 2048 200 300 17200 1.3664 10.9301 60.0259 72.364 72.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000512 512 390 1600 34880 0.774272 0.8776 33.9516 26.214 61.9032 61.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000512 4096 290 800 33760 6.61296 79.4202 209.083 295.162 295.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1040 0.000128 2048 200 800 129280 22.3889 14.3032 199.137 415.882 651.843 651.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1720 3.2e-05 2048 430 4025 545280 123.274 64.5019 4513.46 1888.9 6590.48 6590.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1180 0.000256 1024 300 3325 60160 5.75686 3.7184 194.511 200.065 404.187 404.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 6.4e-05 512 245 350 261120 14.2245 6.71197 47.6346 209.657 278.416 278.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1440 0.000512 4096 460 5825 31040 6.61709 535.162 209.326 751.151 751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.000256 512 210 225 53760 3.60838 1.68141 6.6448 51.7658 63.8591 63.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 670 6.4e-05 1024 150 525 215040 33.5053 13.5009 116.372 419.199 582.768 582.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.001024 2048 200 300 17120 1.37011 7.6759 58.6871 67.7755 67.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000512 512 390 1600 35136 0.772832 0.877888 58.0988 26.2337 86.0698 86.1471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000512 4096 290 800 33888 6.62528 137.558 209.61 353.836 353.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1040 0.000128 2048 200 800 129792 22.5714 14.3974 347.838 418.848 803.787 803.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1720 3.2e-05 2048 430 4025 543744 123.432 64.6646 7784.46 1889.1 9862.01 9862.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1180 0.000256 1024 300 3325 61440 5.7865 3.75398 342.957 201.084 553.718 553.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 6.4e-05 512 245 350 261120 14.017 6.67424 82.6413 208.439 311.96 312.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1440 0.000512 4096 460 5825 31104 6.62458 927.122 209.523 1143.31 1143.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.000256 512 210 225 53760 3.60458 1.68464 11.4893 51.7681 68.7031 68.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 670 6.4e-05 1024 150 525 215040 33.1396 13.8266 201.162 416.686 665.002 665.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.001024 2048 200 300 17184 1.36826 13.2828 59.8338 74.528 74.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000512 512 390 1600 34944 0.776192 0.878592 38.357 26.3027 66.3968 66.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000512 4096 290 800 33792 6.61994 91.9821 209.615 308.264 308.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1040 0.000128 2048 200 800 129024 22.535 14.5388 231.128 417.033 685.363 685.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1720 3.2e-05 2048 430 4025 543744 123.669 64.2273 5225.49 1889.43 7303.15 7303.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1180 0.000256 1024 300 3325 59904 5.78234 3.72218 224.705 200.202 434.544 434.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 6.4e-05 512 245 350 258048 13.9328 6.6168 55.0449 206.438 282.217 282.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1440 0.000512 4096 460 5825 30912 6.60922 0 209 215.619 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000512 512 390 1600 35000 0.780288 0.876384 58.1984 26.2483 86.1892 86.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000512 4096 290 800 33900 6.61914 137.003 209.686 353.351 353.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1040 0.000128 2048 200 800 130400 22.6662 14.3713 348.141 419.101 804.413 804.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1720 3.2e-05 2048 430 4025 544000 124.083 64.6435 7793.59 1890.28 9872.93 9873.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1180 0.000256 1024 300 3325 61600 5.81754 3.76627 343.221 201.144 554.081 554.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 6.4e-05 512 245 350 262400 14.0408 6.70106 83.3479 208.514 312.787 312.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1440 0.000512 4096 460 5825 31100 6.61427 933.798 209.51 1149.97 1150.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.000256 512 210 225 54400 3.59606 1.6896 11.5403 51.7756 68.7607 68.8925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 670 6.4e-05 1024 150 525 217600 33.0072 13.482 203.044 416.848 666.564 666.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.001024 2048 200 300 17200 1.36762 13.3591 59.8809 74.6514 74.7058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000512 512 390 1600 34800 0.77824 0.875744 39.7366 26.2998 67.7719 67.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000512 4096 290 800 33800 6.62554 93.3876 209.552 309.609 309.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1040 0.000128 2048 200 800 129600 22.564 14.3572 235.302 416.939 689.291 689.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1720 3.2e-05 2048 430 4025 544000 124.047 64.5728 5227.66 1889.53 7306.14 7306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1180 0.000256 1024 300 3325 60800 5.75936 3.73142 226.763 200.133 436.519 436.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 6.4e-05 512 245 350 256000 14.0884 6.62544 54.4723 206.298 281.669 281.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1440 0.000512 4096 460 5825 31000 6.6169 624.387 209.371 840.421 840.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.000256 512 210 225 54400 3.60586 1.6896 7.91834 51.8044 65.1737 65.3103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 670 6.4e-05 1024 150 525 211200 33.2516 14.2849 132.625 412.418 592.764 592.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.001024 2048 200 300 17000 1.36314 9.15456 59.2321 69.7923 69.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000512 512 390 1600 34944 0.772096 0.87408 53.9668 26.2052 81.9028 81.9812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000512 4096 290 800 33824 6.61338 132.919 209.186 348.766 348.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1040 0.000128 2048 200 800 129920 22.5885 14.3992 337.839 418.528 793.485 793.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1720 3.2e-05 2048 430 4025 542976 123.896 64.4693 7568.55 1889.48 9646.73 9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1180 0.000256 1024 300 3325 61824 5.81373 3.77085 333.606 202.569 545.89 546.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 6.4e-05 512 245 350 265216 13.9783 6.72237 81.6711 209.296 311.855 312.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1440 0.000512 4096 460 5825 31136 6.61946 901.685 209.6 1117.95 1118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.000256 512 210 225 53760 3.62739 1.69213 11.2154 51.9091 68.5984 68.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 670 6.4e-05 1024 150 525 218624 33.1126 14.082 199.002 418.414 664.796 664.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.001024 2048 200 300 17136 1.36666 12.9085 58.8044 73.1231 73.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000512 512 390 1600 34496 0.770944 0.86848 36.4151 26.1484 64.2853 64.3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000512 4096 290 800 33600 6.57328 87.4316 208.732 302.784 302.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1040 0.000128 2048 200 800 129024 22.6815 14.3354 221.052 419.134 677.327 677.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1720 3.2e-05 2048 430 4025 541184 124.693 64.35 4932.01 1896.25 7017.63 7017.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1180 0.000256 1024 300 3325 60928 5.76006 3.73107 216.423 200.575 426.614 426.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 6.4e-05 512 245 350 258048 14.0273 6.6408 52.1616 207.129 280.144 280.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1440 0.000512 4096 460 5825 30912 6.6055 584.821 210.262 801.733 801.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.000256 512 210 225 50176 3.63517 1.65645 6.99139 50.8157 63.2546 63.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 670 6.4e-05 1024 150 525 215040 32.8357 13.4164 128.28 414.051 588.76 588.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.001024 2048 200 300 17024 1.36998 8.67558 59.5087 69.5985 69.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000512 512 390 1600 35040 0.777952 0.878208 52.7492 26.2952 80.7859 80.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000512 4096 290 800 33840 6.62022 128.748 209.306 344.715 344.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1040 0.000128 2048 200 800 129600 22.5634 14.3903 326.467 417.517 781.064 781.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1720 3.2e-05 2048 430 4025 543360 124.447 64.4841 7322.4 1890.55 9402.23 9402.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1180 0.000256 1024 300 3325 61440 5.8377 3.76739 321.021 204.769 535.527 535.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 6.4e-05 512 245 350 261120 14.1571 6.71744 77.5142 208.783 307.359 307.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1440 0.000512 4096 460 5825 31080 6.61194 869.109 209.341 1085.11 1085.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.000256 512 210 225 53760 3.61738 1.68822 10.8431 51.7391 68.0438 68.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 670 6.4e-05 1024 150 525 215040 33.4179 13.5086 189.532 417.382 654.027 654.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.001024 2048 200 300 17160 1.36797 12.6603 59.8245 73.8959 73.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000512 512 390 1600 34560 0.76848 0.863616 36.5069 26.0771 64.2974 64.3621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000512 4096 290 800 33600 6.58038 84.1529 208.859 299.636 299.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1040 0.000128 2048 200 800 128640 22.6713 14.4202 212.846 418.242 668.308 668.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1720 3.2e-05 2048 430 4025 541440 123.853 64.4165 4840.27 1887.88 6916.75 6917.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1180 0.000256 1024 300 3325 59520 5.80406 3.72941 208.844 200.262 418.767 418.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 6.4e-05 512 245 350 253440 14.1835 6.62941 50.6042 206.498 278.098 278.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1440 0.000512 4096 460 5825 30960 6.61981 578.935 211.231 796.83 796.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.000256 512 210 225 53760 3.61885 1.68816 7.40474 51.8751 64.7424 64.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 670 6.4e-05 1024 150 525 207360 33.5848 14.0928 121.816 412.791 582.467 582.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.001024 2048 200 300 17040 1.36806 8.45734 58.4392 68.3069 68.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000512 512 390 1600 35072 0.7784 0.88192 53.2494 26.3443 81.3381 81.4139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000512 4096 290 800 33792 6.61178 123.697 209.265 339.617 339.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1040 0.000128 2048 200 800 130048 22.4948 14.3358 313.361 418.236 768.558 768.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1720 3.2e-05 2048 430 4025 544768 123.536 64.5465 7004.39 1891.81 9084.6 9084.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1180 0.000256 1024 300 3325 61440 5.82518 3.7632 307.661 204.825 522.202 522.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 6.4e-05 512 245 350 262144 14.0567 6.70915 74.5964 209.133 304.68 304.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1440 0.000512 4096 460 5825 31104 6.6353 834.355 209.683 1050.72 1050.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.000256 512 210 225 55296 3.62768 1.70336 10.6314 52.4753 68.5917 68.7241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 670 6.4e-05 1024 150 525 217088 33.1576 13.5318 182.301 418.1 647.277 647.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.001024 2048 200 300 17152 1.36976 11.9412 59.9417 73.2951 73.3512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000512 512 390 1600 34304 0.77168 0.875744 35.9259 26.0709 63.7298 63.8065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000512 4096 290 800 33536 6.56371 86.2104 208.408 301.227 301.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1040 0.000128 2048 200 800 129024 22.6677 14.3708 216.944 418.227 672.339 672.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1720 3.2e-05 2048 430 4025 540672 124.35 64.4774 4926.78 1890.92 7006.87 7007.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1180 0.000256 1024 300 3325 61440 5.83046 3.76422 218.207 202.591 430.524 430.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 6.4e-05 512 245 350 262144 14.0822 6.70557 53.0847 209.057 283.114 283.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1440 0.000512 4096 460 5825 30976 6.6272 596.058 209.507 812.24 812.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.000256 512 210 225 53248 3.70547 1.70925 7.43027 52.5196 65.5158 65.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 670 6.4e-05 1024 150 525 212992 33.6115 13.5989 126.983 417.912 592.291 592.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.001024 2048 200 300 16896 1.36045 8.3927 58.5158 68.3124 68.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.000512 512 390 1600 35328 0.772736 0.88064 38.0015 26.3083 66.0469 66.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.000512 4096 290 800 33984 6.62378 89.8823 209.613 306.162 306.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1040 0.000128 2048 200 800 130816 22.5831 14.5581 399.566 419.02 855.858 855.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1720 3.2e-05 2048 430 4032 545280 123.588 64.5134 5141.93 1888.42 7218.78 7219.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1180 0.000256 1024 300 3328 62208 5.80358 3.77446 226.978 202.635 439.327 439.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 6.4e-05 512 245 352 265216 13.9891 6.71744 53.3458 209.593 283.833 283.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1440 0.000512 4096 460 5824 31200 6.61702 609.409 209.509 825.58 825.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 890 0.000256 512 210 224 56320 3.56867 1.69984 11.6354 52.3733 69.4309 69.5605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 670 6.4e-05 1024 150 512 218112 33.2664 13.842 208.449 419 674.751 674.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1260 0.001024 2048 200 320 17120 1.36806 15.7555 58.9866 76.1528 76.2137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1900 0.000512 512 390 1600 35200 0.77824 0.877504 24.9458 26.2798 52.9664 53.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1400 0.000512 4096 290 800 33920 6.61837 162.447 209.452 378.566 378.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1040 0.000128 2048 200 800 130560 22.6736 14.4261 413.175 419.104 869.517 869.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1720 3.2e-05 2048 430 4032 544768 123.676 64.5163 3304.11 1889.96 5382.6 5382.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1180 0.000256 1024 300 3328 61952 5.79152 3.7608 145.434 202.331 357.446 357.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1220 6.4e-05 512 245 352 264192 13.9932 6.70362 42.2821 208.927 272.094 272.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1440 0.000512 4096 460 5824 31168 6.61869 390.513 209.507 606.683 606.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 890 0.000256 512 210 224 56320 3.57677 1.70621 12.0836 52.3948 69.9252 70.0504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 670 6.4e-05 1024 150 512 217088 33.297 13.5204 233.091 417.673 697.776 697.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1260 0.001024 2048 200 320 17088 1.37216 15.822 60.8484 78.0864 78.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.000512 512 390 1600 35280 0.778336 0.874496 39.0691 26.2979 67.0998 67.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.000512 4096 290 800 33960 6.62118 90.3895 209.518 306.57 306.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1040 0.000128 2048 200 800 130560 22.6757 14.371 391.162 419.035 847.374 847.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1720 3.2e-05 2048 430 4032 545280 123.8 64.5068 5253.83 1888.4 7330.86 7331.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1180 0.000256 1024 300 3328 62400 5.82294 3.78454 233.243 202.65 445.63 445.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 6.4e-05 512 245 352 264960 14.0644 6.72813 54.7333 209.588 285.301 285.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1440 0.000512 4096 460 5824 31200 6.62688 622.711 209.55 838.931 838.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.000256 512 210 224 56320 3.60675 1.71213 12.3123 52.5525 70.3395 70.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 670 6.4e-05 1024 150 512 217600 33.3549 13.527 132.278 422.273 601.617 601.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.001024 2048 200 320 17120 1.37405 9.28707 60.0015 70.7032 70.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.000512 512 390 1600 35200 0.77536 0.874496 26.0055 26.2949 54.0324 54.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.000512 4096 290 800 33920 6.61309 58.5032 209.701 274.861 274.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1040 0.000128 2048 200 800 130560 22.6488 14.3521 406.986 419.497 863.615 863.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1720 3.2e-05 2048 430 4032 545280 123.624 64.4301 3377.02 1890.37 5455.77 5456.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1180 0.000256 1024 300 3328 61440 5.77616 3.74941 147.882 201.157 358.698 358.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 6.4e-05 512 245 352 263680 14.1178 6.71936 35.1264 209.792 265.942 266.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1440 0.000512 4096 460 5824 31120 6.61504 396.871 209.508 613.039 613.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 890 0.000256 512 210 224 55040 3.55942 1.68621 11.2102 51.7615 68.3751 68.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 670 6.4e-05 1024 150 512 217600 33.3555 13.5223 204.964 419.418 671.445 671.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.001024 2048 200 320 17040 1.36576 6.16122 60.0102 67.5793 67.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.000512 512 390 1600 35328 0.772448 0.879328 43.3656 26.3117 71.4138 71.4967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000512 4096 290 800 33936 6.61504 99.2312 209.437 315.331 315.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1040 0.000128 2048 200 800 130560 22.5312 14.362 250.999 418.358 706.395 706.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1720 3.2e-05 2048 430 4032 544512 123.855 64.52 5681.5 1889.19 7759.42 7759.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1180 0.000256 1024 300 3328 62208 5.79142 3.77037 250.199 202.493 462.385 462.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 6.4e-05 512 245 352 264192 14.0283 6.71974 59.5099 209.257 289.703 289.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1440 0.000512 4096 460 5824 31200 6.62064 674.117 209.585 890.366 890.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.000256 512 210 224 56064 3.5695 1.6961 8.69088 52.208 66.3221 66.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 670 6.4e-05 1024 150 512 218112 33.1517 14.271 143.449 418.315 609.378 609.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.001024 2048 200 320 17088 1.36806 10.2358 60.0104 71.6549 71.7134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.000512 512 390 1600 35136 0.774144 0.877344 27.3679 26.2404 55.3415 55.4189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.000512 4096 290 800 33888 6.6192 63.8659 209.616 280.145 280.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1040 0.000128 2048 200 800 130560 22.5061 14.3342 399.547 418.837 855.356 855.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1720 3.2e-05 2048 430 4032 543744 123.42 64.4193 3629.6 1888.91 5706.69 5706.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1180 0.000256 1024 300 3328 61440 5.78019 3.75603 160.716 201.083 371.463 371.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 6.4e-05 512 245 352 261120 14.0256 6.67981 38.1147 208.431 267.434 267.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1440 0.000512 4096 460 5824 31104 6.61245 427.833 209.611 644.101 644.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.000256 512 210 224 55296 3.54339 1.68144 12.3843 51.769 69.5351 69.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 670 6.4e-05 1024 150 512 215040 33.1405 13.617 91.5912 416.789 555.325 555.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.001024 2048 200 320 16992 1.36192 6.72205 59.4392 67.5657 67.6245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000512 512 390 1600 35280 0.780128 0.8792 41.0494 26.3159 69.1078 69.1958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000512 4096 290 800 33936 6.61741 98.2589 209.441 314.362 314.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1040 0.000128 2048 200 800 130368 22.6127 14.4302 248.631 418.315 704.121 704.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1720 3.2e-05 2048 430 4032 544768 123.88 64.4134 5589.77 1888.86 7667.26 7667.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1180 0.000256 1024 300 3328 62272 5.80848 3.77206 245.545 202.517 457.774 457.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 6.4e-05 512 245 352 265216 14.0388 6.72701 58.6058 209.228 288.784 288.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1440 0.000512 4096 460 5824 31192 6.63334 660.852 209.557 877.089 877.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.000256 512 210 224 56448 3.58954 1.70803 8.53696 52.4644 66.4546 66.5948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 670 6.4e-05 1024 150 512 216832 33.3516 14.0567 141.668 418.267 607.531 607.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.001024 2048 200 320 17080 1.376 10.0149 58.9517 70.3852 70.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.000512 512 390 1600 34944 0.772096 0.874496 26.6829 26.202 54.6134 54.6898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000512 4096 290 800 33824 6.61194 63.1892 209.163 279.008 279.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1040 0.000128 2048 200 800 129920 22.5936 14.3707 161.106 418.637 616.836 616.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1720 3.2e-05 2048 430 4032 542976 123.878 64.3953 3560.5 1889.31 5638.4 5638.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1180 0.000256 1024 300 3328 61824 5.81392 3.7679 157.714 202.573 369.998 370.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 6.4e-05 512 245 352 265216 13.9644 6.72771 37.9702 209.274 268.119 268.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1440 0.000512 4096 460 5824 31136 6.62163 422.781 209.569 639.016 639.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.000256 512 210 224 55552 3.55898 1.69315 5.6655 51.9023 62.9698 63.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 670 6.4e-05 1024 150 512 215040 33.5158 13.5097 91.2904 418.379 556.877 557.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.001024 2048 200 320 17024 1.36922 6.68518 59.9471 68.0426 68.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.000512 512 390 1600 34944 0.777728 0.87232 22.5672 26.191 50.4889 50.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.000512 4096 290 800 33768 6.61882 51.951 209.381 267.993 268.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1040 0.000128 2048 200 800 130368 22.6488 14.3647 378.607 419.087 834.839 834.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1720 3.2e-05 2048 430 4032 542976 124.39 64.5816 2927.9 1891.59 5008.78 5009.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1180 0.000256 1024 300 3328 61824 5.84096 3.77856 130.268 202.731 342.744 342.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 6.4e-05 512 245 352 263424 14.1165 6.72333 31.4704 209.541 262.037 262.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1440 0.000512 4096 460 5824 31080 6.61936 348.273 209.786 564.72 564.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.000256 512 210 224 56448 3.60493 1.71171 11.9264 52.6015 69.9989 70.1243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 670 6.4e-05 1024 150 512 215040 33.5847 13.5255 76.0763 418.876 542.244 542.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.001024 2048 200 320 16968 1.36653 5.47021 60.0006 66.8799 66.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000512 512 390 1600 35200 0.776192 0.87696 40.0068 26.2819 68.026 68.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000512 4096 290 800 33920 6.62118 99.0151 209.451 315.129 315.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1040 0.000128 2048 200 800 130560 22.5683 14.3913 252.824 419.123 709.034 709.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1720 3.2e-05 2048 430 4032 544768 123.624 64.325 5534.42 1890.11 7612.81 7613.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1180 0.000256 1024 300 3328 61952 5.80096 3.75824 238.453 202.347 450.486 450.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 6.4e-05 512 245 352 264192 13.9754 6.7072 59.2524 208.933 289.056 289.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1440 0.000512 4096 460 5824 31168 6.62282 640.815 209.53 857.011 857.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.000256 512 210 224 56320 3.57686 1.7055 8.73216 52.3973 66.5662 66.6995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 670 6.4e-05 1024 150 512 217088 33.1425 13.482 144.359 417.745 608.913 609.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.001024 2048 200 320 17088 1.36736 10.3429 58.9087 70.6621 70.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000512 512 390 1600 35072 0.78112 0.881088 26.3103 26.322 54.3764 54.4549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000512 4096 290 800 33792 6.6089 67.6864 209.097 283.436 283.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1040 0.000128 2048 200 800 130048 22.4989 14.4558 171.36 417.888 626.331 626.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1720 3.2e-05 2048 430 4032 544768 123.55 64.4014 3622.39 1890.22 5700.89 5701.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1180 0.000256 1024 300 3328 61440 5.82627 3.76621 151.637 202.424 363.777 363.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 6.4e-05 512 245 352 262144 14.0503 6.7072 40.2998 208.959 270.204 270.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1440 0.000512 4096 460 5824 31104 6.62733 410.412 209.498 626.581 626.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.000256 512 210 224 55296 3.6263 1.70291 6.06627 52.4328 63.9836 64.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 670 6.4e-05 1024 150 512 217088 33.1865 13.4822 98.5444 417.746 563.142 563.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.001024 2048 200 320 17024 1.36998 7.05786 59.9555 68.4273 68.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.000512 512 390 1600 34944 0.781664 0.880384 21.9571 26.3011 50.0038 50.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000512 4096 290 800 33792 6.62333 56.4164 209.616 272.698 272.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1040 0.000128 2048 200 800 129024 22.5786 14.4977 346.78 417.177 801.162 801.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1720 3.2e-05 2048 430 4032 543744 123.564 64.295 3006.14 1889.45 5083.77 5084.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1180 0.000256 1024 300 3328 59904 5.77568 3.72378 123.722 200.467 333.823 333.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 6.4e-05 512 245 352 258048 13.933 6.61709 32.6593 206.439 259.836 259.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1440 0.000512 4096 460 5824 30912 6.59421 339.82 208.988 555.445 555.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.000256 512 210 224 55296 3.5601 1.68774 5.19072 51.8307 62.4228 62.5564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 670 6.4e-05 1024 150 512 208896 33.3636 13.4529 78.3389 412.68 538.018 538.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.001024 2048 200 320 16896 1.35821 5.76602 59.0924 66.2589 66.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000512 512 390 1600 35136 0.777152 0.88064 58.8603 26.268 86.8723 86.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000512 4096 290 800 33912 6.6215 141.982 209.461 358.111 358.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1040 0.000128 2048 200 800 130752 22.5619 14.5818 358.963 419.004 815.244 815.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1720 3.2e-05 2048 430 4032 544896 123.865 64.556 8064.49 1888.52 10141.8 10142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1180 0.000256 1024 300 3328 61632 5.81046 3.76448 352.529 202.273 564.512 564.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 6.4e-05 512 245 352 262656 14.0703 6.71539 83.7561 208.784 313.513 313.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1440 0.000512 4096 460 5824 31176 6.62541 953.438 209.632 1169.74 1169.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.000256 512 210 224 55296 3.58173 1.6937 12.0806 51.9795 69.4951 69.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 670 6.4e-05 1024 150 512 216576 33.2614 13.5023 203.691 417.382 668.025 668.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.001024 2048 200 320 17064 1.37072 14.4381 59.8435 75.6964 75.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000512 512 390 1600 35136 0.774624 0.877664 38.1731 26.3324 66.2451 66.3224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000512 4096 290 800 33840 6.61027 88.6687 209.594 304.918 304.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1040 0.000128 2048 200 800 130176 22.4794 14.3604 222.539 417.894 677.404 677.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1720 3.2e-05 2048 430 4032 543744 124.159 64.6803 5108.48 1893.13 7190.78 7191.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1180 0.000256 1024 300 3328 61056 5.76672 3.73955 225.349 200.627 435.612 435.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 6.4e-05 512 245 352 258048 14.0804 6.6545 54.0069 207.409 282.335 282.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1440 0.000512 4096 460 5824 31104 6.62342 617.708 209.742 834.12 834.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.000256 512 210 224 52992 3.58653 1.66947 7.77434 51.2844 64.4703 64.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 670 6.4e-05 1024 150 512 211968 33.3133 13.6069 127.358 414.637 589.103 589.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.001024 2048 200 320 16992 1.36813 9.39792 59.6412 70.4505 70.5062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000512 512 390 1600 34560 0.776512 0.868352 31.8843 26.0967 59.7076 59.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000512 4096 290 800 33696 6.60685 72.5811 209.248 288.478 288.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1040 0.000128 2048 200 800 129600 22.616 14.3684 182.472 418.175 637.758 637.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1720 3.2e-05 2048 430 4032 542592 123.334 64.3262 4191.18 1884.86 6264.02 6264.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1180 0.000256 1024 300 3328 60480 5.88618 3.77446 183.317 202.542 395.648 395.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 6.4e-05 512 245 352 262656 14.0725 6.71978 44.9372 210.597 276.509 276.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1440 0.000512 4096 460 5824 30888 6.59866 494.328 209.013 709.983 710.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.000256 512 210 224 51840 3.63555 1.67546 6.31578 51.3409 63.1276 63.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 670 6.4e-05 1024 150 512 214272 33.523 13.5104 105.638 417.906 570.762 570.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.001024 2048 200 320 16848 1.36198 7.63507 59.4212 68.4626 68.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000512 512 390 1600 35200 0.774144 0.876288 55.9247 26.2849 83.9473 84.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000512 4096 290 800 33920 6.61232 132.069 209.707 348.431 348.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1040 0.000128 2048 200 800 130560 22.5584 14.3565 332.453 419.382 788.877 788.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1720 3.2e-05 2048 430 4032 545280 123.474 64.4448 7539.95 1889.81 9618.01 9618.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1180 0.000256 1024 300 3328 61440 5.77408 3.74186 330.666 200.881 541.196 541.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 6.4e-05 512 245 352 263680 14.0882 6.71885 79.5345 209.754 310.275 310.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1440 0.000512 4096 460 5824 31120 6.61558 895.15 209.461 1111.27 1111.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.000256 512 210 224 55040 3.55661 1.68858 11.568 51.7496 68.7126 68.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 670 6.4e-05 1024 150 512 217600 33.2865 13.8527 190.821 419.309 657.455 657.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.001024 2048 200 320 17040 1.36653 13.5808 60.0156 75.0067 75.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000512 512 390 1600 34880 0.771808 0.877088 38.4143 26.2371 66.383 66.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000512 4096 290 800 33760 6.61686 90.1368 209.272 306.071 306.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1040 0.000128 2048 200 800 129280 22.3861 14.3288 223.461 416.261 676.57 676.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1720 3.2e-05 2048 430 4032 545280 123.293 64.1643 5052.02 1890.62 7130.44 7130.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1180 0.000256 1024 300 3328 60160 5.76032 3.71917 215.454 200.163 425.224 425.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 6.4e-05 512 245 352 261120 14.2428 6.71914 52.459 209.852 283.457 283.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1440 0.000512 4096 460 5824 31040 6.61914 601.12 209.51 817.294 817.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.000256 512 210 224 53760 3.60851 1.68346 7.58016 51.8142 64.8402 64.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 670 6.4e-05 1024 150 512 215040 33.5088 13.5481 126.362 419.505 593.112 593.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.001024 2048 200 320 16960 1.36608 9.20413 58.9776 69.5905 69.6486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000512 512 390 1600 34560 0.76896 0.866144 30.9228 26.0776 58.7208 58.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000512 4096 290 800 33600 6.57885 74.4414 208.857 289.924 289.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1040 0.000128 2048 200 800 128640 22.6657 14.3626 183.884 418.236 639.283 639.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1720 3.2e-05 2048 430 4032 541440 123.7 64.3205 4207.14 1888.08 6283.58 6283.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1180 0.000256 1024 300 3328 59520 5.81085 3.73146 179.71 200.263 389.647 389.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 6.4e-05 512 245 352 253440 14.1763 6.62659 43.0532 206.496 270.541 270.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1440 0.000512 4096 460 5824 30960 6.60851 503.404 211.697 721.755 721.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.000256 512 210 224 53760 3.62317 1.68842 6.51651 51.8707 63.8555 63.9926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 670 6.4e-05 1024 150 512 207360 33.5853 13.3338 102.812 412.79 562.703 562.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.001024 2048 200 320 16800 1.36118 7.8296 57.924 67.1579 67.2189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000512 512 390 1600 35136 0.76976 0.879904 50.692 26.2351 78.6606 78.7374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000512 4096 290 800 33888 6.62035 124.894 209.605 341.161 341.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1040 0.000128 2048 200 800 130560 22.4793 14.3506 316.118 418.946 772.025 772.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1720 3.2e-05 2048 430 4032 543744 123.414 64.4415 7128.76 1888.93 9205.88 9206.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1180 0.000256 1024 300 3328 61440 5.77411 3.75514 311.446 201.079 522.179 522.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 6.4e-05 512 245 352 261120 14.002 6.67923 73.816 211.513 306.196 306.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1440 0.000512 4096 460 5824 31104 6.61325 842.623 209.515 1058.79 1058.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.000256 512 210 224 55296 3.54099 1.68461 10.9321 51.769 68.0824 68.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 670 6.4e-05 1024 150 512 215040 33.148 13.4395 179.517 416.679 642.963 643.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.001024 2048 200 320 16992 1.36397 13.0733 58.6553 73.1352 73.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000512 512 390 1600 34944 0.776192 0.876544 35.5586 26.2834 63.582 63.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000512 4096 290 800 33792 6.61872 81.1397 209.435 297.238 297.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1040 0.000128 2048 200 800 129024 22.526 14.4126 202.191 416.687 655.947 656.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1720 3.2e-05 2048 430 4032 543744 123.64 64.3136 4623.56 1887.82 6699.68 6699.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1180 0.000256 1024 300 3328 59904 5.78218 3.71971 200.599 200.103 410.331 410.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 6.4e-05 512 245 352 258048 13.9459 6.61504 48.3716 206.255 275.371 275.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1440 0.000512 4096 460 5824 30912 6.59098 546.978 208.818 762.432 762.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.000256 512 210 224 55296 3.55936 1.68358 7.39027 51.7868 64.5758 64.7104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 670 6.4e-05 1024 150 512 208896 33.3757 13.32 113.819 412.33 573.032 573.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.001024 2048 200 320 16896 1.36368 8.24938 58.2667 67.9229 67.9799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000512 512 390 1600 34560 0.772096 0.873536 31.2974 26.2377 59.2658 59.3443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000512 4096 290 800 33696 6.6175 71.8643 209.64 288.165 288.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1040 0.000128 2048 200 800 129024 22.3381 14.3503 177.31 415.294 629.423 629.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1720 3.2e-05 2048 430 4032 539136 124.61 64.5131 3985.9 1894.38 6069.73 6070
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1180 0.000256 1024 300 3328 59904 5.69917 3.68816 172.436 198.266 380.219 380.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 6.4e-05 512 245 352 248832 14.1616 6.57453 40.3598 204.468 265.744 265.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1440 0.000512 4096 460 5824 30816 6.59462 470.89 209.019 686.547 686.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.000256 512 210 224 50688 3.51443 1.62534 5.94416 49.8424 61.0793 61.2129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 670 6.4e-05 1024 150 512 202752 33.5711 13.3097 96.5184 408.748 552.326 552.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.001024 2048 200 320 16704 1.35222 7.40944 57.4484 66.2526 66.3107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000512 512 390 1600 35000 0.780928 0.875264 53.0258 26.249 81.0175 81.1028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000512 4096 290 800 33900 6.61622 123.824 209.694 340.178 340.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1040 0.000128 2048 200 800 130400 22.6549 14.3907 311.424 419.111 767.711 767.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1720 3.2e-05 2048 430 4032 544000 124.08 64.4703 6998.2 1890.32 9077.42 9077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1180 0.000256 1024 300 3328 61600 5.81626 3.76531 308.565 201.119 519.405 519.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 6.4e-05 512 245 352 262400 14.0377 6.7025 73.5095 208.517 302.955 303.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1440 0.000512 4096 460 5824 31100 6.60976 830.589 209.506 1046.75 1046.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.000256 512 210 224 54400 3.59885 1.69011 10.3669 51.7745 67.5956 67.7376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 670 6.4e-05 1024 150 512 214400 33.4124 13.8034 175.358 416.866 639.63 639.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.001024 2048 200 320 17000 1.36781 12.4506 58.6905 72.5511 72.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000512 512 390 1600 34800 0.782336 0.878496 36.3763 26.3199 64.4386 64.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000512 4096 290 800 33800 6.61507 85.2499 209.718 301.628 301.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1040 0.000128 2048 200 800 129600 22.5518 14.3489 212.821 417.269 667.136 667.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1720 3.2e-05 2048 430 4032 544000 124.007 64.4019 4885.72 1892.55 6967.01 6967.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1180 0.000256 1024 300 3328 60800 5.7592 3.72922 213.399 200.214 423.229 423.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 6.4e-05 512 245 352 256000 14.0998 6.62784 50.6007 206.467 277.977 278.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1440 0.000512 4096 460 5824 31000 6.61299 586.508 209.536 802.703 802.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.000256 512 210 224 54400 3.60877 1.68813 7.35606 51.8425 64.653 64.7885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 670 6.4e-05 1024 150 512 211200 33.2351 13.347 121.212 412.728 580.705 580.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.001024 2048 200 320 16800 1.3593 8.9967 58.0821 68.478 68.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000512 512 390 1600 34200 0.77824 0.86912 31.0504 26.0954 58.8751 58.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000512 4096 290 800 33600 6.59706 71.2959 209.027 286.963 287.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1040 0.000128 2048 200 800 127200 22.4915 14.3164 175.019 412.931 624.888 624.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1720 3.2e-05 2048 430 4032 542400 124.775 64.6689 4040.82 1894.41 6125 6125.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1180 0.000256 1024 300 3328 60000 5.81075 3.73133 175.599 200.258 385.529 385.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 6.4e-05 512 245 352 259200 13.9784 6.63405 42.8953 206.481 270.17 270.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1440 0.000512 4096 460 5824 30900 6.61296 481.575 209.362 697.596 697.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.000256 512 210 224 52800 3.67174 1.69501 6.3344 51.8826 63.7361 63.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 670 6.4e-05 1024 150 512 211200 33.2864 13.5194 101.665 412.626 561.28 561.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.001024 2048 200 320 16800 1.36406 7.71062 60.1477 69.266 69.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000512 512 390 1600 34944 0.774144 0.871328 50.0939 26.207 78.0271 78.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000512 4096 290 800 33824 6.61946 119.023 209.209 334.895 334.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1040 0.000128 2048 200 800 129920 22.605 14.3825 299.84 418.594 755.55 755.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1720 3.2e-05 2048 430 4032 542976 123.868 64.3929 6834.05 1889.78 8912.41 8912.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1180 0.000256 1024 300 3328 61824 5.81571 3.76832 302.299 202.576 514.589 514.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 6.4e-05 512 245 352 265216 13.9758 6.71744 72.5331 209.332 302.742 302.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1440 0.000512 4096 460 5824 31136 6.62938 816.882 209.621 1033.18 1033.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.000256 512 210 224 55552 3.55798 1.69398 10.4603 51.9171 67.7817 67.9218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 670 6.4e-05 1024 150 512 215040 33.5191 13.5148 171.972 418.477 637.666 637.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.001024 2048 200 320 17024 1.36602 12.4211 59.9538 73.7853 73.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000512 512 390 1600 34496 0.769856 0.873824 35.1832 26.1307 63.038 63.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000512 4096 290 800 33600 6.5775 82.647 208.605 297.874 297.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1040 0.000128 2048 200 800 129024 22.6735 14.3339 206.662 418.88 662.681 662.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1720 3.2e-05 2048 430 4032 541184 124.757 64.2942 4749.71 1895.12 6834.23 6834.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1180 0.000256 1024 300 3328 60928 5.75587 3.73731 209.095 200.493 419.211 419.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 6.4e-05 512 245 352 258048 14.0352 6.63603 49.6836 207.001 277.538 277.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1440 0.000512 4096 460 5824 30912 6.60506 567.509 209.016 783.176 783.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 0.000256 512 210 224 53760 3.50061 1.65478 7.2865 50.7923 63.3856 63.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 670 6.4e-05 1024 150 512 207872 33.6172 14.313 116.644 413.797 578.558 578.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.001024 2048 200 320 16800 1.35971 9.0071 59.2733 69.6818 69.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000512 512 390 1600 34272 0.769792 0.865056 29.8023 26.0741 57.5971 57.6758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000512 4096 290 800 33600 6.61459 68.4456 209.359 284.46 284.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1040 0.000128 2048 200 800 129024 22.7877 14.3596 171.764 419.481 628.518 628.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1720 3.2e-05 2048 430 4032 542976 124.009 64.1712 3901.73 1892.23 5982.47 5982.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1180 0.000256 1024 300 3328 59136 5.68426 3.65568 166.144 196.266 371.878 371.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 6.4e-05 512 245 352 258048 14.4433 6.71949 40.8751 209.616 271.834 271.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1440 0.000512 4096 460 5824 30912 6.62358 460.161 209.768 676.595 676.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.000256 512 210 224 53760 3.50835 1.65923 6.30096 50.8984 62.5213 62.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 670 6.4e-05 1024 150 512 215040 33.5263 13.5127 99.38 419.056 565.659 565.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.001024 2048 200 320 16800 1.36397 7.47939 59.7226 68.6082 68.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000512 512 390 1600 35040 0.779488 0.876544 51.3357 26.3159 79.3907 79.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000512 4096 290 800 33840 6.61987 117.955 209.482 334.104 334.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1040 0.000128 2048 200 800 129600 22.5909 14.46 293.262 417.872 748.318 748.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1720 3.2e-05 2048 430 4032 543360 124.44 64.4975 6699.97 1892.26 8781.52 8781.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1180 0.000256 1024 300 3328 61440 5.83674 3.76906 291.096 202.418 503.252 503.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 6.4e-05 512 245 352 261120 14.1686 6.71539 69.3168 208.968 299.356 299.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1440 0.000512 4096 460 5824 31080 6.6137 804.192 209.507 1020.36 1020.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.000256 512 210 224 53760 3.6225 1.68928 10.044 51.7836 67.2963 67.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 670 6.4e-05 1024 150 512 215040 33.425 13.7134 168 421.144 636.474 636.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.001024 2048 200 320 17040 1.37088 11.9316 58.8922 72.2377 72.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000512 512 390 1600 34560 0.767232 0.864032 35.6849 26.0489 63.4464 63.5229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000512 4096 290 800 33600 6.57306 84.2569 208.614 299.488 299.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1040 0.000128 2048 200 800 128640 22.6815 14.3542 209.796 417.747 664.706 664.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1720 3.2e-05 2048 430 4032 541440 123.853 64.4096 4768.81 1885.53 6842.93 6843.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1180 0.000256 1024 300 3328 59520 5.80752 3.72531 204.168 200.154 413.987 414.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 6.4e-05 512 245 352 253440 14.1893 6.62918 48.7103 206.234 275.952 276.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1440 0.000512 4096 460 5824 30960 6.61667 565.592 209.278 781.53 781.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.000256 512 210 224 53760 3.62582 1.68739 7.3153 51.8118 64.5991 64.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 670 6.4e-05 1024 150 512 207360 33.5826 13.337 117.51 412.306 576.92 577.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.001024 2048 200 320 16800 1.36515 8.93789 58.1302 68.4759 68.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000512 512 390 1600 33840 0.773568 0.868352 29.7939 25.9987 57.5164 57.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000512 4096 290 800 33480 6.57946 69.4374 208.87 284.93 284.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1040 0.000128 2048 200 800 129600 22.6854 14.3823 173.169 418.561 628.932 629.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1720 3.2e-05 2048 430 4032 541440 123.948 64.0901 3931.83 1888.48 6008.69 6008.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1180 0.000256 1024 300 3328 60480 5.90029 3.7847 171.676 202.736 384.229 384.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 6.4e-05 512 245 352 253440 14.6241 6.72973 40.3918 209.143 271.077 271.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1440 0.000512 4096 460 5824 30600 6.54928 463.54 208.244 678.377 678.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 0.000256 512 210 224 51840 3.56627 1.65309 6.30838 50.6622 62.349 62.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 670 6.4e-05 1024 150 512 207360 34.3218 13.5192 96.8607 418.102 562.991 563.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.001024 2048 200 320 16560 1.35248 7.0656 58.0574 66.5196 66.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000512 512 390 1600 35072 0.778144 0.88288 49.5905 26.3442 77.6813 77.7622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000512 4096 290 800 33792 6.60787 118.16 209.266 334.078 334.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1040 0.000128 2048 200 800 130048 22.4887 14.3447 297.397 418.244 752.608 752.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1720 3.2e-05 2048 430 4032 544768 123.531 64.5553 6747.34 1891.86 8827.64 8827.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1180 0.000256 1024 300 3328 61440 5.8327 3.76832 295.405 202.52 507.665 507.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 6.4e-05 512 245 352 262144 14.073 6.71024 70.5039 209.151 300.625 300.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1440 0.000512 4096 460 5824 31104 6.61786 798.204 209.679 1014.55 1014.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.000256 512 210 224 55296 3.62563 1.70624 10.3055 52.4815 68.2745 68.4128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 670 6.4e-05 1024 150 512 217088 33.1735 13.4861 171.245 418.098 636.193 636.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.001024 2048 200 320 17024 1.37018 12.245 60.0027 73.6645 73.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000512 512 390 1600 34304 0.772096 0.867968 35.7456 26.0641 63.5325 63.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000512 4096 290 800 33536 6.56666 80.5909 208.408 295.612 295.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1040 0.000128 2048 200 800 129024 22.6555 14.3503 200.891 418.235 656.258 656.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1720 3.2e-05 2048 430 4032 540672 124.328 64.5541 4536.32 1890.95 6616.48 6616.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1180 0.000256 1024 300 3328 61440 5.83744 3.7679 201.399 202.589 413.723 413.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 6.4e-05 512 245 352 262144 14.1037 6.71334 48.2532 209.05 278.302 278.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1440 0.000512 4096 460 5824 30976 6.62112 539.809 209.509 755.984 756.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 0.000256 512 210 224 53248 3.7064 1.70605 7.05123 52.5214 65.1439 65.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 670 6.4e-05 1024 150 512 212992 33.6325 13.6172 114.634 417.918 579.986 580.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.001024 2048 200 320 16896 1.36992 8.27597 58.9008 68.5912 68.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000512 512 390 1600 34560 0.774176 0.872864 30.3339 26.1524 58.2159 58.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000512 4096 290 800 33408 6.57082 72.6282 208.419 287.662 287.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1040 0.000128 2048 200 800 125952 22.5629 14.4067 175.289 413.105 625.49 625.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1720 3.2e-05 2048 430 4032 540672 123.189 63.9162 4095.8 1881.3 6164.53 6164.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1180 0.000256 1024 300 3328 58368 5.86963 3.73501 170.393 200.362 380.49 380.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 6.4e-05 512 245 352 258048 13.9692 6.61965 42.4749 206.4 269.646 269.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1440 0.000512 4096 460 5824 30720 6.59264 487.893 208.823 703.356 703.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.000256 512 210 224 49152 3.58032 1.62541 5.83059 49.8615 61.0546 61.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 670 6.4e-05 1024 150 512 208896 33.3975 13.3236 100.438 412.61 559.952 560.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.001024 2048 200 320 16512 1.34758 7.66205 57.4894 66.54 66.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.000512 512 390 1600 35264 0.773984 0.879488 39.1767 26.324 67.2384 67.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.000512 4096 290 800 33984 6.62458 91.754 209.787 308.209 308.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1040 0.000128 2048 200 800 129280 22.7954 14.4611 410.922 419.434 867.745 867.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1720 3.2e-05 2048 430 4040 545792 123.177 64.2241 5219.3 1888.57 7295.6 7295.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1180 0.000256 1024 300 3320 62208 5.80022 3.76797 230.596 204.603 444.899 445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 6.4e-05 512 245 360 256000 14.5269 6.71389 55.9931 209.761 287.177 287.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1440 0.000512 4096 460 5840 31200 6.60829 620.678 209.8 837.129 837.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 890 0.000256 512 210 240 54784 3.63021 1.7024 12.0467 52.4144 69.9527 70.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 670 6.4e-05 1024 150 520 209920 34.1987 14.055 210.069 419.339 677.851 678.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.001024 2048 200 320 17120 1.37626 9.43923 59.3482 70.207 70.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1900 0.000512 512 390 1600 35200 0.77824 0.877856 26.0752 26.2796 54.0944 54.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.000512 4096 290 800 33920 6.62323 59.2179 209.446 275.33 275.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1040 0.000128 2048 200 800 129024 22.8943 14.3673 425.546 419.106 882.044 882.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1720 3.2e-05 2048 430 4040 545792 123.16 64.1476 3349.98 1887.27 5424.88 5425.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1180 0.000256 1024 300 3320 61952 5.79206 3.76928 146.683 202.346 358.719 358.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1220 6.4e-05 512 245 360 253952 14.5575 6.70186 44.1273 208.925 274.495 274.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1440 0.000512 4096 460 5840 31168 6.61363 395.303 209.624 611.584 611.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 890 0.000256 512 210 240 54272 3.65843 1.70189 12.2449 52.4958 70.2623 70.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 670 6.4e-05 1024 150 520 208896 34.18 13.484 232.491 419.476 699.822 699.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1260 0.001024 2048 200 320 17088 1.36701 16.2567 59.5393 77.2055 77.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.000512 512 390 1600 35200 0.780288 0.87712 43.3916 26.2901 71.4261 71.5011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.000512 4096 290 800 33960 6.61914 103.658 209.475 319.798 319.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1040 0.000128 2048 200 800 129280 22.8707 14.3788 437.976 418.923 894.279 894.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1720 3.2e-05 2048 430 4040 545920 123.486 64.5328 5908.04 1886.22 7982.63 7982.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1180 0.000256 1024 300 3320 62400 5.81507 3.77968 262.522 202.624 474.872 474.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 6.4e-05 512 245 360 256000 14.574 6.73078 64.0539 209.543 295.085 295.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1440 0.000512 4096 460 5840 31160 6.61434 707 209.398 923.061 923.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.000256 512 210 240 55040 3.66093 1.71376 13.9942 52.5356 72.0554 72.1899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 670 6.4e-05 1024 150 520 209920 34.2404 13.5252 149.148 418.891 615.991 616.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.001024 2048 200 320 17120 1.37526 10.7921 60.1896 72.397 72.4578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.000512 512 390 1600 35040 0.774144 0.877472 28.7876 26.2663 56.7919 56.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.000512 4096 290 800 33920 6.61709 66.0459 209.525 282.232 282.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1040 0.000128 2048 200 800 129280 22.8241 14.4877 455.483 419.137 912.066 912.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1720 3.2e-05 2048 430 4040 545280 123.445 64.244 3758.23 1888.75 5835 5835.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1180 0.000256 1024 300 3320 61440 5.77344 3.74563 164.486 200.799 374.944 375.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 6.4e-05 512 245 360 256000 14.5301 6.72006 41.0132 209.627 272.078 272.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1440 0.000512 4096 460 5840 31120 6.6159 445.774 209.451 661.887 661.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 890 0.000256 512 210 240 53760 3.60854 1.68608 12.6894 51.7133 69.8562 69.9842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 670 6.4e-05 1024 150 520 209920 34.1622 13.5133 99.4207 419.05 566.331 566.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.001024 2048 200 320 17040 1.36704 7.02083 59.7137 68.1433 68.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.000512 512 390 1600 35040 0.77808 0.874496 24.2216 26.3217 52.2799 52.3571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.000512 4096 290 800 33840 6.61936 54.202 209.513 270.379 270.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1040 0.000128 2048 200 800 128640 22.8153 14.5548 452.35 417.922 907.774 907.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1720 3.2e-05 2048 430 4040 545280 123.276 64.3174 3069.67 1887.29 5144.87 5145.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1180 0.000256 1024 300 3320 61440 5.83034 3.77411 135.303 202.42 347.463 347.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 6.4e-05 512 245 360 253440 14.6071 6.71939 33.6278 208.984 264.118 264.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1440 0.000512 4096 460 5840 31080 6.6087 363.473 209.649 579.777 579.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 890 0.000256 512 210 240 53760 3.62496 1.69142 12.5283 51.7913 69.7892 69.9162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 670 6.4e-05 1024 150 520 207360 34.3896 13.5127 219.629 417.782 685.505 685.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1260 0.001024 2048 200 320 17040 1.37494 18.0266 58.7756 78.2207 78.2752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.000512 512 390 1600 35232 0.775232 0.879488 41.3168 26.3101 69.3667 69.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000512 4096 290 800 33936 6.61923 95.4358 209.435 311.532 311.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1040 0.000128 2048 200 800 129024 22.6996 14.3585 244.673 418.359 700.23 700.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1720 3.2e-05 2048 430 4040 545280 123.507 64.3077 5467.66 1887.04 7542.85 7543.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1180 0.000256 1024 300 3320 62208 5.80112 3.76989 241.783 202.491 453.978 454.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 6.4e-05 512 245 360 254976 14.5756 6.71917 58.4961 209.247 289.221 289.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1440 0.000512 4096 460 5840 31152 6.61651 649.412 209.453 865.527 865.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.000256 512 210 240 54528 3.6352 1.69597 8.29597 52.2075 65.9893 66.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 670 6.4e-05 1024 150 520 208896 34.2072 13.5447 135.273 418.319 601.535 601.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.001024 2048 200 320 17088 1.36794 9.7305 58.7264 69.8683 69.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.000512 512 390 1600 34944 0.773856 0.876448 26.848 26.2345 54.818 54.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000512 4096 290 800 33888 6.60915 62.8984 209.62 279.173 279.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1040 0.000128 2048 200 800 129024 22.7107 14.4364 360.075 418.84 816.198 816.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1720 3.2e-05 2048 430 4040 543744 123.409 64.2668 3553.76 1888.9 5630.68 5630.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1180 0.000256 1024 300 3320 61440 5.79075 3.75398 156.187 201.085 366.947 367.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 6.4e-05 512 245 360 251904 14.5553 6.68282 38.0461 208.435 267.912 268.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1440 0.000512 4096 460 5840 31104 6.60941 422.638 209.626 638.921 638.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.000256 512 210 240 53760 3.60035 1.68474 5.61904 51.874 62.93 63.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 670 6.4e-05 1024 150 520 205824 34.1869 13.439 87.6083 416.79 552.208 552.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.001024 2048 200 320 16992 1.35962 6.43773 58.3871 66.2278 66.2835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.000512 512 390 1600 35136 0.775552 0.87712 22.6682 26.3398 50.7434 50.8216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.000512 4096 290 800 33840 6.61571 51.497 209.617 267.772 267.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1040 0.000128 2048 200 800 127872 22.7719 14.377 352.685 417.933 807.898 808.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1720 3.2e-05 2048 430 4040 543744 124 64.4116 2920.72 1893.9 5003.34 5003.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1180 0.000256 1024 300 3320 61056 5.76826 3.73974 127.984 200.637 338.259 338.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 6.4e-05 512 245 360 248832 14.6123 6.65805 31.3265 207.438 260.224 260.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1440 0.000512 4096 460 5840 30960 6.5912 344.739 209.107 560.483 560.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 890 0.000256 512 210 240 52992 3.58454 1.67312 11.1721 51.2855 67.8738 68.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 670 6.4e-05 1024 150 520 202752 34.2921 13.4145 71.6591 414.673 534.224 534.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.001024 2048 200 320 16992 1.36602 5.31427 58.3226 65.0449 65.1007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000512 512 390 1600 35168 0.782176 0.876096 55.0327 26.3392 83.1124 83.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000512 4096 290 800 33936 6.61072 136.724 209.646 353.026 353.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1040 0.000128 2048 200 800 129024 22.7549 14.42 352.855 418.738 808.898 809.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1720 3.2e-05 2048 430 4040 545664 123.471 64.2922 7837.15 1888.52 9913.76 9914.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1180 0.000256 1024 300 3320 62272 5.80438 3.77242 350.457 202.589 562.751 562.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 6.4e-05 512 245 360 254464 14.6322 6.72973 83.2247 209.431 314.196 314.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1440 0.000512 4096 460 5840 31136 6.61699 920.332 209.58 1136.58 1136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.000256 512 210 240 54656 3.66346 1.70742 11.8329 52.5162 69.8734 70.0084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 670 6.4e-05 1024 150 520 209664 34.1978 13.5251 199.392 418.68 665.983 666.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.001024 2048 200 320 17080 1.36816 14.0067 59.9941 75.4108 75.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000512 512 390 1600 34944 0.771808 0.870848 35.4927 26.2076 63.4246 63.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000512 4096 290 800 33824 6.61414 85.9911 209.181 301.829 301.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1040 0.000128 2048 200 800 129024 22.6962 14.3524 221.087 418.53 676.797 676.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1720 3.2e-05 2048 430 4040 544768 123.046 64.2417 4907.62 1884.66 6979.9 6980.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1180 0.000256 1024 300 3320 61824 5.81453 3.76832 217.72 202.584 430.017 430.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 6.4e-05 512 245 360 254464 14.594 6.71866 53.6669 209.303 284.462 284.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1440 0.000512 4096 460 5840 31024 6.60771 580.679 209.107 796.441 796.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.000256 512 210 240 53760 3.63347 1.69165 7.60173 51.9067 64.9856 65.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 670 6.4e-05 1024 150 520 207872 34.2887 13.6208 123.572 418.403 590.07 590.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.001024 2048 200 320 17024 1.3719 8.84384 59.9505 70.2093 70.2658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.000512 512 390 1600 34608 0.777088 0.870816 29.9132 26.1885 57.8301 57.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000512 4096 290 800 33768 6.61501 70.4778 209.381 286.516 286.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1040 0.000128 2048 200 800 129024 22.7656 14.3724 535.331 419.076 991.671 991.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1720 3.2e-05 2048 430 4040 542976 124.298 64.4245 3969.28 1891.6 6049.92 6050.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1180 0.000256 1024 300 3320 61824 5.8456 3.78422 176.778 202.735 389.271 389.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 6.4e-05 512 245 360 252672 14.7102 6.72563 43.8366 209.531 274.986 275.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1440 0.000512 4096 460 5840 30912 6.58595 468.279 209.002 683.91 683.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.000256 512 210 240 53760 3.70099 1.71024 6.28243 52.598 64.4469 64.5755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 670 6.4e-05 1024 150 520 209664 34.2007 13.7151 101.664 418.876 568.64 568.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.001024 2048 200 320 16968 1.36262 7.18621 59.729 68.3208 68.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000512 512 390 1600 35200 0.777024 0.878432 51.4684 26.3054 79.5126 79.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000512 4096 290 800 33920 6.61504 127.508 209.625 343.792 343.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1040 0.000128 2048 200 800 129024 22.789 14.3434 326.671 419.478 783.413 783.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1720 3.2e-05 2048 430 4040 545792 123.118 64.2841 7233.91 1888.93 9310.58 9310.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1180 0.000256 1024 300 3320 61952 5.79174 3.76221 318.048 202.443 530.18 530.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 6.4e-05 512 245 360 253952 14.5759 6.70899 77.9316 209.115 308.517 308.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1440 0.000512 4096 460 5840 31168 6.62528 851.98 209.818 1068.47 1068.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.000256 512 210 240 54272 3.65741 1.70531 11.0264 52.4475 68.9933 69.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 670 6.4e-05 1024 150 520 208896 34.0493 13.5332 183.842 418.046 649.653 649.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.001024 2048 200 320 17088 1.36973 13.252 58.9539 73.619 73.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000512 512 390 1600 35072 0.77824 0.880896 33.2196 26.3504 61.3098 61.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000512 4096 290 800 33792 6.60314 81.5725 209.293 297.515 297.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1040 0.000128 2048 200 800 128000 22.7363 14.3341 207.003 418.285 662.487 662.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1720 3.2e-05 2048 430 4040 544768 123.638 64.3557 4494.21 1892.06 6574.59 6574.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1180 0.000256 1024 300 3320 61440 5.82406 3.76618 193.853 202.523 406.099 406.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 6.4e-05 512 245 360 253952 14.5575 6.70515 50.7073 209.159 281.316 281.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1440 0.000512 4096 460 5840 31104 6.61747 518.248 209.821 734.732 734.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.000256 512 210 240 53248 3.69981 1.70803 7.21037 52.4865 65.257 65.3906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 670 6.4e-05 1024 150 520 208896 34.0843 13.4881 117.552 418.139 583.446 583.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.001024 2048 200 320 17024 1.36851 8.45104 58.9547 68.8179 68.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000512 512 390 1600 34944 0.774144 0.880384 26.9683 26.3014 55.0082 55.0842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000512 4096 290 800 33792 6.61517 66.1904 209.637 282.487 282.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1040 0.000128 2048 200 800 127488 22.7052 14.3572 167.919 417.081 622.187 622.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1720 3.2e-05 2048 430 4040 543744 123.572 64.29 3668 1889.64 5745.82 5746.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1180 0.000256 1024 300 3320 59904 5.7767 3.71862 155.475 200.211 365.309 365.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 6.4e-05 512 245 360 245760 14.6356 6.61882 39.9739 206.461 267.87 268.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1440 0.000512 4096 460 5840 30912 6.58714 425.999 209.132 641.761 641.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.000256 512 210 240 52224 3.67584 1.68141 5.68496 51.8373 63.0312 63.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 670 6.4e-05 1024 150 520 202752 34.0352 13.3222 92.4607 412.739 552.736 552.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.001024 2048 200 320 16896 1.36397 7.10042 59.3687 67.8755 67.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000512 512 390 1600 35136 0.77824 0.878336 53.2261 26.2784 81.2475 81.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000512 4096 290 800 33912 6.61299 130.091 209.587 346.336 346.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1040 0.000128 2048 200 800 129024 22.8113 14.3606 332.8 419.24 789.341 789.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1720 3.2e-05 2048 430 4040 544896 123.855 64.4953 7460.63 1889.65 9538.96 9539.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1180 0.000256 1024 300 3320 61632 5.8201 3.76448 328.496 202.356 540.57 540.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 6.4e-05 512 245 360 253440 14.6103 6.71744 80.4672 208.907 310.885 311.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1440 0.000512 4096 460 5840 31104 6.61299 881.344 209.476 1097.48 1097.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.000256 512 210 240 54144 3.63366 1.69357 11.4541 52.295 69.2309 69.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 670 6.4e-05 1024 150 520 207360 34.3131 13.5637 185.838 417.62 651.523 651.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.001024 2048 200 320 17064 1.37005 13.3289 60.9242 75.6652 75.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000512 512 390 1600 35136 0.775904 0.880608 37.4259 26.3081 65.4798 65.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000512 4096 290 800 33840 6.61482 86.1979 209.384 302.239 302.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1040 0.000128 2048 200 800 127872 22.7185 14.3713 216.083 417.55 670.853 670.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1720 3.2e-05 2048 430 4040 543744 124.064 64.336 4824.61 1891.27 6904.62 6904.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1180 0.000256 1024 300 3320 61056 5.76269 3.7376 211.064 200.54 421.231 421.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 6.4e-05 512 245 360 248832 14.6338 6.65395 51.3438 207.207 280.023 280.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1440 0.000512 4096 460 5840 30960 6.59866 570.487 208.881 786.01 786.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.000256 512 210 240 52992 3.58374 1.67322 7.4576 51.2343 64.1054 64.2382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 670 6.4e-05 1024 150 520 202752 34.2958 13.9613 118.02 417.362 583.826 583.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.001024 2048 200 320 16992 1.36806 8.66918 59.5945 69.6745 69.7339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000512 512 390 1600 34560 0.777344 0.867936 32.4534 26.0926 60.2756 60.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000512 4096 290 800 33696 6.60698 74.9757 209.241 290.868 290.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1040 0.000128 2048 200 800 127872 22.8092 14.4101 190.441 418.163 645.951 646.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1720 3.2e-05 2048 430 4040 542592 123.365 64.2691 4244.7 1884.55 6317.21 6317.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1180 0.000256 1024 300 3320 60480 5.89414 3.77446 184.213 202.549 396.56 396.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 6.4e-05 512 245 360 248832 14.856 6.7168 45.1358 209.04 275.934 276.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1440 0.000512 4096 460 5840 30888 6.59523 502.907 209.125 718.672 718.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.000256 512 210 240 51840 3.63904 1.6783 6.4953 51.3362 63.3033 63.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 670 6.4e-05 1024 150 520 207360 34.314 13.5075 106.748 417.901 572.658 572.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.001024 2048 200 320 16848 1.36397 8.09142 58.3637 67.8614 67.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.000512 512 390 1600 34560 0.774432 0.876544 29.1991 26.2123 57.1458 57.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000512 4096 290 800 33696 6.61914 66.7736 209.42 282.856 282.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1040 0.000128 2048 200 800 126720 22.6391 14.3749 166.254 414.864 618.262 618.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1720 3.2e-05 2048 430 4040 539136 124.713 64.3846 3758.67 1892.48 5840.57 5840.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1180 0.000256 1024 300 3320 59904 5.70723 3.6905 163.131 200.075 372.732 372.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 6.4e-05 512 245 360 239616 15.1014 6.57261 39.4597 204.248 265.566 265.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1440 0.000512 4096 460 5840 30816 6.5905 447.51 208.922 663.066 663.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.000256 512 210 240 50688 3.51283 1.62499 5.67366 49.7952 60.7601 60.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 670 6.4e-05 1024 150 520 193536 34.6072 13.25 88.8837 408.32 545.25 545.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.001024 2048 200 320 16704 1.35712 6.8551 58.448 66.7024 66.7587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000512 512 390 1600 35040 0.773536 0.874944 52.5442 26.2915 80.5683 80.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000512 4096 290 800 33920 6.61357 123.551 209.692 339.9 339.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1040 0.000128 2048 200 800 129280 22.7644 14.3606 313.641 419.489 770.386 770.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1720 3.2e-05 2048 430 4040 545280 123.439 64.4352 6979.44 1892.02 9059.67 9059.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1180 0.000256 1024 300 3320 61440 5.7712 3.74426 306.133 200.895 516.673 516.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 6.4e-05 512 245 360 256000 14.5437 6.72042 75.9507 209.792 307.195 307.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1440 0.000512 4096 460 5840 31120 6.6151 829.836 209.621 1046.12 1046.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.000256 512 210 240 53760 3.60826 1.6855 10.5731 51.758 67.7775 67.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 670 6.4e-05 1024 150 520 209920 34.1584 13.5109 175.394 419.416 642.666 642.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.001024 2048 200 320 17040 1.36576 12.8493 60.0302 74.2868 74.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000512 512 390 1600 34880 0.770976 0.876256 36.2607 26.2108 64.2014 64.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000512 4096 290 800 33760 6.61098 83.2778 209.075 299.007 299.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1040 0.000128 2048 200 800 128000 22.5847 14.3733 209.599 415.881 662.565 662.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1720 3.2e-05 2048 430 4040 545280 123.331 64.2519 4747.63 1888.92 6824.45 6824.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1180 0.000256 1024 300 3320 60160 5.74816 3.71712 205.697 200.889 416.177 416.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 6.4e-05 512 245 360 256000 14.5182 6.71069 52.6102 209.655 283.674 283.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1440 0.000512 4096 460 5840 31040 6.60963 568.191 209.429 784.273 784.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.000256 512 210 240 53760 3.61149 1.68451 7.30771 51.7665 64.5188 64.6542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 670 6.4e-05 1024 150 520 209920 34.1245 13.4967 120.625 419.119 587.545 587.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.001024 2048 200 320 16960 1.36579 8.71235 59.982 70.1039 70.1616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000512 512 390 1600 34560 0.770048 0.866112 31.3423 26.0792 59.1418 59.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000512 4096 290 800 33600 6.57818 69.9308 208.862 285.417 285.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1040 0.000128 2048 200 800 128640 22.659 14.352 176.368 418.241 631.749 631.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1720 3.2e-05 2048 430 4040 541440 123.652 64.0647 3948.72 1887.82 6024.58 6024.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1180 0.000256 1024 300 3320 59520 5.8129 3.73123 169.444 200.263 379.38 379.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 6.4e-05 512 245 360 245760 14.6351 6.62365 42.2234 206.491 270.155 270.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1440 0.000512 4096 460 5840 30960 6.61334 470.403 209.644 686.707 686.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 0.000256 512 210 240 53760 3.62019 1.69075 6.4081 51.8711 63.7407 63.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 670 6.4e-05 1024 150 520 199680 34.4596 13.3345 96.0334 412.793 556.807 556.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.001024 2048 200 320 16800 1.35987 7.57443 58.9677 67.9457 68.0038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000512 512 390 1600 34560 0.772096 0.870304 28.5796 26.099 56.4027 56.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000512 4096 290 800 33600 6.60784 70.1396 209.044 285.835 285.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1040 0.000128 2048 200 800 125440 22.6094 14.2575 168.131 412.795 617.92 618.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1720 3.2e-05 2048 430 4040 542720 124.591 64.2117 3904.75 1896.23 5990.11 5990.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1180 0.000256 1024 300 3320 58880 5.84006 3.72608 162.62 200.248 372.56 372.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 6.4e-05 512 245 360 245760 14.6339 8.45757 40.8155 206.284 270.372 270.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1440 0.000512 4096 460 5840 30720 6.58016 468.867 208.531 684.024 684.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 0.000256 512 210 240 51200 3.72173 1.68755 5.98042 51.8624 63.4083 63.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 670 6.4e-05 1024 150 520 204800 33.8358 13.3748 96.1024 412.382 555.877 556.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.001024 2048 200 320 16640 1.35552 7.48954 58.6891 67.5771 67.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000512 512 390 1600 34944 0.771456 0.878592 50.3667 26.2115 78.3108 78.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000512 4096 290 800 33888 6.61792 115.919 209.404 331.985 332.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1040 0.000128 2048 200 800 129024 22.6571 14.369 294.737 418.429 750.327 750.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1720 3.2e-05 2048 430 4040 543744 123.366 64.2976 6578.05 1887.09 8653.15 8653.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1180 0.000256 1024 300 3320 61440 5.77853 3.75622 286.424 200.997 497.091 497.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 6.4e-05 512 245 360 251904 14.565 6.6825 70.3276 208.229 299.996 300.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1440 0.000512 4096 460 5840 31104 6.61094 790.684 209.418 1006.76 1006.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.000256 512 210 240 53760 3.60288 1.68141 10.2752 51.7218 67.4367 67.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 670 6.4e-05 1024 150 520 205824 34.183 13.5414 161.324 416.277 625.512 625.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.001024 2048 200 320 16992 1.36451 11.7617 59.6596 72.8267 72.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000512 512 390 1600 34944 0.777152 0.877792 35.3321 26.3005 63.371 63.4476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000512 4096 290 800 33792 6.61488 82.2935 209.591 298.544 298.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1040 0.000128 2048 200 800 127488 22.7068 14.6762 207.4 416.986 661.9 662.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1720 3.2e-05 2048 430 4040 543744 123.615 64.2641 4675.18 1889.21 6752.59 6752.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1180 0.000256 1024 300 3320 59904 5.77363 3.72122 201.155 200.198 410.978 411.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 6.4e-05 512 245 360 245760 14.6321 6.61709 49.145 206.407 276.982 277.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1440 0.000512 4096 460 5840 30912 6.5961 555.275 209.095 771.008 771.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.000256 512 210 240 52224 3.67507 1.68726 6.91424 51.8273 64.2573 64.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 670 6.4e-05 1024 150 520 202752 34.0203 13.3176 114.643 412.629 574.788 574.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.001024 2048 200 320 16896 1.36707 8.80554 59.3551 69.5697 69.6278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000512 512 390 1600 34560 0.774144 0.87856 29.9103 26.2188 57.8629 57.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000512 4096 290 800 33696 6.61901 68.1943 209.462 284.322 284.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1040 0.000128 2048 200 800 126720 22.6228 14.3175 170.041 414.94 622.052 622.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1720 3.2e-05 2048 430 4040 539136 124.748 64.0048 3823.61 1893.67 5906.35 5906.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1180 0.000256 1024 300 3320 59904 5.71411 3.6864 166.947 198.195 374.671 374.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 6.4e-05 512 245 360 239616 14.6941 6.57229 40.336 204.294 266.078 266.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1440 0.000512 4096 460 5840 30816 6.60237 456.911 208.959 672.515 672.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.000256 512 210 240 50688 3.52371 1.62304 5.76614 49.8019 60.8668 60.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 670 6.4e-05 1024 150 520 193536 34.6158 13.2561 90.6756 408.386 547.118 547.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.001024 2048 200 320 16704 1.35578 6.86899 58.538 66.8048 66.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000512 512 390 1600 34560 0.776032 0.878592 27.4718 26.1713 55.3767 55.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000512 4096 290 800 33408 6.55926 64.1654 208.563 279.332 279.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1040 0.000128 2048 200 800 125952 22.5745 14.2611 161.464 413.371 611.801 611.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1720 3.2e-05 2048 430 4040 540672 123.194 63.9713 3600.69 1881.99 5670.18 5670.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1180 0.000256 1024 300 3320 58368 5.8751 3.72531 152.06 200.448 362.244 362.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 6.4e-05 512 245 360 245760 14.6368 6.62109 38.3034 206.53 266.276 266.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1440 0.000512 4096 460 5840 30720 6.59475 425.358 209.088 641.087 641.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.000256 512 210 240 49152 3.57978 1.62643 5.58115 49.8968 60.8377 60.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 670 6.4e-05 1024 150 520 196608 34.8129 13.3264 86.2166 412.893 547.43 547.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.001024 2048 200 320 16512 1.35133 7.41581 57.7964 66.6077 66.6585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000512 512 390 1600 35000 0.780064 0.876544 50.8645 26.2287 78.8339 78.9149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000512 4096 290 800 33900 6.61709 119.546 209.535 335.745 335.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1040 0.000128 2048 200 800 128800 22.8624 14.4604 304.377 418.786 760.621 760.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1720 3.2e-05 2048 430 4040 544000 124.067 64.3975 6826.52 1888.86 8904.18 8904.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1180 0.000256 1024 300 3320 61600 5.80858 3.76413 300.862 201.049 511.621 511.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 6.4e-05 512 245 360 252800 14.6084 6.70515 73.7908 208.357 303.65 303.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1440 0.000512 4096 460 5840 31100 6.61376 811.706 209.461 1027.83 1027.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.000256 512 210 240 52800 3.66013 1.69165 10.0037 51.7307 67.2408 67.3751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 670 6.4e-05 1024 150 520 208000 34.1513 13.4843 170.802 416.534 635.169 635.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.001024 2048 200 320 17000 1.36806 12.1615 58.6523 72.2248 72.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000512 512 390 1600 34800 0.780576 0.876544 37.3911 26.32 65.4497 65.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000512 4096 290 800 33800 6.62598 82.2607 209.692 298.623 298.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1040 0.000128 2048 200 800 128000 22.7684 14.3503 207.949 417.222 662.422 662.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1720 3.2e-05 2048 430 4040 544000 124.105 64.2539 4640.33 1890.83 6719.86 6720.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1180 0.000256 1024 300 3320 60800 5.76486 3.72326 202.776 200.218 412.614 412.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 6.4e-05 512 245 360 249600 14.4796 6.6329 49.7615 206.435 277.495 277.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1440 0.000512 4096 460 5840 31000 6.61299 550.474 209.631 766.764 766.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.000256 512 210 240 51200 3.72506 1.68944 6.8896 51.8381 64.2943 64.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 670 6.4e-05 1024 150 520 204800 33.9634 13.3504 114.869 412.686 575.056 575.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.001024 2048 200 320 16800 1.36006 8.26077 58.0769 67.7418 67.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000512 512 390 1600 34200 0.776192 0.869056 30.6518 26.1117 58.4922 58.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000512 4096 290 800 33600 6.59456 70.185 209.14 285.963 286.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1040 0.000128 2048 200 800 124800 22.7667 14.3798 174.103 413.161 624.539 624.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1720 3.2e-05 2048 430 4040 542400 124.783 64.123 4011.22 1895.55 6096.01 6096.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1180 0.000256 1024 300 3320 60000 5.80486 3.7375 172.273 200.333 382.28 382.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 6.4e-05 512 245 360 249600 14.5146 6.6345 43.567 206.483 271.38 271.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1440 0.000512 4096 460 5840 30900 6.61574 487.036 209.748 703.448 703.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 0.000256 512 210 240 52800 3.67686 1.69341 6.20854 51.904 63.6426 63.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 670 6.4e-05 1024 150 520 201600 34.3413 13.4391 98.2798 412.783 559.025 559.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.001024 2048 200 320 16800 1.36346 7.48954 60.1704 69.0666 69.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000512 512 390 1600 34400 0.773344 0.871328 28.9532 26.1805 56.863 56.9467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000512 4096 290 800 33600 6.61683 65.1567 209.699 281.515 281.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1040 0.000128 2048 200 800 124800 22.7043 14.3754 161.451 413.475 612.135 612.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1720 3.2e-05 2048 430 4040 537600 125.024 63.9488 3654.59 1892.01 5735.9 5736.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1180 0.000256 1024 300 3320 60800 5.76672 3.72736 162.404 200.472 372.498 372.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 6.4e-05 512 245 360 243200 14.7775 6.62762 39.0547 206.573 267.22 267.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1440 0.000512 4096 460 5840 30800 6.61062 437.615 209.629 653.898 653.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 0.000256 512 210 240 51200 3.72806 1.69027 6.01222 51.9806 63.563 63.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 670 6.4e-05 1024 150 520 204800 33.8837 13.3373 92.4392 412.969 552.814 552.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.001024 2048 200 320 16400 1.34624 6.712 59.6502 67.7513 67.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.000512 512 390 1632 35264 0.775296 0.88064 43.6804 26.3054 71.7254 71.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.000512 4096 290 816 33888 6.61805 101.118 209.668 317.447 317.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1040 0.000128 2048 200 816 129792 22.7123 14.3407 443.999 419.071 900.26 900.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1720 3.2e-05 2048 430 4032 544768 123.616 64.5674 5635.6 1890.02 7714.15 7714.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1180 0.000256 1024 300 3360 62208 5.79059 3.77485 249.563 202.625 461.89 462.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 6.4e-05 512 245 336 263168 14.0914 6.71469 57.8723 210.99 289.853 290.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1440 0.000512 4096 460 5808 31232 6.62893 667.368 209.597 883.637 883.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 890 0.000256 512 210 240 50176 3.80208 1.70189 12.6489 52.3821 70.6977 70.8301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 670 6.4e-05 1024 150 528 215040 33.5197 13.4979 232.915 419.043 699.165 699.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.001024 2048 200 336 16992 1.37366 10.6969 60.1476 72.2611 72.3203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1900 0.000512 512 390 1632 35200 0.776192 0.878464 27.6233 26.3038 55.6622 55.7425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.000512 4096 290 816 33856 6.61472 65.5013 209.82 281.982 282.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1040 0.000128 2048 200 816 129536 22.7884 14.3448 431.9 419.451 888.62 888.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1720 3.2e-05 2048 430 4032 544768 123.376 64.388 3617.56 1891.53 5697.19 5697.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1180 0.000256 1024 300 3360 61952 5.79872 3.76483 162.187 202.399 374.283 374.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 6.4e-05 512 245 336 262144 14.0563 6.70925 46.3502 209.103 276.407 276.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1440 0.000512 4096 460 5808 31168 6.61757 425.579 209.562 641.804 641.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 890 0.000256 512 210 240 50176 3.8159 1.70154 12.9048 52.5114 71.1011 71.2445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 670 6.4e-05 1024 150 528 212992 33.6436 13.4969 216.58 418.117 682.031 682.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1260 0.001024 2048 200 336 16960 1.37011 17.9843 58.7346 78.1335 78.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1900 0.000512 512 390 1632 34944 0.776192 0.87648 22.9098 26.217 50.8629 50.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1400 0.000512 4096 290 816 33792 6.62122 199.416 209.5 415.586 415.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1040 0.000128 2048 200 816 129024 22.7091 14.3954 460.116 418.562 915.918 916.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1720 3.2e-05 2048 430 4032 543744 123.412 64.5425 2994.74 1888.92 5071.96 5072.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1180 0.000256 1024 300 3360 61440 5.78752 3.75501 132.604 200.974 343.253 343.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1220 6.4e-05 512 245 336 261120 14.0313 6.68909 40.4039 208.286 269.597 269.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1440 0.000512 4096 460 5808 31104 6.61206 352.754 209.247 568.656 568.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 890 0.000256 512 210 240 49152 3.77635 1.68566 12.599 51.7312 69.9544 70.0811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 670 6.4e-05 1024 150 528 211968 33.5275 13.4412 258.931 416.385 722.481 722.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1260 0.001024 2048 200 336 16896 1.37011 18.0737 58.9807 78.4688 78.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.000512 512 390 1632 35280 0.778912 0.878592 41.5799 26.3213 69.6398 69.7183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.000512 4096 290 816 33880 6.61981 96.9652 209.832 313.462 313.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1040 0.000128 2048 200 816 129600 22.8508 14.3688 394.827 419.416 851.594 851.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1720 3.2e-05 2048 430 4032 544640 124.058 64.493 5465.56 1892.28 7546.73 7547.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1180 0.000256 1024 300 3360 62080 5.83382 3.77994 243 202.724 455.467 455.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 6.4e-05 512 245 336 263680 14.1262 6.73136 55.7751 209.786 286.605 286.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1440 0.000512 4096 460 5808 31200 6.60749 645.72 209.629 862.001 862.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.000256 512 210 240 50560 3.82397 1.70803 11.8376 52.5979 70.1225 70.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 670 6.4e-05 1024 150 528 215040 33.6341 13.5282 140.522 419.383 607.249 607.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.001024 2048 200 336 17000 1.37626 10.2137 61.2468 72.8804 72.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.000512 512 390 1632 35200 0.774144 0.876544 27.213 26.2703 55.2163 55.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.000512 4096 290 816 33840 6.61485 64.0608 209.643 280.361 280.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1040 0.000128 2048 200 816 129280 22.8357 14.3746 371.147 419.134 827.627 827.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1720 3.2e-05 2048 430 4032 544000 124.146 64.483 3566.8 1892.07 5647.84 5648.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1180 0.000256 1024 300 3360 61440 5.76739 3.74374 157.558 200.78 367.977 368.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 6.4e-05 512 245 336 263680 14.0967 6.72358 36.7951 209.624 267.423 267.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1440 0.000512 4096 460 5808 31120 6.6088 420.39 209.221 636.266 636.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 890 0.000256 512 210 240 48640 3.79942 1.68445 10.6368 51.8442 68.1264 68.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 670 6.4e-05 1024 150 528 215040 33.5686 13.5092 92.3854 419.161 558.807 558.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.001024 2048 200 336 16960 1.37158 6.74976 59.8121 67.9769 68.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.000512 512 390 1632 35040 0.778048 0.878592 22.7663 26.3204 50.8257 50.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.000512 4096 290 816 33720 6.60925 51.9143 209.383 267.952 268.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1040 0.000128 2048 200 816 128640 22.8378 14.4138 401.822 417.881 857.088 857.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1720 3.2e-05 2048 430 4032 543360 124.384 64.4659 2903.7 1892.13 4985.01 4985.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1180 0.000256 1024 300 3360 61440 5.83814 3.77574 129.041 202.38 341.174 341.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 6.4e-05 512 245 336 261120 14.1638 6.72154 30.0494 209.586 260.703 260.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1440 0.000512 4096 460 5808 31080 6.61824 340.721 209.449 556.832 556.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 890 0.000256 512 210 240 48000 3.83789 1.6896 10.2874 51.7862 67.7588 67.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 670 6.4e-05 1024 150 528 211200 33.9849 14.1766 201.809 417.742 667.904 668.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.001024 2048 200 336 16920 1.37626 5.71187 58.7642 65.8951 65.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.000512 512 390 1632 35232 0.774144 0.878592 54.0547 26.3107 82.1036 82.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000512 4096 290 816 33840 6.61267 134.396 209.457 350.511 350.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1040 0.000128 2048 200 816 129408 22.673 14.4712 340.824 418.359 796.456 796.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1720 3.2e-05 2048 430 4032 544512 123.783 64.3961 7634.26 1889.14 9711.91 9712.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1180 0.000256 1024 300 3360 61824 5.81229 3.76422 341.938 202.452 554.098 554.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 6.4e-05 512 245 336 262656 14.1066 6.71738 76.7405 209.254 307 307.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1440 0.000512 4096 460 5808 31200 6.61661 891.027 209.474 1107.16 1107.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.000256 512 210 240 49920 3.80259 1.69779 10.9604 52.2093 68.8216 68.9598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 670 6.4e-05 1024 150 528 213504 33.6576 13.5177 197.595 418.32 663.279 663.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.001024 2048 200 336 16992 1.37421 14.3364 58.9598 74.713 74.7728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.000512 512 390 1632 34944 0.775808 0.877952 34.8689 26.2339 62.8455 62.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000512 4096 290 816 33792 6.61894 84.6724 209.659 300.996 301.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1040 0.000128 2048 200 816 129024 22.6762 14.3703 489.436 418.892 945.506 945.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1720 3.2e-05 2048 430 4032 543744 123.364 64.306 4771.83 1889.13 6848.96 6849.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1180 0.000256 1024 300 3360 61440 5.78131 3.75987 211.583 201.055 422.308 422.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 6.4e-05 512 245 336 261120 14.0234 6.68131 48.9917 208.457 278.336 278.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1440 0.000512 4096 460 5808 31104 6.61094 559.212 209.418 775.283 775.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.000256 512 210 240 49152 3.7711 1.68352 6.95885 51.7761 64.3492 64.4813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 670 6.4e-05 1024 150 528 211968 33.461 13.4431 122.266 416.724 586.079 586.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.001024 2048 200 336 16896 1.36192 9.21581 59.5114 70.134 70.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.000512 512 390 1632 35136 0.779392 0.87888 29.7555 26.3091 57.8098 57.8902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.000512 4096 290 816 33696 6.60099 68.3796 209.211 284.237 284.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1040 0.000128 2048 200 816 129024 22.6157 14.6596 508.256 417.594 963.258 963.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1720 3.2e-05 2048 430 4032 543744 124.148 64.6514 3857.4 1891.74 5938.26 5938.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1180 0.000256 1024 300 3360 61056 5.76784 3.74624 171.028 200.524 381.195 381.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 6.4e-05 512 245 336 258048 14.0764 6.65686 39.6473 207.263 267.828 267.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1440 0.000512 4096 460 5808 31104 6.62064 452.444 209.476 668.586 668.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 0.000256 512 210 240 48384 3.75766 1.67322 14.9309 51.2447 71.764 71.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 670 6.4e-05 1024 150 528 207360 33.8048 13.4867 97.0725 414.337 558.887 559.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.001024 2048 200 336 16848 1.36557 7.6136 59.2671 68.2895 68.3481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.000512 512 390 1632 34944 0.777568 0.87664 25.4284 26.2833 53.4475 53.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.000512 4096 290 816 33600 6.58906 57.8376 208.957 273.427 273.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1040 0.000128 2048 200 816 127488 22.7188 14.3907 524.181 416.69 978.117 978.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1720 3.2e-05 2048 430 4032 543744 123.584 64.2999 3261.22 1887.85 5337.29 5337.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1180 0.000256 1024 300 3360 59904 5.78019 3.71875 142.216 200.09 351.941 352.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 6.4e-05 512 245 336 258048 13.9425 6.6145 33.7306 207.04 261.514 261.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1440 0.000512 4096 460 5808 30912 6.58704 380.21 208.702 595.546 595.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 890 0.000256 512 210 240 49152 3.78986 1.68218 14.2941 51.7915 71.7105 71.8397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 670 6.4e-05 1024 150 528 208896 33.3621 13.545 89.0827 412.34 548.511 548.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.001024 2048 200 336 16704 1.35987 5.98221 57.8005 65.1861 65.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000512 512 390 1632 35280 0.783264 0.88064 51.9106 26.3384 79.999 80.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000512 4096 290 816 33824 6.61546 124.788 209.572 341.021 341.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1040 0.000128 2048 200 816 129472 22.7365 14.3919 315.244 418.689 771.199 771.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1720 3.2e-05 2048 430 4032 544768 123.776 64.583 7050.86 1890.64 9130.21 9130.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1180 0.000256 1024 300 3360 61824 5.83411 3.77162 316.609 202.554 528.897 529.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 6.4e-05 512 245 336 261632 14.2097 6.73178 71.2023 209.415 301.742 301.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1440 0.000512 4096 460 5808 31192 6.6183 822.444 212.768 1041.88 1041.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.000256 512 210 240 50176 3.82947 1.70966 10.3556 52.5119 68.5605 68.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 670 6.4e-05 1024 150 528 213248 33.7595 13.525 183.113 418.647 649.233 649.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.001024 2048 200 336 16968 1.37011 13.4148 58.9516 73.7803 73.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000512 512 390 1632 34944 0.772544 0.873568 33.9706 26.2027 61.9011 61.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000512 4096 290 816 33712 6.60867 79.2184 209.118 294.989 295.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1040 0.000128 2048 200 816 129024 22.6719 14.4471 200.282 418.512 656.043 656.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1720 3.2e-05 2048 430 4032 542976 123.837 64.3909 4436.29 1889.42 6514.26 6514.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1180 0.000256 1024 300 3360 61824 5.81747 3.76845 200.608 202.537 412.859 412.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 6.4e-05 512 245 336 261632 14.1814 6.72541 47.1034 209.288 277.482 277.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1440 0.000512 4096 460 5808 31136 6.62266 523.579 209.474 739.719 739.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.000256 512 210 240 48384 3.82787 1.69216 6.68275 51.9078 64.2696 64.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 670 6.4e-05 1024 150 528 211456 33.8943 13.5134 115.567 418.392 581.551 581.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.001024 2048 200 336 16912 1.36602 8.54794 59.9644 69.9208 69.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.000512 512 390 1632 34944 0.776128 0.874016 28.3745 26.1839 56.2926 56.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000512 4096 290 816 33600 6.59213 64.8831 208.972 280.491 280.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1040 0.000128 2048 200 816 129024 22.7507 14.4104 164.862 418.989 621.139 621.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1720 3.2e-05 2048 430 4032 542976 124.356 64.4595 3647.16 1891.15 5727.44 5727.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1180 0.000256 1024 300 3360 61824 5.83984 3.78307 164.823 202.706 377.285 377.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 6.4e-05 512 245 336 258048 14.4515 6.72768 38.0236 209.601 268.989 269.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1440 0.000512 4096 460 5808 31080 6.61504 430.074 209.629 646.363 646.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.000256 512 210 240 48384 3.91875 1.70806 5.76269 52.5838 64.1242 64.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 670 6.4e-05 1024 150 528 209664 34.1786 13.5619 93.5994 418.796 560.319 560.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.001024 2048 200 336 16800 1.36189 7.16922 58.6381 67.2095 67.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.000512 512 390 1632 34496 0.770304 0.87904 24.8551 26.1313 52.7211 52.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.000512 4096 290 816 33600 6.60685 58.916 209.15 274.718 274.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1040 0.000128 2048 200 816 129024 22.6892 14.3318 467.077 418.885 923.109 923.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1720 3.2e-05 2048 430 4032 541184 124.644 64.3052 3272.35 1895.1 5356.73 5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1180 0.000256 1024 300 3360 60928 5.76576 3.73763 145.05 200.463 355.149 355.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 6.4e-05 512 245 336 258048 14.0407 6.64042 34.4572 206.991 262.316 262.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1440 0.000512 4096 460 5808 30912 6.59411 384.666 208.902 600.206 600.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 0.000256 512 210 240 46592 3.77338 1.65469 5.25757 50.7861 61.6283 61.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 670 6.4e-05 1024 150 528 207872 33.61 13.3511 85.0751 413.799 546.025 546.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.001024 2048 200 336 16800 1.36381 6.32429 59.3166 67.0497 67.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000512 512 390 1632 35200 0.77808 0.878944 49.2724 26.3082 77.3195 77.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000512 4096 290 816 33856 6.61837 121.273 209.841 337.778 337.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1040 0.000128 2048 200 816 129536 22.7275 14.4484 305.696 419.484 762.488 762.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1720 3.2e-05 2048 430 4032 544768 123.497 64.461 6739.38 1891.7 8819.39 8819.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1180 0.000256 1024 300 3360 61952 5.79443 4.01363 297.383 202.403 509.73 509.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 6.4e-05 512 245 336 262144 14.0626 6.70752 70.8596 209.125 300.94 301.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1440 0.000512 4096 460 5808 31168 6.61395 774.59 209.584 990.835 990.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.000256 512 210 240 50176 3.81171 1.70394 10.2224 52.4396 68.3349 68.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 670 6.4e-05 1024 150 528 212992 33.5965 13.4864 176.747 418.051 642.069 642.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.001024 2048 200 336 16960 1.37216 12.9905 59.9762 74.3818 74.4387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000512 512 390 1632 35072 0.78848 0.88064 32.4269 26.3434 60.5269 60.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000512 4096 290 816 33792 6.62038 79.2105 209.784 295.66 295.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1040 0.000128 2048 200 816 129024 22.6324 14.3294 198.419 418.175 653.686 653.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1720 3.2e-05 2048 430 4032 544768 123.46 64.5213 4308.3 1891.57 6388.19 6388.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1180 0.000256 1024 300 3360 61440 5.8289 3.76586 187.488 202.463 399.686 399.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 6.4e-05 512 245 336 262144 14.0803 6.70515 45.7552 209.111 275.835 275.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1440 0.000512 4096 460 5808 31104 6.62528 493.441 209.54 709.654 709.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 0.000256 512 210 240 49152 3.85437 1.70394 6.70947 52.472 64.8911 65.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 670 6.4e-05 1024 150 528 212992 33.6193 13.8668 114.255 418.035 579.97 580.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.001024 2048 200 336 16896 1.3688 8.4697 58.9126 68.7929 68.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000512 512 390 1632 34944 0.77824 0.878752 26.7646 26.3015 54.8058 54.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000512 4096 290 816 33600 6.59565 66.0277 209.101 281.766 281.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1040 0.000128 2048 200 816 127488 22.7048 14.3366 165.965 416.97 620.106 620.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1720 3.2e-05 2048 430 4032 543744 123.601 64.1769 3550.86 1889.27 5628.25 5628.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1180 0.000256 1024 300 3360 59904 5.78064 3.71814 149.548 200.178 359.358 359.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 6.4e-05 512 245 336 258048 13.9445 6.72563 37.9372 206.409 265.198 265.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1440 0.000512 4096 460 5808 30912 6.58637 402.39 208.851 617.874 617.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 0.000256 512 210 240 49152 3.78256 1.6857 5.62496 51.827 63.0752 63.2135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 670 6.4e-05 1024 150 528 208896 33.3484 13.3209 94.4987 412.627 553.983 554.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.001024 2048 200 336 16704 1.36246 6.89254 58.1085 66.4082 66.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.000512 512 390 1632 34304 0.772256 0.872448 23.4979 26.0846 51.3134 51.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000512 4096 290 816 33536 6.59251 58.4031 209.132 274.172 274.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1040 0.000128 2048 200 816 129024 22.6639 14.3606 147.29 418.579 603.024 603.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1720 3.2e-05 2048 430 4032 540672 124.236 64.5197 3107.09 1892.52 5188.7 5188.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1180 0.000256 1024 300 3360 61440 5.83277 3.77213 134.73 202.665 347.134 347.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 6.4e-05 512 245 336 262144 14.0965 6.7072 33.7252 209.237 263.95 264.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1440 0.000512 4096 460 5808 30976 6.61738 356.085 209.564 572.313 572.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 0.000256 512 210 240 49152 3.86685 1.70621 5.35149 52.5646 63.649 63.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 670 6.4e-05 1024 150 528 212992 33.6291 13.5844 84.8726 418.268 550.536 550.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.001024 2048 200 336 16640 1.35955 6.20845 59.3549 66.964 67.0229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000512 512 390 1632 35136 0.77824 0.876416 51.3768 26.2913 79.4081 79.4875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000512 4096 290 816 33840 6.62522 118.335 209.791 334.794 334.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1040 0.000128 2048 200 816 129600 22.7684 14.3737 297.469 419.338 754.082 754.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1720 3.2e-05 2048 430 4032 543744 124.469 64.6684 6696.22 1893.14 8778.85 8779.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1180 0.000256 1024 300 3360 61632 5.8119 3.77037 296.311 202.349 508.37 508.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 6.4e-05 512 245 336 260352 14.1967 6.7113 68.3475 208.96 298.401 298.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1440 0.000512 4096 460 5808 31176 6.62019 797.538 209.678 1013.88 1013.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.000256 512 210 240 49536 3.79888 1.69318 10.0226 52.0152 67.6835 67.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 670 6.4e-05 1024 150 528 211968 33.7781 13.51 170.493 417.721 635.689 635.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.001024 2048 200 336 16920 1.3681 12.7451 59.817 73.9738 74.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000512 512 390 1632 35136 0.775904 0.877984 36.4037 26.3109 64.452 64.5287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000512 4096 290 816 33696 6.61504 83.3142 209.19 299.163 299.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1040 0.000128 2048 200 816 129024 22.6193 14.3628 207.487 417.569 662.166 662.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1720 3.2e-05 2048 430 4032 543744 124.271 64.5584 4636.38 1891.61 6717.16 6717.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1180 0.000256 1024 300 3360 61056 5.76026 3.74173 205.298 200.53 415.461 415.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 6.4e-05 512 245 336 258048 14.0727 6.65824 47.1061 207.245 275.272 275.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1440 0.000512 4096 460 5808 31104 6.61712 548.398 209.465 764.528 764.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 0.000256 512 210 240 48384 3.76269 1.67306 6.74704 51.2398 63.5785 63.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 670 6.4e-05 1024 150 528 207360 33.7953 13.7772 116.229 414.305 578.291 578.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.001024 2048 200 336 16848 1.36627 9.14989 58.4848 69.0439 69.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000512 512 390 1632 34560 0.77648 0.869248 30.833 26.0908 58.6527 58.7329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000512 4096 290 816 33696 6.61478 70.7912 209.766 287.216 287.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1040 0.000128 2048 200 816 127872 22.8223 14.3824 174.523 418.124 629.984 630.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1720 3.2e-05 2048 430 4032 539136 125.072 64.5678 3891.01 1893.67 5974.66 5974.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1180 0.000256 1024 300 3360 60480 5.8873 3.77446 171.334 202.515 383.637 383.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 6.4e-05 512 245 336 255744 14.4848 6.72058 39.9804 209.022 270.394 270.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1440 0.000512 4096 460 5808 30888 6.58413 459.607 208.878 675.115 675.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.000256 512 210 240 48384 3.77222 1.6767 6.08205 51.3351 63.0163 63.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 670 6.4e-05 1024 150 528 207360 34.2916 13.751 98.6663 417.857 564.757 564.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.001024 2048 200 336 16632 1.35926 7.21488 59.1565 67.773 67.8295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000512 512 390 1632 34560 0.772096 0.880352 29.0914 26.234 57.0622 57.1418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000512 4096 290 816 33408 6.56253 70.7441 208.591 285.943 286.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1040 0.000128 2048 200 816 126720 22.63 14.3892 172.493 415.204 624.849 624.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1720 3.2e-05 2048 430 4032 539136 124.611 64.576 3907.22 1893.89 5990.63 5990.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1180 0.000256 1024 300 3360 59904 5.70429 3.68438 170.141 198.232 377.891 378.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 6.4e-05 512 245 336 248832 14.1674 6.57277 38.4918 205.849 265.266 265.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1440 0.000512 4096 460 5808 30816 6.58227 461.271 208.862 676.759 676.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 0.000256 512 210 240 46080 3.68579 1.62339 5.71299 49.8353 61.0166 61.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 670 6.4e-05 1024 150 528 202752 33.5637 13.2529 96.6804 408.651 552.331 552.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.001024 2048 200 336 16704 1.36138 7.29494 57.7556 66.4551 66.5137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000512 512 390 1632 35200 0.770304 0.876768 51.2837 26.2885 79.303 79.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000512 4096 290 816 33840 6.61245 118.102 209.781 334.542 334.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1040 0.000128 2048 200 816 129280 22.7497 14.4425 294.282 419.426 751.032 751.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1720 3.2e-05 2048 430 4032 544000 124.155 64.394 6621.04 1893.38 8703.3 8703.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1180 0.000256 1024 300 3360 61440 5.77072 3.7433 289.721 200.863 500.23 500.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 6.4e-05 512 245 336 263680 14.1059 6.72643 68.2006 209.769 298.985 299.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1440 0.000512 4096 460 5808 31120 6.61494 785.377 209.365 1001.4 1001.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.000256 512 210 240 48640 3.7961 1.6896 9.63584 51.7559 67.0344 67.1703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 670 6.4e-05 1024 150 528 215040 33.5554 13.5347 169.763 419.346 636.393 636.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.001024 2048 200 336 16960 1.37216 12.3556 60.1257 73.8959 73.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000512 512 390 1632 34880 0.772256 0.877152 35.8955 26.2165 63.8735 63.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000512 4096 290 816 33760 6.6153 84.1353 209.638 300.433 300.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1040 0.000128 2048 200 816 128000 22.5906 14.3223 207.947 415.929 660.917 661.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1720 3.2e-05 2048 430 4032 542720 124.428 64.514 4720.19 1895.94 6805.4 6805.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1180 0.000256 1024 300 3360 60160 5.76138 3.72051 205.604 200.042 415.259 415.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 6.4e-05 512 245 336 261120 14.236 6.71629 48.4726 209.675 279.287 279.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1440 0.000512 4096 460 5808 31040 6.60563 558.945 209.47 775.066 775.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.000256 512 210 240 48640 3.79699 1.68346 7.1088 51.7722 64.52 64.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 670 6.4e-05 1024 150 528 215040 33.5063 13.6531 123.24 419.164 589.743 589.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.001024 2048 200 336 16800 1.36618 8.91072 59.8706 70.1893 70.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000512 512 390 1632 34560 0.770432 0.867904 30.404 26.0779 58.206 58.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000512 4096 290 816 33600 6.6167 70.0682 209.408 286.138 286.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1040 0.000128 2048 200 816 128640 22.6811 14.3625 172.996 418.248 628.421 628.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1720 3.2e-05 2048 430 4032 541440 123.77 64.5893 3875.37 1887.9 5951.98 5952.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1180 0.000256 1024 300 3360 59520 5.81062 3.73146 168.045 200.243 377.967 378.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 6.4e-05 512 245 336 253440 14.1948 6.62733 38.8612 206.488 266.351 266.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1440 0.000512 4096 460 5808 30960 6.61504 456.831 209.416 672.911 672.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.000256 512 210 240 46080 3.91949 1.68986 5.91357 51.8736 63.5499 63.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 670 6.4e-05 1024 150 528 207360 33.591 13.3407 97.4308 412.812 557.368 557.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.001024 2048 200 336 16800 1.37302 7.9784 58.2314 67.6253 67.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000512 512 390 1632 34560 0.771968 0.875264 28.289 26.1326 56.1519 56.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000512 4096 290 816 33600 6.61018 66.6215 209.837 283.111 283.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1040 0.000128 2048 200 816 125440 22.6005 14.2809 159.488 413.309 609.806 609.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1720 3.2e-05 2048 430 4032 542720 124.588 64.17 3634.93 1898.56 5722.59 5722.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1180 0.000256 1024 300 3360 58880 5.84851 3.72531 155.487 200.358 365.545 365.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 6.4e-05 512 245 336 256000 14.0705 6.62054 37.1162 206.543 264.529 264.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1440 0.000512 4096 460 5808 30720 6.56589 423.993 208.556 639.16 639.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 0.000256 512 210 240 46080 3.92646 1.68758 5.51741 51.9287 63.2194 63.3533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 670 6.4e-05 1024 150 528 204800 33.8605 13.3245 89.9878 412.904 550.263 550.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.001024 2048 200 336 16640 1.36602 7.46227 59.3444 68.2163 68.2709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.000512 512 390 1600 35264 0.776192 0.88192 43.2743 26.3094 71.3283 71.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.000512 4096 290 800 33984 6.62118 103.031 209.612 319.31 319.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1040 0.000128 2048 200 800 129024 22.7983 14.3464 448.219 419.001 904.497 904.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1720 3.2e-05 2048 430 4050 544768 123.551 64.5514 5872.41 1889.73 7950.59 7950.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1180 0.000256 1024 300 3350 62464 5.78797 3.77446 262.583 202.615 474.899 475.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 6.4e-05 512 245 350 261120 14.2258 6.71408 61.8815 209.589 292.591 292.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1440 0.000512 4096 460 5850 31168 6.62528 700.699 209.517 916.887 916.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 890 0.000256 512 210 250 50688 3.78211 1.70227 13.1627 52.3677 71.1693 71.2995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 670 6.4e-05 1024 150 550 210944 34.0213 13.4943 244.264 422.164 714.136 714.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.001024 2048 200 300 17280 1.37421 10.2291 59.1321 70.7763 70.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1900 0.000512 512 390 1600 35200 0.776576 0.878592 28.8256 26.3064 56.8704 56.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.000512 4096 290 800 33920 6.61456 66.3808 209.635 282.673 282.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1040 0.000128 2048 200 800 129024 22.8451 14.3708 436.723 419.489 893.554 893.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1720 3.2e-05 2048 430 4050 544768 123.592 64.1384 3742.6 1891.7 5822.35 5822.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1180 0.000256 1024 300 3350 61952 5.79114 3.76234 167.501 202.417 379.602 379.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 6.4e-05 512 245 350 260096 14.1966 6.70842 48.696 209.19 278.977 279.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1440 0.000512 4096 460 5850 31104 6.61299 443.058 209.602 659.318 659.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 890 0.000256 512 210 250 50176 3.81168 1.70538 13.4052 52.4415 71.5189 71.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 670 6.4e-05 1024 150 550 208896 34.1283 13.6705 226.161 418.149 692.291 692.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1260 0.001024 2048 200 300 17216 1.3673 17.2059 59.785 78.4005 78.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1900 0.000512 512 390 1600 34944 0.77248 0.878592 23.9933 26.2396 51.9685 52.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1400 0.000512 4096 290 800 33888 6.62374 189.499 209.642 405.81 405.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1040 0.000128 2048 200 800 128256 22.7844 14.3523 464.833 418.895 920.993 921.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1720 3.2e-05 2048 430 4050 543744 123.377 64.3503 3077.1 1889.15 5154.3 5154.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1180 0.000256 1024 300 3350 61440 5.78522 3.76003 136.867 201.073 347.617 347.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1220 6.4e-05 512 245 350 258048 14.2065 6.67949 42.3028 208.456 271.831 271.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1440 0.000512 4096 460 5850 31104 6.62733 365.694 209.723 582.091 582.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 890 0.000256 512 210 250 49152 3.77818 1.68397 13.0962 51.7756 70.4964 70.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 670 6.4e-05 1024 150 550 208896 33.9227 13.4396 269.903 416.725 734.182 734.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1260 0.001024 2048 200 300 17184 1.37421 17.3095 60.3246 79.0511 79.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.000512 512 390 1600 35200 0.7808 0.878592 40.8137 26.3002 68.8562 68.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.000512 4096 290 800 33960 6.62323 96.0517 209.553 312.272 312.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1040 0.000128 2048 200 800 128960 22.9286 14.3947 385.054 419.088 841.602 841.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1720 3.2e-05 2048 430 4050 544640 124.208 64.4554 5501.07 1890.4 7580.48 7580.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1180 0.000256 1024 300 3350 62400 5.81946 3.78246 245.771 202.643 458.149 458.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 6.4e-05 512 245 350 261120 14.2943 6.73187 57.8463 209.626 288.681 288.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1440 0.000512 4096 460 5850 31160 6.62323 652.387 209.55 868.606 868.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.000256 512 210 250 50560 3.82141 1.71178 11.9936 52.5552 70.4266 70.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 670 6.4e-05 1024 150 550 209920 34.2337 13.5291 143.69 419.057 610.701 610.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.001024 2048 200 300 17240 1.36794 9.47405 58.8539 69.7387 69.7949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.000512 512 390 1600 35040 0.772192 0.877728 26.8414 26.2723 54.8465 54.9252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.000512 4096 290 800 33920 6.6169 61.8066 209.558 278.026 278.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1040 0.000128 2048 200 800 128640 22.8517 14.4978 358.478 419.195 815.159 815.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1720 3.2e-05 2048 430 4050 544000 124.024 64.2603 3519.34 1892.31 5600.27 5600.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1180 0.000256 1024 300 3350 61440 5.77427 3.75168 154.834 200.788 365.283 365.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 6.4e-05 512 245 350 261120 14.2523 6.72957 37.2186 209.641 268.027 268.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1440 0.000512 4096 460 5850 31120 6.62915 417.517 209.546 633.739 633.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 890 0.000256 512 210 250 48640 3.79424 1.68675 10.7487 51.7212 68.1085 68.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 670 6.4e-05 1024 150 550 209920 34.166 13.5168 93.1921 419.113 560.176 560.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.001024 2048 200 300 17200 1.36419 6.0153 59.7537 67.1756 67.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.000512 512 390 1600 35040 0.780288 0.874688 22.5292 26.3156 50.5866 50.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.000512 4096 290 800 33840 6.61504 51.4853 209.467 267.611 267.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1040 0.000128 2048 200 800 127680 22.9504 14.4062 386.657 417.828 841.972 842.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1720 3.2e-05 2048 430 4050 543360 124.257 64.427 2943.18 1891.93 5024.12 5024.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1180 0.000256 1024 300 3350 61440 5.84006 3.77011 130.776 202.397 342.918 343.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 6.4e-05 512 245 350 257280 14.414 6.71635 31.2041 208.942 261.461 261.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1440 0.000512 4096 460 5850 31080 6.61914 349.404 209.671 565.738 565.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 890 0.000256 512 210 250 48000 3.84042 1.68938 10.4908 51.7851 67.9631 68.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 670 6.4e-05 1024 150 550 207360 34.4006 13.507 204.986 417.698 670.771 670.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.001024 2048 200 300 17160 1.37136 5.22934 58.9813 65.6252 65.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1900 0.000512 512 390 1600 34880 0.772704 0.876544 19.9323 26.21 47.8744 47.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.000512 4096 290 800 33760 6.61354 44.3792 209.089 260.123 260.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1040 0.000128 2048 200 800 126720 22.7972 14.3232 379.299 415.892 832.438 832.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1720 3.2e-05 2048 430 4050 542720 124.495 64.609 2523.19 1895.78 4608.4 4608.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1180 0.000256 1024 300 3350 60160 5.76208 3.71507 110.26 200.053 319.925 320.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 6.4e-05 512 245 350 261120 14.2333 6.71267 36.4746 209.657 267.263 267.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1440 0.000512 4096 460 5850 31040 6.62118 300.219 209.518 516.401 516.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 890 0.000256 512 210 250 48640 3.80202 1.68413 10.3567 51.7696 67.7685 67.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 670 6.4e-05 1024 150 550 209920 34.2079 13.5004 200.008 419.134 667.032 667.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1260 0.001024 2048 200 300 17120 1.37408 15.2681 59.035 75.7199 75.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.000512 512 390 1600 35232 0.776192 0.877088 52.7252 26.3328 80.7924 80.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000512 4096 290 800 33936 6.61715 129.905 209.606 346.174 346.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1040 0.000128 2048 200 800 128640 22.7191 14.3524 331.297 418.705 787.198 787.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1720 3.2e-05 2048 430 4050 544512 123.727 64.2661 7505.94 1890.66 9584.94 9585.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1180 0.000256 1024 300 3350 62208 5.79261 3.768 337.244 205.115 552.044 552.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 6.4e-05 512 245 350 261120 14.2133 6.71958 77.9107 209.429 308.459 308.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1440 0.000512 4096 460 5850 31152 6.62054 883.788 209.689 1100.14 1100.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.000256 512 210 250 49920 3.79891 1.69853 10.8171 52.2513 68.7192 68.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 670 6.4e-05 1024 150 550 210432 34.0034 13.5109 199.545 418.667 665.916 666.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.001024 2048 200 300 17232 1.37034 12.7181 59.9836 74.1146 74.1724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.000512 512 390 1600 34944 0.774496 0.877664 34.0296 26.2143 61.9801 62.0605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000512 4096 290 800 33888 6.62096 82.3957 209.439 298.502 298.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1040 0.000128 2048 200 800 128256 22.7422 14.3859 481.251 418.495 937.01 937.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1720 3.2e-05 2048 430 4050 543744 123.35 64.376 4643.27 1887.34 6718.68 6718.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1180 0.000256 1024 300 3350 61440 5.78218 3.78077 205.808 200.966 416.469 416.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 6.4e-05 512 245 350 258048 14.1872 6.6808 49.206 208.266 278.525 278.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1440 0.000512 4096 460 5850 31104 6.62493 549.838 209.523 766.031 766.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.000256 512 210 250 49152 3.77392 1.6863 6.81453 51.7319 64.1675 64.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 670 6.4e-05 1024 150 550 208896 33.8196 13.6665 121.441 416.328 585.442 585.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.001024 2048 200 300 17184 1.36602 7.91792 59.5149 68.841 68.9014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.000512 512 390 1600 35136 0.777312 0.880832 28.433 26.3177 56.4932 56.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.000512 4096 290 800 33840 6.61357 66.9164 209.471 283.045 283.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1040 0.000128 2048 200 800 127872 22.7221 14.3581 481.197 417.831 936.236 936.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1720 3.2e-05 2048 430 4050 543744 123.946 64.2417 3795.45 1892 5875.97 5876.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1180 0.000256 1024 300 3350 61056 5.76586 3.7417 167.047 200.535 377.218 377.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 6.4e-05 512 245 350 258048 14.075 6.65958 40.2881 207.289 268.495 268.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1440 0.000512 4096 460 5850 30960 6.60874 446.753 209.037 662.442 662.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.000256 512 210 250 48384 3.75498 1.67331 14.8252 51.2588 71.6711 71.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 670 6.4e-05 1024 150 550 207360 33.7807 13.3834 99.1972 414.398 560.945 561.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.001024 2048 200 300 17136 1.36784 6.63552 59.3292 67.3756 67.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.000512 512 390 1600 34944 0.780384 0.876672 24.9324 26.2768 52.9545 53.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.000512 4096 290 800 33792 6.61894 56.6842 209.417 272.764 272.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1040 0.000128 2048 200 800 127488 22.722 14.3984 466.133 416.641 920.031 920.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1720 3.2e-05 2048 430 4050 543744 123.499 64.0824 3228.27 1887.6 5303.79 5304.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1180 0.000256 1024 300 3350 59904 5.77802 3.72451 140.146 200.089 349.87 349.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 6.4e-05 512 245 350 251904 14.2835 6.61491 33.9439 206.237 261.261 261.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1440 0.000512 4096 460 5850 30912 6.61194 379.388 208.978 595.026 595.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 890 0.000256 512 210 250 49152 3.78605 1.68742 14.1804 51.7834 71.5942 71.7193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 670 6.4e-05 1024 150 550 202752 34.033 13.3168 84.4172 412.285 544.236 544.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.001024 2048 200 300 17088 1.36602 5.46195 58.1116 64.9812 65.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000512 512 390 1600 35168 0.779712 0.87792 50.0569 26.3197 78.1187 78.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000512 4096 290 800 33936 6.6136 119.18 209.504 335.342 335.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1040 0.000128 2048 200 800 128576 22.8084 14.42 305.317 418.435 761.109 761.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1720 3.2e-05 2048 430 4050 544768 123.94 64.4229 6893.37 1889.42 8971.47 8971.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1180 0.000256 1024 300 3350 62272 5.80755 3.77242 311.567 202.49 523.769 523.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 6.4e-05 512 245 350 259840 14.318 6.72746 72.0033 209.286 302.517 302.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1440 0.000512 4096 460 5850 31136 6.61709 807.879 209.499 1024.04 1024.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.000256 512 210 250 50176 3.82144 1.71008 10.1924 52.4804 68.3608 68.4914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 670 6.4e-05 1024 150 550 209664 34.1883 13.5237 184.434 418.397 650.727 650.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.001024 2048 200 300 17248 1.368 11.9394 60.0108 73.36 73.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000512 512 390 1600 34944 0.772096 0.873408 33.0507 26.2255 61.0049 61.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000512 4096 290 800 33824 6.61037 76.7365 209.353 292.743 292.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1040 0.000128 2048 200 800 128128 22.7443 14.371 194.103 418.884 650.231 650.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1720 3.2e-05 2048 430 4050 542976 124 64.5018 4355.75 1891.69 6436.28 6436.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1180 0.000256 1024 300 3350 61824 5.81782 3.77011 196.318 202.647 408.679 408.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 6.4e-05 512 245 350 258048 14.3996 6.71798 47.6612 209.472 278.435 278.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1440 0.000512 4096 460 5850 31024 6.61651 515.571 209.348 731.58 731.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 0.000256 512 210 250 48384 3.83021 1.69245 6.68774 51.9577 64.324 64.4588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 670 6.4e-05 1024 150 550 207872 34.2747 13.5103 116.494 418.762 583.225 583.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.001024 2048 200 300 17136 1.36806 7.62643 58.8435 67.8801 67.9398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.000512 512 390 1600 34608 0.77824 0.872416 27.3478 26.1938 55.2782 55.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000512 4096 290 800 33768 6.61149 63.1378 209.385 279.177 279.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1040 0.000128 2048 200 800 127680 22.858 14.4155 159.501 419.076 615.982 616.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1720 3.2e-05 2048 430 4050 542976 124.148 64.4241 3574.97 1891.59 5655.47 5655.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1180 0.000256 1024 300 3350 61824 5.84944 3.78294 161.097 202.723 373.578 373.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 6.4e-05 512 245 350 258048 14.45 6.73178 38.7168 209.524 269.607 269.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1440 0.000512 4096 460 5850 30912 6.60131 421.948 209.072 637.668 637.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.000256 512 210 250 48384 3.92157 1.71008 5.70298 52.5976 64.0888 64.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 670 6.4e-05 1024 150 550 209664 34.2073 13.532 95.9604 418.882 562.777 562.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.001024 2048 200 300 17136 1.36688 6.06003 59.0021 66.4739 66.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.000512 512 390 1600 34496 0.771232 0.86928 24.0167 26.1308 51.8708 51.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000512 4096 290 800 33600 6.57818 56.8813 208.615 272.118 272.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1040 0.000128 2048 200 800 127232 22.8084 14.342 438.086 418.892 894.261 894.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1720 3.2e-05 2048 430 4050 541184 124.604 64.3495 3198.7 1895.34 5283.32 5283.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1180 0.000256 1024 300 3350 60928 5.75802 3.73965 141.126 200.489 351.244 351.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 6.4e-05 512 245 350 250880 14.4769 6.64285 34.0407 207 262.344 262.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1440 0.000512 4096 460 5850 30912 6.6089 378.988 209.199 594.841 594.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 0.000256 512 210 250 46592 3.7777 1.65683 5.11581 50.7908 61.5002 61.6361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 670 6.4e-05 1024 150 550 200704 34.4241 13.3552 82.9829 413.804 544.751 544.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.001024 2048 200 300 17024 1.36013 5.63098 59.2053 66.2391 66.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000512 512 390 1600 35200 0.775776 0.877632 47.9857 26.2988 76.0203 76.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000512 4096 290 800 33920 6.61798 119.136 209.608 335.407 335.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1040 0.000128 2048 200 800 129024 22.7812 14.3318 302.008 419.442 758.692 758.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1720 3.2e-05 2048 430 4050 544768 123.658 64.2381 6732.13 1892.9 8813.25 8813.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1180 0.000256 1024 300 3350 61952 5.78998 3.76394 296.981 202.411 509.077 509.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 6.4e-05 512 245 350 260096 14.2033 6.70675 72.7775 209.101 302.967 303.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1440 0.000512 4096 460 5850 31104 6.61914 780.047 209.524 996.235 996.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.000256 512 210 250 50176 3.80838 1.70342 10.2108 52.4358 68.3163 68.4524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 670 6.4e-05 1024 150 550 208896 34.0649 13.486 178.407 418.064 644.212 644.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.001024 2048 200 300 17216 1.37008 11.57 58.8948 71.8773 71.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000512 512 390 1600 35072 0.780992 0.882688 32.0862 26.3266 60.1586 60.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000512 4096 290 800 33792 6.60586 78.1265 209.104 293.876 293.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1040 0.000128 2048 200 800 128000 22.743 14.3491 194.859 417.907 649.984 650.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1720 3.2e-05 2048 430 4050 544768 123.623 64.3548 4358.71 1890.5 6437.51 6437.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1180 0.000256 1024 300 3350 61440 5.82637 3.7671 190.272 203.114 403.111 403.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 6.4e-05 512 245 350 258048 14.3296 6.70934 47.2403 208.974 277.438 277.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1440 0.000512 4096 460 5850 30976 6.60909 507.797 209.015 723.469 723.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.000256 512 210 250 49152 3.85645 1.70368 6.7559 52.4349 64.9057 65.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 670 6.4e-05 1024 150 550 208896 34.0669 14.0313 115.914 417.842 582.042 582.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.001024 2048 200 300 17152 1.3641 7.5399 58.5748 67.5225 67.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000512 512 390 1600 34944 0.779872 0.878208 27.0417 26.2872 55.069 55.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000512 4096 290 800 33792 6.61958 66.4424 209.469 282.575 282.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1040 0.000128 2048 200 800 127488 22.6942 14.3246 166.551 416.75 620.447 620.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1720 3.2e-05 2048 430 4050 543744 123.56 64.0036 3629.09 1888.11 5705.09 5705.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1180 0.000256 1024 300 3350 59904 5.7849 3.72307 153.919 200.11 363.663 363.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 6.4e-05 512 245 350 251904 14.2831 6.61504 39.0063 206.292 266.38 266.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1440 0.000512 4096 460 5850 30912 6.60685 419.067 209.033 634.749 634.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.000256 512 210 250 49152 3.7895 1.68378 5.72288 51.8003 63.1557 63.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 670 6.4e-05 1024 150 550 202752 34.0353 13.3197 96.9825 412.406 556.927 557.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.001024 2048 200 300 17088 1.36973 6.44928 59.4485 67.3103 67.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.000512 512 390 1600 34304 0.772512 0.875648 23.6052 26.0775 51.4139 51.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000512 4096 290 800 33536 6.55974 57.9727 208.54 273.114 273.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1040 0.000128 2048 200 800 126976 22.8128 14.3282 145.917 418.488 601.673 601.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1720 3.2e-05 2048 430 4050 540672 124.318 64.1864 3163.04 1892.09 5243.96 5244.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1180 0.000256 1024 300 3350 61440 5.8335 3.77117 136.146 202.636 348.514 348.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 6.4e-05 512 245 350 253952 14.5701 6.70925 34.6075 209.182 265.253 265.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1440 0.000512 4096 460 5850 30720 6.56589 359.782 208.446 574.838 574.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 0.000256 512 210 250 49152 3.8656 1.70554 5.41078 52.551 63.6901 63.8215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 670 6.4e-05 1024 150 550 204800 34.5695 13.9433 86.6683 418.173 553.541 553.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.001024 2048 200 300 16896 1.35811 5.67405 59.3193 66.3928 66.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000512 512 390 1600 35136 0.777728 0.874496 52.9806 26.2591 80.9759 81.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000512 4096 290 800 33912 6.61674 122.752 209.39 338.801 338.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1040 0.000128 2048 200 800 129024 22.7972 14.407 308.949 418.863 765.146 765.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1720 3.2e-05 2048 430 4050 543744 124.3 64.4649 6963.89 1890.99 9043.97 9044.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1180 0.000256 1024 300 3350 62208 5.788 3.7665 309.987 202.24 521.913 522.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 6.4e-05 512 245 350 260352 14.1928 6.7152 73.5799 208.722 303.393 303.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1440 0.000512 4096 460 5850 31104 6.61258 831.777 209.41 1047.84 1047.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.000256 512 210 250 49536 3.7993 1.69597 10.4289 51.9591 68.0376 68.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 670 6.4e-05 1024 150 550 209664 34.0333 13.8313 182.337 420.338 650.726 650.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.001024 2048 200 300 17208 1.36768 12.1283 59.8124 73.3511 73.4098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000512 512 390 1600 35136 0.778816 0.882688 37.1863 26.3151 65.2497 65.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000512 4096 290 800 33840 6.62045 87.3103 209.437 303.41 303.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1040 0.000128 2048 200 800 127872 22.7218 14.3484 217.485 417.582 672.268 672.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1720 3.2e-05 2048 430 4050 543744 124.016 64.3477 4953.6 1891.69 7034 7034.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1180 0.000256 1024 300 3350 61056 5.76646 3.73958 217.267 200.534 427.435 427.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 6.4e-05 512 245 350 258048 14.0762 6.65651 52.1954 207.261 280.383 280.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1440 0.000512 4096 460 5850 30960 6.61494 590.238 209.001 805.898 805.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.000256 512 210 250 48384 3.76221 1.67501 7.23082 51.2426 64.0666 64.2065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 670 6.4e-05 1024 150 550 207360 33.8055 13.3832 129.072 414.331 590.775 590.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.001024 2048 200 300 17136 1.36922 8.684 58.5493 68.646 68.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000512 512 390 1600 34560 0.776096 0.868352 31.4607 26.0766 59.2643 59.3437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000512 4096 290 800 33696 6.60685 71.0575 209.082 286.79 286.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1040 0.000128 2048 200 800 127872 22.8363 14.3724 179.434 417.85 634.618 634.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1720 3.2e-05 2048 430 4050 539136 125.315 64.172 4049 1892.36 6131.17 6131.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1180 0.000256 1024 300 3350 62208 5.8169 3.76832 184.504 202.453 396.674 396.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 6.4e-05 512 245 350 255744 14.5062 6.72038 43.503 208.884 273.798 273.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1440 0.000512 4096 460 5850 30888 6.60909 484.833 209.032 700.517 700.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 0.000256 512 210 250 48384 3.78531 1.67763 6.39654 51.2994 63.3198 63.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 670 6.4e-05 1024 150 550 207360 34.3133 13.6704 107.458 417.577 573.204 573.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.001024 2048 200 300 17064 1.37139 6.88122 58.7764 67.0717 67.1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000512 512 390 1600 34560 0.773824 0.880608 28.9964 26.2172 56.9509 57.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000512 4096 290 800 33696 6.62099 69.0852 209.423 285.175 285.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1040 0.000128 2048 200 800 126720 22.6211 14.3114 170.321 414.858 622.24 622.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1720 3.2e-05 2048 430 4050 539136 124.745 64.0389 3835 1892.33 5916.44 5916.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1180 0.000256 1024 300 3350 59904 5.70992 3.68474 166.861 198.155 374.54 374.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 6.4e-05 512 245 350 248832 14.175 6.57203 39.6938 204.252 264.874 265.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1440 0.000512 4096 460 5850 30816 6.60787 456.379 208.986 672.018 672.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.000256 512 210 250 46080 3.69056 1.62202 5.81507 49.7886 61.0693 61.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 670 6.4e-05 1024 150 550 202752 33.586 13.3084 99.0323 408.318 554.425 554.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.001024 2048 200 300 16992 1.36416 7.13933 58.8174 67.3649 67.4202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.000512 512 390 1600 33840 0.773888 0.864256 27.3599 25.9695 55.0529 55.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000512 4096 290 800 33480 6.57344 62.0946 208.651 277.362 277.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1040 0.000128 2048 200 800 126720 22.933 14.4568 156.258 418.128 611.903 612.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1720 3.2e-05 2048 430 4050 541440 123.942 64.1242 3537.3 1886.5 5612.18 5612.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1180 0.000256 1024 300 3350 60480 5.89395 3.78147 156.221 202.617 368.641 368.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 6.4e-05 512 245 350 253440 14.6183 6.72323 37.2697 208.934 267.725 267.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1440 0.000512 4096 460 5850 30600 6.55712 416.582 208.22 631.403 631.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 0.000256 512 210 250 46080 3.78714 1.65606 5.38525 50.6136 61.5901 61.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 670 6.4e-05 1024 150 550 207360 34.3117 13.5266 93.9842 417.678 559.684 559.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.001024 2048 200 300 16920 1.37216 7.07789 58.8466 67.3389 67.3974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000512 512 390 1600 35040 0.772608 0.878592 50.6491 26.2951 78.6775 78.7558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000512 4096 290 800 33920 6.62118 117.926 209.723 334.312 334.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1040 0.000128 2048 200 800 128640 22.7806 14.3539 296.616 419.543 753.427 753.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1720 3.2e-05 2048 430 4050 544000 124.011 64.3036 6754.72 1894.09 8837.45 8837.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1180 0.000256 1024 300 3350 61440 5.77226 3.74458 298.767 200.879 509.288 509.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 6.4e-05 512 245 350 261120 14.2405 6.72147 72.2522 209.827 303.231 303.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1440 0.000512 4096 460 5850 31120 6.61987 804.975 209.717 1021.36 1021.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.000256 512 210 250 48640 3.79872 1.68752 9.90579 51.7659 67.3135 67.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 670 6.4e-05 1024 150 550 209920 34.1837 13.5124 178.866 423.911 650.655 650.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.001024 2048 200 300 17200 1.3689 11.4115 61.1201 73.943 73.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000512 512 390 1600 34880 0.775488 0.877088 36.4973 26.213 64.4481 64.5257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000512 4096 290 800 33760 6.61914 82.2067 209.099 297.968 298.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1040 0.000128 2048 200 800 126720 22.7015 14.3375 203.748 415.913 656.837 656.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1720 3.2e-05 2048 430 4050 542720 124.505 64.419 4634.35 1895.89 6719.51 6719.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1180 0.000256 1024 300 3350 60160 5.75814 3.71683 201.023 200.051 410.678 410.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 6.4e-05 512 245 350 261120 14.2506 6.71168 49.3958 209.678 280.225 280.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1440 0.000512 4096 460 5850 31040 6.62259 549.722 209.529 765.919 765.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 0.000256 512 210 250 48640 3.79872 1.6855 7.05219 51.767 64.459 64.5939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 670 6.4e-05 1024 150 550 209920 34.1261 13.4972 122.977 419.158 589.952 590.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.001024 2048 200 300 17120 1.36874 8.20794 58.9681 68.5871 68.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000512 512 390 1600 34560 0.771424 0.864256 30.4214 26.0569 58.1998 58.2845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000512 4096 290 800 33600 6.57254 69.0332 208.698 284.347 284.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1040 0.000128 2048 200 800 126720 22.8186 14.3597 170.865 417.908 626.08 626.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1720 3.2e-05 2048 430 4050 541440 123.677 64.2776 3915.32 1886.33 5989.94 5990.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1180 0.000256 1024 300 3350 59520 5.81421 3.72739 168.837 200.172 378.685 378.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 6.4e-05 512 245 350 253440 14.1788 6.62579 40.8857 206.321 268.199 268.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1440 0.000512 4096 460 5850 30960 6.62125 469.7 211.26 687.628 687.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.000256 512 210 250 46080 3.92182 1.69165 5.85114 51.8307 63.4496 63.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 670 6.4e-05 1024 150 550 199680 34.4569 13.3325 99.0725 412.46 559.507 559.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.001024 2048 200 300 17040 1.36285 7.31053 59.177 67.8922 67.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000512 512 390 1600 34560 0.773664 0.87392 28.4374 26.1312 56.3 56.3776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000512 4096 290 800 33600 6.61171 63.8174 209.298 279.77 279.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1040 0.000128 2048 200 800 125440 22.6003 14.423 157.23 413.307 607.686 607.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1720 3.2e-05 2048 430 4050 542720 124.606 64.0963 3640.71 1898.56 5728.29 5728.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1180 0.000256 1024 300 3350 58880 5.84819 3.72579 156.017 200.357 366.081 366.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 6.4e-05 512 245 350 256000 14.0479 6.62525 38.8858 206.541 266.286 266.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1440 0.000512 4096 460 5850 30720 6.58432 429.752 208.861 645.243 645.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 0.000256 512 210 250 46080 3.92749 1.69142 5.76678 51.9244 63.4692 63.6088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 670 6.4e-05 1024 150 550 204800 33.84 13.3222 94.1312 412.911 554.392 554.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.001024 2048 200 300 16960 1.37421 6.54077 58.4375 66.3949 66.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000512 512 390 1600 34400 0.772096 0.870944 28.8113 26.1794 56.7194 56.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000512 4096 290 800 33600 6.62013 61.2262 209.682 277.571 277.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1040 0.000128 2048 200 800 124800 22.7098 14.3585 150.376 413.432 601.008 601.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1720 3.2e-05 2048 430 4050 537600 125.061 64.0492 3447.81 1891.73 5528.97 5529.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1180 0.000256 1024 300 3350 60800 5.76445 3.73779 153.333 200.442 363.411 363.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 6.4e-05 512 245 350 256000 14.0656 6.62582 37.222 206.553 264.65 264.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1440 0.000512 4096 460 5850 30800 6.62598 411.289 209.669 627.63 627.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 0.000256 512 210 250 44800 3.97667 1.69024 5.34787 51.9648 63.1335 63.2648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 670 6.4e-05 1024 150 550 204800 33.862 13.3387 90.7028 412.916 551.008 551.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.001024 2048 200 300 16800 1.36173 6.22419 58.9922 66.623 66.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.000512 512 390 1620 35200 0.774656 0.878592 41.2088 26.3023 69.2483 69.3289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.000512 4096 290 840 33728 6.62358 99.4097 209.593 315.671 315.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1040 0.000128 2048 200 840 127744 22.8525 14.3995 417.128 419.007 873.515 873.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1720 3.2e-05 2048 430 4020 544768 123.464 64.4991 5432.32 1889.72 7510.33 7510.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1180 0.000256 1024 300 3360 62464 5.79286 3.77174 242.993 202.612 455.309 455.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 6.4e-05 512 245 360 251904 14.7337 6.71501 59.3238 209.589 290.543 290.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1440 0.000512 4096 460 5820 31200 6.61709 644.202 209.476 860.338 860.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 890 0.000256 512 210 240 56832 3.5489 1.70182 12.9745 52.37 70.7542 70.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 670 6.4e-05 1024 150 540 203776 34.8427 13.4987 212.616 421.898 683.046 683.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.001024 2048 200 300 17280 1.3744 9.38189 59.191 69.9886 70.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1900 0.000512 512 390 1620 35072 0.775968 0.878592 27.0649 26.3009 55.1017 55.1774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.000512 4096 290 840 33664 6.61834 65.8657 209.592 282.118 282.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1040 0.000128 2048 200 840 127488 22.9392 14.3443 405.974 419.432 862.821 862.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1720 3.2e-05 2048 430 4020 544768 123.509 64.6245 3546.54 1891.48 5626.47 5626.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1180 0.000256 1024 300 3360 61952 5.79005 3.76822 156.949 202.4 369.042 369.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 6.4e-05 512 245 360 249856 14.7632 6.70515 47.4212 209.096 278.166 278.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1440 0.000512 4096 460 5820 31168 6.61962 418.302 209.65 634.615 634.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 890 0.000256 512 210 240 56320 3.57789 1.70189 11.9551 52.4436 69.8324 69.9679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 670 6.4e-05 1024 150 540 202752 34.8653 13.6023 198.068 418.119 664.834 664.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1260 0.001024 2048 200 300 17216 1.36698 15.4111 58.7468 75.5662 75.6224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1900 0.000512 512 390 1620 34944 0.774144 0.873472 22.5059 26.2359 50.4763 50.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.000512 4096 290 840 33600 6.61299 53.4567 209.434 269.546 269.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1040 0.000128 2048 200 840 127488 22.8445 14.3664 430.05 418.868 886.258 886.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1720 3.2e-05 2048 430 4020 543744 123.409 64.3729 2882.98 1889.03 4960.11 4960.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1180 0.000256 1024 300 3360 61440 5.78522 3.75338 128.788 201.05 339.505 339.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1220 6.4e-05 512 245 360 248832 14.7092 6.67894 41.8613 208.459 271.894 272.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1440 0.000512 4096 460 5820 31104 6.61379 340.976 209.496 557.128 557.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 890 0.000256 512 210 240 55296 3.54381 1.68538 13.1188 51.7723 70.2884 70.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 670 6.4e-05 1024 150 540 199680 34.9712 13.4387 233.671 416.706 698.97 699.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1260 0.001024 2048 200 300 17184 1.37418 15.4819 60.5268 77.4247 77.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1900 0.000512 512 390 1620 35072 0.776576 0.882688 19.9357 26.3438 48.0217 48.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1400 0.000512 4096 290 840 33536 6.5993 173.292 209.249 389.184 389.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1040 0.000128 2048 200 840 126976 22.8815 14.3467 428.976 418.241 884.575 884.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1720 3.2e-05 2048 430 4020 544768 123.569 64.5426 2496.25 1891.88 4576.57 4576.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1180 0.000256 1024 300 3360 61440 5.82925 3.76314 111.288 202.479 323.487 323.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1220 6.4e-05 512 245 360 249856 14.7746 6.7072 38.2068 209.139 269.01 269.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1440 0.000512 4096 460 5820 31104 6.61363 295.227 209.653 511.535 511.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 890 0.000256 512 210 240 55296 3.63578 1.70355 12.9502 52.4775 70.926 71.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 670 6.4e-05 1024 150 540 200704 35.1267 13.4835 233.031 419.657 701.484 701.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1260 0.001024 2048 200 300 17152 1.37014 15.4461 60.7355 77.5955 77.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.000512 512 390 1620 35200 0.781664 0.878784 52.9548 26.3199 81.0199 81.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.000512 4096 290 840 33720 6.6225 135.865 209.779 352.314 352.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1040 0.000128 2048 200 840 127680 22.9052 14.3729 557.913 419.42 1014.75 1014.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1720 3.2e-05 2048 430 4020 544640 124.096 64.6121 7497.23 1891.92 9578.19 9578.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1180 0.000256 1024 300 3360 62400 5.81552 3.78262 339.003 202.724 551.461 551.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 6.4e-05 512 245 360 250880 14.836 6.7329 80.448 211.98 314.178 314.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1440 0.000512 4096 460 5820 31200 6.61981 880.423 209.72 1096.81 1096.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.000256 512 210 240 56960 3.57696 1.71018 12.3004 52.5942 70.3377 70.4778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 670 6.4e-05 1024 150 540 203520 34.9251 13.5269 194.827 419.396 662.862 663.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.001024 2048 200 300 17240 1.37002 12.7553 60.0685 74.2372 74.2991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.000512 512 390 1620 35040 0.77344 0.876544 34.3994 26.2938 62.4307 62.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.000512 4096 290 840 33680 6.62323 85.3161 209.793 301.777 301.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1040 0.000128 2048 200 840 127360 22.8815 14.3503 510.545 419.54 967.451 967.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1720 3.2e-05 2048 430 4020 544000 124.027 64.9208 4641.93 1893.84 6725.05 6725.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1180 0.000256 1024 300 3360 61440 5.76794 3.74637 205.96 200.877 416.485 416.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 6.4e-05 512 245 360 250880 14.8228 6.73126 51.5371 209.822 283.095 283.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1440 0.000512 4096 460 5820 31120 6.61328 546.93 209.5 763.09 763.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.000256 512 210 240 55040 3.5583 1.68518 16.8664 51.8726 74.1374 74.2653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 670 6.4e-05 1024 150 540 202240 34.9859 13.5127 119.361 419.442 587.486 587.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.001024 2048 200 300 17200 1.3679 7.90499 59.7929 69.1089 69.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.000512 512 390 1620 35040 0.778528 0.876544 28.7253 26.2989 56.7658 56.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.000512 4096 290 840 33600 6.61299 68.9117 209.404 284.972 285.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1040 0.000128 2048 200 840 126720 22.905 14.4023 554.579 417.575 1009.6 1009.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1720 3.2e-05 2048 430 4020 543360 124.272 64.7548 3787.73 1890.79 5867.88 5868.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1180 0.000256 1024 300 3360 61440 5.83264 3.77446 168.427 202.308 380.477 380.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 6.4e-05 512 245 360 249600 14.7993 6.72144 42.0836 208.809 272.597 272.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1440 0.000512 4096 460 5820 31080 6.61168 445.19 209.325 661.173 661.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 890 0.000256 512 210 240 55680 3.54022 1.68598 16.7799 51.7476 73.9131 74.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 670 6.4e-05 1024 150 540 199680 35.1468 13.5122 102.818 417.432 569.092 569.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.001024 2048 200 300 17160 1.36397 6.65613 60.6095 68.6718 68.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.000512 512 390 1620 34880 0.771936 0.872448 25.11 26.2396 53.0774 53.1563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.000512 4096 290 840 33600 6.62086 59.1528 209.793 275.607 275.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1040 0.000128 2048 200 840 125440 22.8117 14.3118 523.118 416.311 976.68 976.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1720 3.2e-05 2048 430 4020 542720 124.374 64.6958 3199.53 1897.74 5286.66 5286.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1180 0.000256 1024 300 3360 60160 5.76362 3.7217 140.345 200.137 350.105 350.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 6.4e-05 512 245 360 250880 14.7976 6.7113 36.413 209.875 267.977 268.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1440 0.000512 4096 460 5820 31040 6.61299 376.856 209.5 593.013 593.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 890 0.000256 512 210 240 53760 3.61702 1.6855 14.9563 51.8167 72.2319 72.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 670 6.4e-05 1024 150 540 199680 35.3253 13.5372 245.659 420.862 715.571 715.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.001024 2048 200 300 17120 1.36445 5.45411 58.8554 65.7173 65.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000512 512 390 1620 35232 0.776192 0.877568 50.6624 26.3344 78.7354 78.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000512 4096 290 840 33696 6.61574 123.936 209.676 340.27 340.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1040 0.000128 2048 200 840 127488 22.7938 14.4675 314.248 418.714 770.354 770.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1720 3.2e-05 2048 430 4020 544512 123.566 64.5134 6883 1890.71 8962.11 8962.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1180 0.000256 1024 300 3360 62208 5.79376 3.76691 310.877 202.553 523.122 523.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 6.4e-05 512 245 360 250368 14.8005 6.72019 73.7241 209.426 304.854 304.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1440 0.000512 4096 460 5820 31200 6.62362 807.248 209.738 1023.66 1023.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.000256 512 210 240 56064 3.56902 1.69661 11.2754 52.2531 68.953 69.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 670 6.4e-05 1024 150 540 202752 34.8391 13.5107 178.829 418.684 646.043 646.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.001024 2048 200 300 17232 1.37037 11.825 59.9891 73.2272 73.2838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.000512 512 390 1620 34944 0.772736 0.875328 33.1287 26.2098 61.0697 61.1465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000512 4096 290 840 33600 6.61315 78.8892 209.226 294.772 294.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1040 0.000128 2048 200 840 127488 22.7764 14.491 457.619 418.44 913.46 913.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1720 3.2e-05 2048 430 4020 543744 123.368 64.3925 4299.64 1887.1 6374.82 6375.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1180 0.000256 1024 300 3360 61440 5.77811 3.76358 191.833 200.96 402.465 402.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 6.4e-05 512 245 360 248832 14.7087 6.68262 48.7336 208.231 278.538 278.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1440 0.000512 4096 460 5820 31104 6.61862 505.849 209.345 721.856 721.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.000256 512 210 240 55296 3.5472 1.68512 7.44963 51.718 64.5592 64.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 670 6.4e-05 1024 150 540 199680 34.8326 13.4488 109.965 416.275 574.705 574.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.001024 2048 200 300 17184 1.36733 7.67446 59.5074 68.5927 68.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.000512 512 390 1620 35136 0.774144 0.876448 27.66 26.3167 55.7117 55.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000512 4096 290 840 33552 6.61299 64.1037 209.244 280.007 280.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1040 0.000128 2048 200 840 126720 22.813 14.3483 447.33 417.585 902.211 902.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1720 3.2e-05 2048 430 4020 543744 124.133 64.8638 3530.92 1891.73 5611.99 5612.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1180 0.000256 1024 300 3360 61056 5.75824 3.74262 156.174 200.524 366.33 366.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 6.4e-05 512 245 360 244224 14.8609 6.65805 38.7458 207.255 267.705 267.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1440 0.000512 4096 460 5820 31104 6.62118 416.17 209.562 632.4 632.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 0.000256 512 210 240 52992 3.58486 1.67322 5.93366 51.2412 62.5888 62.7233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 670 6.4e-05 1024 150 540 198144 34.8226 13.6806 89.7884 414.333 552.809 552.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.001024 2048 200 300 17136 1.3672 6.05533 59.3171 66.7815 66.8406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.000512 512 390 1620 34944 0.776192 0.876544 24.5576 26.2765 52.5746 52.6539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.000512 4096 290 840 33408 6.59248 58.0731 208.714 273.423 273.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1040 0.000128 2048 200 840 125952 22.8529 14.4364 441.786 416.647 895.854 895.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1720 3.2e-05 2048 430 4020 543744 123.553 64.3739 3190.71 1887.63 5266.6 5266.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1180 0.000256 1024 300 3360 59904 5.79114 3.72899 137.769 200.081 347.499 347.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 6.4e-05 512 245 360 245760 14.6308 6.6152 35.1928 206.242 262.866 263.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1440 0.000512 4096 460 5820 30912 6.59174 373.433 208.765 588.835 588.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 0.000256 512 210 240 55296 3.5559 1.6855 14.1132 51.7856 71.2928 71.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 670 6.4e-05 1024 150 540 196608 34.7717 13.3161 80.5118 412.288 541.073 541.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.001024 2048 200 300 17088 1.36413 5.7031 58.1123 65.222 65.2814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.000512 512 390 1620 34560 0.771104 0.866304 21.5028 26.051 49.2765 49.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.000512 4096 290 840 33360 6.59254 50.2323 208.729 265.601 265.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1040 0.000128 2048 200 840 126720 22.8595 14.4036 491.209 417.851 946.459 946.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1720 3.2e-05 2048 430 4020 541440 123.793 64.2412 2759.93 1886.15 4834.45 4834.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1180 0.000256 1024 300 3360 59520 5.8088 3.73146 119.942 200.147 329.765 329.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 6.4e-05 512 245 360 245760 14.6415 6.62938 30.6194 206.306 258.386 258.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1440 0.000512 4096 460 5820 30960 6.61565 325.024 209.3 540.984 541.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 890 0.000256 512 210 240 53760 3.62669 1.68755 14.0389 51.8256 71.3344 71.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 670 6.4e-05 1024 150 540 192000 35.3143 13.3325 73.3276 412.396 534.556 534.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.001024 2048 200 300 17040 1.36806 5.25107 58.1849 64.8483 64.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000512 512 390 1620 35168 0.78224 0.884576 47.6679 26.3169 75.735 75.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000512 4096 290 840 33712 6.61901 119.329 209.628 335.622 335.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1040 0.000128 2048 200 840 127232 22.8909 14.3714 300.856 418.377 756.63 756.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1720 3.2e-05 2048 430 4020 544768 123.8 64.6971 6569.97 1889.15 8647.96 8648.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1180 0.000256 1024 300 3360 62272 5.80832 3.77622 294.573 202.465 506.752 506.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 6.4e-05 512 245 360 250880 14.8011 6.73123 72.7516 209.257 303.725 303.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1440 0.000512 4096 460 5820 31192 6.62496 773.948 209.567 990.184 990.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.000256 512 210 240 56448 3.59174 1.71002 10.9363 52.4683 68.8641 69.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 670 6.4e-05 1024 150 540 202496 34.9946 13.5247 169.149 418.324 636.178 636.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.001024 2048 200 300 17248 1.36851 11.2744 58.9516 71.6374 71.6965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000512 512 390 1620 34944 0.772576 0.87568 31.9222 26.2008 59.8539 59.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000512 4096 290 840 33600 6.61405 76.7206 209.315 292.693 292.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1040 0.000128 2048 200 840 127232 22.8023 14.4502 192.671 418.508 648.557 648.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1720 3.2e-05 2048 430 4020 542976 123.899 64.5107 4148.3 1889.41 6226.42 6226.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1180 0.000256 1024 300 3360 61824 5.81654 3.76832 186.207 202.548 398.469 398.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 6.4e-05 512 245 360 250880 14.7635 6.72442 46.9433 210.36 278.977 279.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1440 0.000512 4096 460 5820 31136 6.62787 490.485 209.631 706.787 706.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 0.000256 512 210 240 55552 3.55942 1.6896 7.19229 51.9055 64.4979 64.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 670 6.4e-05 1024 150 540 200704 35.077 13.5107 106.827 418.384 573.982 574.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.001024 2048 200 300 17136 1.36042 7.47725 60.629 69.5095 69.5669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000512 512 390 1620 34608 0.778592 0.873888 26.845 26.1878 54.7666 54.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000512 4096 290 840 33600 6.62653 64.9049 209.813 281.387 281.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1040 0.000128 2048 200 840 126336 22.9683 14.3673 161.671 419.038 618.169 618.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1720 3.2e-05 2048 430 4020 542976 124.378 64.556 3485.46 1891.35 5566.06 5566.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1180 0.000256 1024 300 3360 61824 5.84688 3.87072 157.636 202.711 370.194 370.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 6.4e-05 512 245 360 247296 15.0305 6.73027 39.5408 209.505 270.986 271.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1440 0.000512 4096 460 5820 31080 6.62608 414.599 209.742 631.011 631.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 0.000256 512 210 240 56448 3.61059 1.71446 6.32234 52.5892 64.3894 64.5222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 670 6.4e-05 1024 150 540 198912 35.4579 13.5357 90.1141 418.827 558.111 558.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.001024 2048 200 300 17136 1.36752 6.26864 60.8961 68.5744 68.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.000512 512 390 1620 34496 0.768544 0.875808 23.6483 26.1308 51.5056 51.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000512 4096 290 840 33376 6.58186 55.9759 208.729 271.334 271.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1040 0.000128 2048 200 840 127232 22.8165 14.3573 413.862 418.826 869.995 870.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1720 3.2e-05 2048 430 4020 541184 124.652 64.4 3046.39 1894.94 5130.71 5131.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1180 0.000256 1024 300 3360 60928 5.7679 3.7376 134.754 200.464 344.857 344.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 6.4e-05 512 245 360 243712 14.8318 6.63962 33.1064 206.97 261.736 261.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1440 0.000512 4096 460 5820 30912 6.59744 358.364 208.961 573.97 574.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 0.000256 512 210 240 53760 3.50288 1.65293 5.39395 50.7862 61.4965 61.6325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 670 6.4e-05 1024 150 540 193536 35.2505 13.4523 77.2243 413.742 539.852 540.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.001024 2048 200 300 17024 1.36166 5.49683 58.1449 65.0458 65.1034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.000512 512 390 1620 34720 0.77696 0.875424 21.5177 26.2648 49.5171 49.5969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.000512 4096 290 840 33320 6.58794 50.3008 208.891 265.824 265.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1040 0.000128 2048 200 840 125440 22.93 14.3905 407.087 415.686 860.228 860.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1720 3.2e-05 2048 430 4020 542080 124.236 64.4342 2710.58 1889.36 4788.94 4789.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1180 0.000256 1024 300 3360 60480 5.72886 3.69606 120.167 198.385 328.105 328.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 6.4e-05 512 245 360 241920 14.6671 6.5905 30.1331 204.756 256.334 256.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1440 0.000512 4096 460 5820 30800 6.59296 318.216 208.817 533.671 533.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 0.000256 512 210 240 53760 3.59043 1.67731 5.01443 51.4572 61.8898 62.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 670 6.4e-05 1024 150 540 188160 35.402 15.0675 66.8381 409.329 526.82 526.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.001024 2048 200 300 16800 1.35306 5.09498 57.5816 64.0741 64.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000512 512 390 1620 35072 0.777312 0.877984 45.5289 26.3038 73.5692 73.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000512 4096 290 840 33664 6.62118 113.303 209.615 329.581 329.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1040 0.000128 2048 200 840 127488 22.8543 14.4302 285.746 419.481 742.64 742.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1720 3.2e-05 2048 430 4020 544768 123.519 64.6194 6107.3 1891.69 8187.45 8187.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1180 0.000256 1024 300 3360 61952 5.78691 3.76042 270.444 202.404 482.523 482.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 6.4e-05 512 245 360 249856 14.7731 6.70541 70.0275 209.116 300.803 300.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1440 0.000512 4096 460 5820 31168 6.61709 702.813 209.672 919.146 919.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 0.000256 512 210 240 56320 3.5737 1.70189 10.5612 54.8875 70.8821 71.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 670 6.4e-05 1024 150 540 202752 34.7722 13.5134 162.365 418.049 628.887 629.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.001024 2048 200 300 17216 1.36976 10.6641 58.8971 70.9735 71.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000512 512 390 1620 35072 0.780288 0.880608 31.1372 26.3456 59.2269 59.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000512 4096 290 840 33536 6.61344 77.7294 209.252 293.638 293.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1040 0.000128 2048 200 840 126976 22.7874 14.3319 194.3 418.247 649.795 649.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1720 3.2e-05 2048 430 4020 544768 123.543 64.4014 4105.75 1891.84 6185.86 6186.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1180 0.000256 1024 300 3360 61440 5.83088 3.76058 177.691 202.479 389.891 390.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 6.4e-05 512 245 360 249856 14.7612 6.70912 47.4667 209.144 278.262 278.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1440 0.000512 4096 460 5820 31104 6.61315 470.467 209.651 686.777 686.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 0.000256 512 210 240 55296 3.63363 1.70918 7.40592 52.4803 65.3864 65.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 670 6.4e-05 1024 150 540 200704 34.9985 13.4839 109.08 418.186 575.938 576.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.001024 2048 200 300 17152 1.36192 7.24867 59.6753 68.3309 68.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000512 512 390 1620 34944 0.77824 0.876544 26.239 26.5391 54.5193 54.5955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000512 4096 290 840 33408 6.59456 64.5652 210.774 281.979 282.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1040 0.000128 2048 200 840 125952 22.8375 14.3681 162.015 420.768 620.12 620.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1720 3.2e-05 2048 430 4020 543744 123.665 64.4158 3403.19 1906.33 5497.92 5498.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1180 0.000256 1024 300 3360 59904 5.77779 3.71869 143.399 201.063 354.086 354.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 6.4e-05 512 245 360 245760 14.6406 6.61094 39.1375 208.279 268.85 268.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1440 0.000512 4096 460 5820 30912 6.58346 388.412 210.836 605.873 605.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 0.000256 512 210 240 55296 3.55846 1.68685 6.40595 52.2949 64.1062 64.2398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 670 6.4e-05 1024 150 540 196608 34.7583 13.314 89.9878 417.93 556.177 556.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.001024 2048 200 300 17088 1.36819 6.31318 59.9515 67.6751 67.7312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000512 512 390 1620 34304 0.772 0.872448 22.6818 26.0896 50.5022 50.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000512 4096 290 840 33280 6.56406 59.8526 208.593 275.053 275.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1040 0.000128 2048 200 840 126976 22.8106 14.3322 152.568 418.63 608.472 608.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1720 3.2e-05 2048 430 4020 540672 124.321 64.4106 3068.36 1892.72 5150.12 5150.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1180 0.000256 1024 300 3360 61440 5.82906 3.76694 131.797 202.665 344.189 344.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 6.4e-05 512 245 360 245760 15.0279 6.70742 36.0279 209.258 267.205 267.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1440 0.000512 4096 460 5820 30976 6.61699 347.101 209.676 563.436 563.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 0.000256 512 210 240 53248 3.70826 1.70755 5.87264 52.5707 64.0102 64.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 670 6.4e-05 1024 150 540 196608 35.5428 13.6951 83.6659 419.43 552.515 552.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.001024 2048 200 300 16896 1.36397 5.60947 59.6118 66.6278 66.6842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.000512 512 390 1620 34560 0.77248 0.8704 20.87 26.1086 48.7026 48.7813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000512 4096 290 840 33280 6.59181 55.5976 208.732 270.965 271.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1040 0.000128 2048 200 840 122880 22.7804 14.4282 135.154 412.896 585.385 585.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1720 3.2e-05 2048 430 4020 542720 124.632 64.868 2812.68 1896.77 4899.27 4899.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1180 0.000256 1024 300 3360 58880 5.8463 3.73146 114.929 200.246 324.877 324.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 6.4e-05 512 245 360 245760 14.6284 6.6217 32.959 206.344 260.733 260.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1440 0.000512 4096 460 5820 30720 6.5673 315.083 209.066 530.759 530.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 0.000256 512 210 240 51200 3.71686 1.6896 5.4239 51.8762 62.86 62.9939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 670 6.4e-05 1024 150 540 194560 35.0466 13.3281 74.9369 412.491 535.983 536.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.001024 2048 200 300 16960 1.36602 5.0881 59.1655 65.6613 65.7203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.000512 512 390 1600 35328 0.773792 0.876416 39.7295 26.3017 67.763 67.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.000512 4096 290 832 33760 6.62214 97.2309 209.488 313.386 313.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1040 0.000128 2048 200 832 128256 22.8311 14.3585 403.59 419.005 859.92 860.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1720 3.2e-05 2048 430 4032 544256 123.855 64.4187 5345.04 1891.09 7424.73 7425.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1180 0.000256 1024 300 3328 62208 5.79792 3.77046 236.82 202.633 449.158 449.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 6.4e-05 512 245 384 259072 14.3683 6.71878 59.3795 209.584 290.236 290.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1440 0.000512 4096 460 5824 31200 6.62755 633.346 209.502 849.525 849.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 890 0.000256 512 210 256 55296 3.6145 1.70397 13.0898 52.3738 70.936 71.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 670 6.4e-05 1024 150 512 216064 33.4623 13.4922 206.756 418.993 672.889 673.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.001024 2048 200 320 17120 1.37002 9.85526 59.2352 70.5072 70.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1900 0.000512 512 390 1600 35200 0.778176 0.879904 26.1041 26.2755 54.1206 54.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.000512 4096 290 832 33728 6.61709 62.9228 209.465 279.05 279.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1040 0.000128 2048 200 832 128000 22.9021 14.3954 392.698 419.038 849.159 849.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1720 3.2e-05 2048 430 4032 543744 124.097 64.4158 3422.01 1892.47 5503.31 5503.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1180 0.000256 1024 300 3328 61952 5.78877 3.76435 151.014 202.323 363.024 363.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 6.4e-05 512 245 384 258048 14.3081 6.71117 46.0856 208.893 276.185 276.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1440 0.000512 4096 460 5824 31168 6.62006 404.836 209.543 621.044 621.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 890 0.000256 512 210 256 55296 3.62195 1.70058 12.125 52.3854 69.9884 70.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 670 6.4e-05 1024 150 512 215040 33.4968 13.5229 192.586 417.595 657.388 657.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1260 0.001024 2048 200 320 17088 1.37149 15.6473 59.8938 76.9549 77.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1900 0.000512 512 390 1600 35136 0.772032 0.874496 21.8164 26.2132 49.7585 49.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.000512 4096 290 832 33696 6.61632 52.1503 209.493 268.304 268.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1040 0.000128 2048 200 832 127488 22.8697 14.4097 409.544 418.49 865.451 865.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1720 3.2e-05 2048 430 4032 542208 124.063 64.7035 2834.07 1891.46 4914.62 4914.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1180 0.000256 1024 300 3328 61440 5.78266 3.75469 125.972 200.991 336.63 336.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 6.4e-05 512 245 384 254976 14.4043 6.68467 40.6391 208.267 270.181 270.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1440 0.000512 4096 460 5824 31104 6.61094 336.13 209.334 552.117 552.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 890 0.000256 512 210 256 53760 3.60723 1.6896 13.242 51.7268 70.4194 70.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 670 6.4e-05 1024 150 512 211968 33.5781 13.4488 226.835 416.329 690.378 690.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1260 0.001024 2048 200 320 16992 1.36995 15.6488 60.4819 77.5433 77.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1900 0.000512 512 390 1600 35072 0.779968 0.881056 19.3183 26.3212 47.3825 47.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1400 0.000512 4096 290 832 33664 6.60963 169.469 209.482 385.606 385.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1040 0.000128 2048 200 832 126976 22.8942 14.3524 411.069 417.853 866.302 866.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1720 3.2e-05 2048 430 4032 542720 124.488 64.6693 2444.17 1895.66 4529.31 4529.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1180 0.000256 1024 300 3328 61440 5.82422 3.76621 108.345 202.418 320.48 320.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1220 6.4e-05 512 245 384 258048 14.3371 6.70592 37.0946 208.946 267.272 267.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1440 0.000512 4096 460 5824 31104 6.61155 290.085 209.492 506.232 506.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 890 0.000256 512 210 256 55296 3.63565 1.70803 13.441 52.431 71.3704 71.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 670 6.4e-05 1024 150 512 212992 33.7167 14.377 225.977 418.439 692.704 692.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1260 0.001024 2048 200 320 17024 1.37011 15.6762 59.8104 76.9001 76.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.000512 512 390 1600 35280 0.779904 0.878112 50.7654 26.3138 78.8201 78.8976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.000512 4096 290 832 33760 6.61507 130.343 209.678 346.68 346.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1040 0.000128 2048 200 832 128000 22.8969 14.4702 532.062 419.327 988.886 988.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1720 3.2e-05 2048 430 4032 544000 124.298 64.533 7203.09 1893.17 9285.41 9285.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1180 0.000256 1024 300 3328 62400 5.8153 3.77882 322.413 202.714 534.847 534.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 6.4e-05 512 245 384 258560 14.4501 6.72614 78.3434 209.742 309.447 309.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1440 0.000512 4096 460 5824 31200 6.62259 850.797 209.698 1067.16 1067.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 0.000256 512 210 256 55680 3.63606 1.71104 12.3892 52.5865 70.4755 70.6061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 670 6.4e-05 1024 150 512 215040 33.6106 15.1037 184.789 419.289 652.979 653.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.001024 2048 200 320 17120 1.37421 13.0885 59.0775 73.5829 73.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.000512 512 390 1600 35200 0.774496 0.877152 32.8945 26.2669 60.8953 60.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.000512 4096 290 832 33680 6.61037 80.2401 209.3 296.195 296.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1040 0.000128 2048 200 832 128000 22.8118 14.3919 485.281 419.092 941.709 941.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1720 3.2e-05 2048 430 4032 544000 124.099 64.508 4387.28 1891.87 6468.08 6468.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1180 0.000256 1024 300 3328 61440 5.76899 3.74944 194.718 200.792 405.159 405.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 6.4e-05 512 245 384 258560 14.4156 6.71725 49.9437 209.594 280.857 280.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1440 0.000512 4096 460 5824 31120 6.61446 516.504 209.469 732.632 732.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 0.000256 512 210 256 53760 3.60653 1.6856 16.6273 51.7109 73.7888 73.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 670 6.4e-05 1024 150 512 215040 33.5594 13.5209 113.091 419.011 579.366 579.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.001024 2048 200 320 17040 1.36045 7.98448 58.6495 68.0385 68.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.000512 512 390 1600 35040 0.78112 0.874496 26.8573 26.2944 54.8914 54.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.000512 4096 290 832 33600 6.61261 66.1246 209.109 281.89 281.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1040 0.000128 2048 200 832 126720 22.9143 14.3872 475.411 417.527 930.371 930.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1720 3.2e-05 2048 430 4032 543360 124.361 64.504 3620.64 1890.54 5700.36 5700.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1180 0.000256 1024 300 3328 61440 5.83699 3.77306 159.693 202.322 371.753 371.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 6.4e-05 512 245 384 257280 14.413 6.7167 40.678 208.785 270.771 270.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1440 0.000512 4096 460 5824 31080 6.61299 427.141 209.334 643.132 643.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 890 0.000256 512 210 256 53760 3.61936 1.68877 16.3905 51.7428 73.5996 73.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 670 6.4e-05 1024 150 512 211200 33.8851 13.509 97.3256 417.408 562.309 562.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.001024 2048 200 320 17040 1.3672 6.79322 58.5785 66.7792 66.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.000512 512 390 1600 34880 0.773952 0.87488 23.8622 26.238 51.8326 51.9127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.000512 4096 290 832 33600 6.61357 57.0571 209.515 273.232 273.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1040 0.000128 2048 200 832 126720 22.7191 14.3636 520.129 416.298 973.647 973.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1720 3.2e-05 2048 430 4032 542720 124.429 64.278 3104.61 1897.64 5191.29 5191.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1180 0.000256 1024 300 3328 60160 5.76218 3.72941 135.445 200.164 345.243 345.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 6.4e-05 512 245 384 256000 14.5289 6.71181 35.3423 209.868 266.64 266.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1440 0.000512 4096 460 5824 31040 6.61552 366.264 209.523 582.447 582.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 890 0.000256 512 210 256 53760 3.61341 1.68774 15.2975 51.8176 72.5717 72.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 670 6.4e-05 1024 150 512 215040 33.5187 13.4963 237.864 419.54 704.611 704.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.001024 2048 200 320 16960 1.36397 5.67955 59.8636 66.9494 67.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1900 0.000512 512 390 1600 34800 0.781216 0.877312 21.3819 26.3226 49.4476 49.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.000512 4096 290 832 33600 6.62397 52.4266 209.74 268.834 268.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1040 0.000128 2048 200 832 126400 22.9133 14.3563 543.853 417.279 998.533 998.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1720 3.2e-05 2048 430 4032 540800 125.397 64.6566 2828.24 1899.66 4918.26 4918.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1180 0.000256 1024 300 3328 60800 5.76179 3.73078 124.237 200.215 334.079 334.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 6.4e-05 512 245 384 249600 14.4798 6.6289 45.5461 206.473 273.308 273.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1440 0.000512 4096 460 5824 31000 6.61235 333.47 209.529 549.654 549.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 890 0.000256 512 210 256 54400 3.61286 1.68774 16.4248 51.8433 73.7195 73.8494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 670 6.4e-05 1024 150 512 204800 33.9466 13.345 246.861 412.733 707.069 707.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1260 0.001024 2048 200 320 16800 1.35459 20.1612 60.0175 81.578 81.6332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000512 512 390 1600 35328 0.780288 0.876544 48.4454 26.3157 76.5078 76.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000512 4096 290 832 33744 6.60867 119.402 209.512 335.57 335.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1040 0.000128 2048 200 832 127872 22.7603 14.4703 303.081 418.421 758.863 758.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1720 3.2e-05 2048 430 4032 543744 124.165 64.5555 6646.51 1891.46 8727.02 8727.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1180 0.000256 1024 300 3328 62208 5.79149 3.76502 298.357 202.499 510.54 510.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 6.4e-05 512 245 384 258048 14.39 6.72464 72.1933 209.291 302.784 302.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1440 0.000512 4096 460 5824 31200 6.62528 781.073 209.615 997.36 997.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 0.000256 512 210 256 55296 3.59882 1.69779 11.4117 52.2146 69.0806 69.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 670 6.4e-05 1024 150 512 215040 33.5237 13.6193 171.598 418.383 637.311 637.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.001024 2048 200 320 17088 1.3704 12.2061 58.9066 72.5291 72.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.000512 512 390 1600 35136 0.77264 0.878496 31.7359 26.2194 59.6907 59.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000512 4096 290 832 33696 6.61648 75.2789 209.524 291.462 291.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1040 0.000128 2048 200 832 127488 22.7897 14.4753 436.437 418.551 892.385 892.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1720 3.2e-05 2048 430 4032 542208 124.038 64.5282 4132.31 1891.72 6212.92 6213.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1180 0.000256 1024 300 3328 61440 5.7823 3.76013 183.874 202.462 396.011 396.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 6.4e-05 512 245 384 254976 14.4101 6.67894 47.388 208.285 276.945 277.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1440 0.000512 4096 460 5824 31104 6.61171 484.462 209.362 700.48 700.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 0.000256 512 210 256 53760 3.61114 1.68378 7.50944 51.735 64.6923 64.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 670 6.4e-05 1024 150 512 211968 33.4536 13.47 106.521 416.381 570.013 570.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.001024 2048 200 320 16992 1.36397 7.86874 59.427 68.7017 68.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.000512 512 390 1600 35136 0.77648 0.88 26.347 26.3055 54.3921 54.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000512 4096 290 832 33552 6.59341 61.5906 208.935 277.16 277.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1040 0.000128 2048 200 832 126720 22.8083 14.3513 426.785 417.501 881.578 881.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1720 3.2e-05 2048 430 4032 543744 124.145 64.4644 3404.45 1891.26 5484.65 5484.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1180 0.000256 1024 300 3328 61056 5.76419 3.74506 149.605 200.539 359.785 359.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 6.4e-05 512 245 384 253440 14.3517 7.68429 38.1387 207.213 267.573 267.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1440 0.000512 4096 460 5824 31104 6.62307 400.509 209.542 616.719 616.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 0.000256 512 210 256 52992 3.5839 1.67104 6.09235 51.2325 62.737 62.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 670 6.4e-05 1024 150 512 211968 33.2976 13.3857 86.7292 414.249 547.849 547.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.001024 2048 200 320 16992 1.36518 6.21978 58.2632 65.8911 65.9478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.000512 512 390 1600 34944 0.776192 0.878368 23.6236 26.3024 51.6654 51.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.000512 4096 290 832 33600 6.61914 55.9411 209.671 272.274 272.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1040 0.000128 2048 200 832 125952 22.8523 14.3738 419.389 417.041 873.789 873.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1720 3.2e-05 2048 430 4032 540672 124.926 64.3869 3008.35 1897.66 5095.64 5095.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1180 0.000256 1024 300 3328 59904 5.78186 3.72122 129.837 200.187 339.657 339.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 6.4e-05 512 245 384 251904 14.2869 6.61178 33.4954 206.436 261.012 261.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1440 0.000512 4096 460 5824 30912 6.59456 355.422 208.992 571.053 571.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 0.000256 512 210 256 52224 3.67123 1.6831 13.1379 51.8331 70.4797 70.6048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 670 6.4e-05 1024 150 512 208896 33.3756 13.543 74.8777 412.678 534.664 534.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.001024 2048 200 320 16896 1.35987 5.77946 58.0389 65.2211 65.2798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.000512 512 390 1600 34560 0.76992 0.867488 20.2573 26.0767 48.0559 48.1321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.000512 4096 290 832 33360 6.56461 48.0051 208.648 263.262 263.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1040 0.000128 2048 200 832 126720 22.8495 14.3656 414.934 418.195 870.48 870.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1720 3.2e-05 2048 430 4032 541440 123.79 64.3115 2652.14 1887.76 4728.33 4728.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1180 0.000256 1024 300 3328 59520 5.80819 3.7281 114.661 200.276 324.601 324.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 6.4e-05 512 245 384 253440 14.1845 6.62938 29.7254 206.466 257.189 257.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1440 0.000512 4096 460 5824 30960 6.61514 312.492 209.514 528.665 528.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 890 0.000256 512 210 256 53760 3.62666 1.6896 14.3274 51.8664 71.6608 71.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 670 6.4e-05 1024 150 512 207360 33.5825 13.3368 67.9509 412.75 527.805 527.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.001024 2048 200 320 16800 1.36205 5.35757 58.9678 65.7319 65.7891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000512 512 390 1600 35280 0.782016 0.879392 45.3977 26.3165 73.458 73.5375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000512 4096 290 832 33712 6.61526 114.125 209.361 330.146 330.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1040 0.000128 2048 200 832 127680 22.8724 14.3927 285.064 418.374 740.834 740.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1720 3.2e-05 2048 430 4032 543872 124.321 64.596 6229.09 1891.52 8309.86 8310.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1180 0.000256 1024 300 3328 62272 5.8079 3.77446 278.335 202.502 490.55 490.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 6.4e-05 512 245 384 258048 14.4279 6.72794 69.8268 209.258 300.428 300.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1440 0.000512 4096 460 5824 31192 6.62394 737.335 209.58 953.584 953.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 0.000256 512 210 256 55552 3.63248 1.7103 11.0205 52.4711 68.9852 69.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 670 6.4e-05 1024 150 512 215040 33.5973 13.5229 160.426 418.324 626.052 626.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.001024 2048 200 320 17080 1.36848 11.4184 58.8945 71.7258 71.7838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000512 512 390 1600 34944 0.774144 0.872448 30.1295 26.2079 58.0636 58.1416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000512 4096 290 832 33600 6.60685 72.2985 209.07 288.017 288.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1040 0.000128 2048 200 832 127232 22.8107 14.3452 182.522 418.537 638.343 638.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1720 3.2e-05 2048 430 4032 542976 123.903 64.4112 3945.97 1889.49 6024.1 6024.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1180 0.000256 1024 300 3328 61824 5.81904 3.76832 176.62 202.568 388.903 389.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 6.4e-05 512 245 384 258048 14.4309 6.72045 45.6474 209.302 276.283 276.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1440 0.000512 4096 460 5824 31136 6.62387 466.784 209.592 683.047 683.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 0.000256 512 210 256 53760 3.6344 1.69309 7.2407 51.9105 64.6374 64.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 670 6.4e-05 1024 150 512 215040 33.5132 13.5108 102.89 418.522 568.623 568.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.001024 2048 200 320 17024 1.36602 7.5663 59.6796 68.656 68.7132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000512 512 390 1600 34944 0.777344 0.8704 25.4546 26.1711 53.3545 53.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000512 4096 290 832 33600 6.61504 61.441 209.397 277.497 277.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1040 0.000128 2048 200 832 127680 22.8499 14.3647 154.889 418.742 610.979 611.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1720 3.2e-05 2048 430 4032 542976 124.403 64.4479 3353.54 1890 5432.72 5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1180 0.000256 1024 300 3328 61824 5.85107 3.78061 150.028 202.654 362.442 362.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 6.4e-05 512 245 384 258048 14.449 6.72768 38.3303 209.365 269.055 269.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1440 0.000512 4096 460 5824 31080 6.62426 396.294 209.618 612.583 612.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 0.000256 512 210 256 53760 3.70787 1.71184 6.18787 52.5607 64.3289 64.4626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 670 6.4e-05 1024 150 512 215040 33.5977 13.7738 87.8398 418.542 553.937 554.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.001024 2048 200 320 16968 1.36963 6.44842 59.9585 67.8189 67.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.000512 512 390 1600 34496 0.773632 0.877568 22.2892 26.1444 50.168 50.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000512 4096 290 832 33376 6.56179 53.801 208.605 269.011 269.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1040 0.000128 2048 200 832 127232 22.8184 14.3347 389.203 419.11 845.597 845.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1720 3.2e-05 2048 430 4032 541184 124.672 64.4077 2924.26 1896.22 5009.88 5010.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1180 0.000256 1024 300 3328 60928 5.76486 3.73226 128.688 200.563 338.877 338.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 6.4e-05 512 245 384 250880 14.4782 6.63936 33.1197 207.112 261.538 261.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1440 0.000512 4096 460 5824 30912 6.60144 343.659 209.127 559.428 559.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 0.000256 512 210 256 50176 3.64 1.65603 5.28858 50.8126 61.5507 61.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 670 6.4e-05 1024 150 512 207872 33.6147 13.353 74.4143 414.022 535.582 535.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.001024 2048 200 320 16800 1.36147 5.61894 59.0275 66.0495 66.1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.000512 512 390 1600 34720 0.77824 0.874912 20.1687 26.242 48.1484 48.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000512 4096 290 832 33320 6.56589 47.488 208.48 262.575 262.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1040 0.000128 2048 200 832 125440 22.9388 14.3314 384.865 415.41 837.677 837.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1720 3.2e-05 2048 430 4032 542080 124.271 64.3219 2604.09 1888.08 4681.09 4681.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1180 0.000256 1024 300 3328 60480 5.73408 3.69965 114.18 198.352 322.097 322.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 6.4e-05 512 245 384 250880 14.1405 6.5911 29.5117 204.622 255.046 255.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1440 0.000512 4096 460 5824 30800 6.58842 306.664 208.702 521.997 522.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 0.000256 512 210 256 53760 3.59552 1.67936 5.1367 51.4259 61.9947 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 670 6.4e-05 1024 150 512 206080 33.3664 13.2823 66.9766 409.041 522.849 523.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.001024 2048 200 320 16800 1.36675 5.22806 58.9951 65.6308 65.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000512 512 390 1600 35200 0.776192 0.878976 43.9768 26.3033 72.023 72.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000512 4096 290 832 33728 6.62256 112.168 209.69 328.527 328.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1040 0.000128 2048 200 832 128000 22.7997 14.3488 283.304 419.499 740.084 740.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1720 3.2e-05 2048 430 4032 543744 124.008 64.4755 6058.92 1894.45 8142.18 8142.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1180 0.000256 1024 300 3328 61952 5.79283 3.76013 265.767 202.433 477.883 477.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 6.4e-05 512 245 384 258048 14.3257 6.70403 70.3065 209.117 300.638 300.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1440 0.000512 4096 460 5824 31168 6.61504 701.927 209.707 918.296 918.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 0.000256 512 210 256 55296 3.62358 1.70195 10.9772 52.4416 68.9022 69.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 670 6.4e-05 1024 150 512 215040 33.3976 14.3251 160.82 418.06 626.784 626.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.001024 2048 200 320 17088 1.36938 11.2699 60.0037 72.6862 72.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000512 512 390 1600 35072 0.782336 0.880544 29.7161 26.3435 57.8072 57.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000512 4096 290 832 33664 6.61686 76.2752 209.644 292.581 292.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1040 0.000128 2048 200 832 126976 22.7965 14.3416 190.563 418.199 646.037 646.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1720 3.2e-05 2048 430 4032 542720 124.449 64.5889 3989.56 1897.11 6076.04 6076.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1180 0.000256 1024 300 3328 61440 5.82755 3.76467 171.335 202.513 383.571 383.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 6.4e-05 512 245 384 258048 14.34 6.70307 47.0472 209.118 277.391 277.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1440 0.000512 4096 460 5824 31104 6.6207 458.471 209.653 674.79 674.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 0.000256 512 210 256 55296 3.62826 1.70762 7.67549 52.4747 65.6391 65.7705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 670 6.4e-05 1024 150 512 212992 33.5923 13.4869 107.023 418.041 572.333 572.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.001024 2048 200 320 17024 1.36723 7.5817 58.6748 67.6648 67.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000512 512 390 1600 34944 0.779136 0.878944 24.8412 26.2793 52.8614 52.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000512 4096 290 832 33600 6.61984 63.2998 209.5 279.463 279.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1040 0.000128 2048 200 832 125952 22.8346 14.3483 157.644 416.693 611.65 611.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1720 3.2e-05 2048 430 4032 540672 124.979 64.3256 3294.28 1896.11 5380.02 5380.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1180 0.000256 1024 300 3328 59904 5.7832 3.71757 137.726 200.121 347.483 347.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 6.4e-05 512 245 384 251904 14.2799 6.61562 38.3624 206.266 265.71 265.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1440 0.000512 4096 460 5824 30912 6.6001 375.771 208.82 591.237 591.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 0.000256 512 210 256 52224 3.68214 1.68179 5.77709 51.7923 63.0921 63.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 670 6.4e-05 1024 150 512 208896 33.386 13.3161 86.5959 413.676 547.158 547.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.001024 2048 200 320 16896 1.3672 6.61514 59.3199 67.3458 67.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.000512 512 390 1600 34304 0.770048 0.871872 21.5511 26.092 49.3688 49.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000512 4096 290 832 33536 6.61667 59.2282 209.669 275.557 275.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1040 0.000128 2048 200 832 126976 22.8134 14.3922 146.134 418.567 602.036 602.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1720 3.2e-05 2048 430 4032 540672 124.252 64.5794 2973.4 1892.47 5055.03 5055.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1180 0.000256 1024 300 3328 61440 5.82518 3.77459 125.535 202.67 337.936 338.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 6.4e-05 512 245 384 253952 14.5854 6.70515 34.9626 209.224 265.665 265.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1440 0.000512 4096 460 5824 30976 6.61709 335.19 209.68 551.531 551.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 0.000256 512 210 256 53248 3.71091 1.70717 6.00285 52.566 64.1401 64.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 670 6.4e-05 1024 150 512 212992 33.6203 13.4881 82.4636 418.256 548.013 548.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.001024 2048 200 320 16896 1.36192 5.77536 59.7234 66.9029 66.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.000512 512 390 1600 34560 0.774144 0.874336 19.8981 26.1326 47.7637 47.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000512 4096 290 832 33280 6.56432 52.9551 208.665 268.228 268.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1040 0.000128 2048 200 832 125440 22.6124 14.5689 133.693 413.3 584.307 584.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1720 3.2e-05 2048 430 4032 542720 124.59 64.1437 2750.79 1898.56 4838.41 4838.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1180 0.000256 1024 300 3328 58880 5.85168 3.72736 110.759 200.365 320.83 320.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 6.4e-05 512 245 384 245760 14.6493 6.62384 31.6652 206.544 259.674 259.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1440 0.000512 4096 460 5824 30720 6.56179 305.969 208.675 521.25 521.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 0.000256 512 210 256 51200 3.72301 1.68966 5.66643 51.9235 63.1588 63.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 670 6.4e-05 1024 150 512 204800 33.8522 13.3602 73.7591 412.895 534.055 534.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.001024 2048 200 320 16640 1.35581 5.3207 57.704 64.4299 64.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.000512 512 390 1600 34560 0.775328 0.87696 18.7576 26.1555 46.649 46.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000512 4096 290 832 33408 6.62214 51.157 209.527 267.35 267.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1040 0.000128 2048 200 832 122880 22.8187 14.274 350.772 413.153 801.151 801.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1720 3.2e-05 2048 430 4032 534528 125.927 64.0329 2535.47 1897.39 4623.14 4623.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1180 0.000256 1024 300 3328 58368 5.8745 3.73053 102.183 200.376 312.299 312.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 6.4e-05 512 245 384 245760 14.6398 6.6264 30.9311 206.418 258.803 258.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1440 0.000512 4096 460 5824 30720 6.5929 284.451 208.862 499.95 500.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 0.000256 512 210 256 49152 3.58566 1.62816 4.94413 49.867 60.1793 60.3158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 670 6.4e-05 1024 150 512 208896 33.4003 13.5332 69.763 412.649 529.531 529.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.001024 2048 200 320 16512 1.35082 5.7833 58.602 65.7789 65.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1900 0.000512 512 390 1664 35136 0.776352 0.8784 41.1304 26.3573 69.2268 69.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1400 0.000512 4096 290 896 33392 6.62733 190.884 209.788 407.345 407.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1040 0.000128 2048 200 896 123136 23.3165 14.3483 461.367 419.352 918.515 918.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1720 3.2e-05 2048 430 4096 542976 124.702 63.9181 5369.04 1899.16 7457.14 7457.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1180 0.000256 1024 300 3328 61568 5.83661 3.77242 233.067 202.702 445.503 445.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 6.4e-05 512 245 384 257536 14.5477 6.72144 101.57 209.781 332.811 332.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1440 0.000512 4096 460 5888 31152 6.61709 637.493 209.819 853.971 854.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 890 0.000256 512 210 256 46848 3.96051 1.70733 12.8002 52.588 71.2075 71.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 670 6.4e-05 1024 150 512 215040 33.6824 13.806 242.99 419.351 710.017 710.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1260 0.001024 2048 200 384 16672 1.37216 17.5329 61.3559 80.3019 80.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 0.000512 512 390 1664 35072 0.775616 0.880288 45.1341 26.3231 73.195 73.2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.000512 4096 290 896 33376 6.62237 115.365 209.766 331.795 331.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1040 0.000128 2048 200 896 123136 23.2466 14.5016 469.467 419.352 926.698 926.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1720 3.2e-05 2048 430 4096 542720 124.426 63.9925 6036.42 1896.81 8121.97 8122.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1180 0.000256 1024 300 3328 61440 5.83136 3.77446 264.795 202.726 477.265 477.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 6.4e-05 512 245 384 257024 14.4843 6.71757 66.4049 209.76 297.553 297.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1440 0.000512 4096 460 5888 31136 6.61709 711.188 209.797 927.646 927.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 890 0.000256 512 210 256 46592 3.94493 1.70394 11.8276 52.4117 70.052 70.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 670 6.4e-05 1024 150 512 215040 33.5253 13.7434 223.34 419.341 690.135 690.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.001024 2048 200 384 16640 1.36826 12.607 60.1553 74.174 74.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 0.000512 512 390 1664 34944 0.777056 0.877088 31.1729 26.3026 59.2149 59.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.000512 4096 290 896 33344 6.6225 74.4281 209.774 290.868 290.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1040 0.000128 2048 200 896 122880 23.2893 14.3874 460.096 419.44 917.343 917.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1720 3.2e-05 2048 430 4096 542720 124.401 63.9179 3884.63 1896.99 5970.26 5970.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1180 0.000256 1024 300 3328 60928 5.83987 3.76659 169.116 202.421 381.278 381.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 6.4e-05 512 245 384 256000 14.4626 6.70925 44.8547 209.095 275.307 275.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1440 0.000512 4096 460 5888 31104 6.61558 456.56 209.798 673.02 673.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 890 0.000256 512 210 256 46080 3.97347 1.70358 10.9177 52.4327 69.1864 69.3187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 670 6.4e-05 1024 150 512 212992 33.6483 13.6205 201.459 418.005 666.921 667.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.001024 2048 200 384 16576 1.3639 8.47318 59.7239 69.6051 69.6638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 0.000512 512 390 1664 34752 0.770848 0.875616 25.8355 26.2368 53.8021 53.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.000512 4096 290 896 33312 6.62266 61.2236 209.777 277.669 277.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1040 0.000128 2048 200 896 122880 23.2392 14.3704 454.947 418.846 911.538 911.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1720 3.2e-05 2048 430 4096 540672 124.568 64.053 3154.77 1897.15 5240.86 5241.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1180 0.000256 1024 300 3328 60672 5.82022 3.7623 137.238 201.083 348.039 348.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 6.4e-05 512 245 384 254976 14.4083 6.68467 36.7389 208.433 266.441 266.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1440 0.000512 4096 460 5888 31008 6.61914 372.766 209.455 588.885 588.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 890 0.000256 512 210 256 44544 3.96787 1.6855 10.2131 51.7716 67.8017 67.9384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 670 6.4e-05 1024 150 512 211968 33.5295 13.4372 196.955 416.679 660.792 660.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1260 0.001024 2048 200 384 16512 1.36576 18.9482 59.5268 79.8892 79.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1900 0.000512 512 390 1664 34816 0.780256 0.87936 22.7811 26.3443 50.8637 50.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.000512 4096 290 896 33280 6.6279 54.7901 209.75 271.212 271.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1040 0.000128 2048 200 896 121856 23.3419 14.3283 447.931 418.185 903.92 904.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1720 3.2e-05 2048 430 4096 542720 124.18 63.823 2834.96 1897.25 4920.54 4920.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1180 0.000256 1024 300 3328 60416 5.87312 3.77008 122.295 202.495 334.565 334.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 6.4e-05 512 245 384 253952 14.5702 6.70595 43.4694 209.184 274.114 274.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1440 0.000512 4096 460 5888 30976 6.61094 332.087 209.424 548.165 548.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 890 0.000256 512 210 256 45056 4.0167 1.70598 10.3291 52.4755 68.6834 68.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 670 6.4e-05 1024 150 512 212992 33.6674 13.484 196.053 418.033 661.42 661.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1260 0.001024 2048 200 384 16512 1.36906 18.9666 59.7269 80.107 80.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1900 0.000512 512 390 1664 34560 0.77376 0.87808 20.5994 26.2339 48.5668 48.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.000512 4096 290 896 33120 6.59565 51.1959 209.123 266.955 267.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1040 0.000128 2048 200 896 121600 23.156 14.405 443.652 416.209 897.55 897.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1720 3.2e-05 2048 430 4096 542720 124.504 63.9504 2608.08 1897.26 4694.1 4694.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1180 0.000256 1024 300 3328 60160 5.76566 3.71917 113.272 200.151 323.039 323.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 6.4e-05 512 245 384 256000 14.5276 6.71334 42.4747 209.823 273.719 273.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1440 0.000512 4096 460 5888 30880 6.59664 306.283 209.09 522.014 522.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 890 0.000256 512 210 256 43520 4.00614 1.68256 11.2285 51.8082 68.8765 69.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 670 6.4e-05 1024 150 512 215040 33.5832 13.5167 194.904 419.449 661.633 661.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1260 0.001024 2048 200 384 16480 1.36598 19.0436 60.0612 80.5129 80.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1900 0.000512 512 390 1664 34560 0.77744 0.877984 19.5403 26.2761 47.5549 47.6304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.000512 4096 290 896 33216 6.62118 46.6554 209.563 262.884 262.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1040 0.000128 2048 200 896 121344 23.2855 14.4589 471.794 416.624 926.29 926.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1720 3.2e-05 2048 430 4096 540672 124.783 63.8513 2398.66 1895.8 4483.42 4483.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1180 0.000256 1024 300 3328 59904 5.78448 3.72208 103.504 200.094 313.235 313.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1220 6.4e-05 512 245 384 251904 14.2906 6.61299 39.4911 206.229 266.806 266.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1440 0.000512 4096 460 5888 30912 6.61155 283.581 209.258 499.496 499.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 890 0.000256 512 210 256 43008 4.03069 1.68755 11.0948 51.7829 68.7494 68.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 670 6.4e-05 1024 150 512 208896 33.4457 13.3138 239.273 412.269 698.488 698.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1260 0.001024 2048 200 384 16320 1.35978 18.7863 59.6138 79.8032 79.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1900 0.000512 512 390 1664 34496 0.772128 0.872288 18.194 26.1485 46.0718 46.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.000512 4096 290 896 33152 6.6168 45.7868 209.582 262.027 262.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1040 0.000128 2048 200 896 121856 23.3663 14.5048 473.337 419.136 930.474 930.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1720 3.2e-05 2048 430 4096 541184 124.381 63.7581 2255.92 1896.87 4341.24 4341.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1180 0.000256 1024 300 3328 59136 5.85091 3.73222 96.4165 200.572 306.699 306.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1220 6.4e-05 512 245 384 250880 14.4787 6.63648 38.0335 207.117 266.45 266.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1440 0.000512 4096 460 5888 30912 6.61754 266.215 209.601 482.479 482.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 890 0.000256 512 210 256 43008 3.91843 1.65661 11.2068 50.8211 67.757 67.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 670 6.4e-05 1024 150 512 207872 33.6985 13.3531 237.506 414.045 698.788 698.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1260 0.001024 2048 200 384 16352 1.35994 18.8191 59.6716 79.8932 79.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1900 0.000512 512 390 1664 34304 0.772384 0.8688 17.0887 26.0821 44.8951 44.9739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1400 0.000512 4096 290 896 33024 6.59046 186.955 209.068 402.654 402.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1040 0.000128 2048 200 896 120832 23.4861 14.3401 471.801 418.54 928.295 928.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1720 3.2e-05 2048 430 4096 540672 124.173 64.1869 2144.86 1892.7 4226.23 4226.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1180 0.000256 1024 300 3328 59392 5.93386 3.76832 92.8739 202.674 305.386 305.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1220 6.4e-05 512 245 384 253952 14.5888 6.7113 37.5028 209.206 268.186 268.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1440 0.000512 4096 460 5888 30720 6.56877 253.232 208.745 468.592 468.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 890 0.000256 512 210 256 45056 4.03267 1.70781 11.7378 52.5585 70.1976 70.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 670 6.4e-05 1024 150 512 212992 33.7164 13.67 241.484 418.32 707.382 707.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1260 0.001024 2048 200 384 16384 1.36448 18.8681 61.4082 81.6855 81.7427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1900 0.000512 512 390 1620 34496 0.772096 0.873984 16.5549 26.1515 44.4373 44.5174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1400 0.000512 4096 290 840 33376 6.59398 172.789 208.931 388.36 388.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1040 0.000128 2048 200 840 127232 22.8676 14.401 433.306 419.229 889.937 890.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1720 3.2e-05 2048 430 4020 541184 124.729 64.2396 2063.31 1896.69 4149.3 4149.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1180 0.000256 1024 300 3360 60928 5.76115 3.73411 91.4537 200.563 301.643 301.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 6.4e-05 512 245 360 243712 14.8901 6.63766 96.6331 207.167 325.518 325.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1440 0.000512 4096 460 5820 30912 6.60282 243.5 209.161 459.31 459.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 890 0.000256 512 210 240 53760 3.50016 1.6567 13.7999 50.8285 69.9425 70.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 670 6.4e-05 1024 150 540 193536 35.383 13.3517 225.972 414.138 689.036 689.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1260 0.001024 2048 200 300 17024 1.37011 15.3334 60.3009 77.0475 77.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1900 0.000512 512 390 1600 34496 0.772096 0.870432 16.0118 26.1528 43.8906 43.9673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1400 0.000512 4096 290 832 33376 6.5655 169.238 208.72 384.569 384.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1040 0.000128 2048 200 832 127232 22.8783 14.4426 413.793 419.231 870.481 870.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1720 3.2e-05 2048 430 4032 541184 124.712 64.2851 2021.64 1896.7 4107.65 4107.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1180 0.000256 1024 300 3328 60928 5.77043 3.73574 89.2219 200.573 299.435 299.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 6.4e-05 512 245 384 250880 14.5142 6.63904 95.8533 207.17 324.363 324.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1440 0.000512 4096 460 5824 30912 6.59046 239.276 209.193 455.102 455.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 890 0.000256 512 210 256 50176 3.6305 1.65478 13.3605 50.8343 69.6351 69.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 670 6.4e-05 1024 150 512 207872 33.7384 13.3908 221.806 414.141 683.265 683.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1260 0.001024 2048 200 320 16800 1.36154 15.4811 60.2053 77.092 77.1482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1900 0.000512 512 390 1600 34720 0.776448 0.873824 16.5627 26.2412 44.5363 44.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1400 0.000512 4096 290 800 33600 6.6007 166.215 208.886 381.745 381.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1040 0.000128 2048 200 800 125440 22.9912 14.3314 413.747 415.381 866.584 866.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1720 3.2e-05 2048 430 4050 542080 124.26 64.4001 2082.76 1887.95 4159.69 4159.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1180 0.000256 1024 300 3350 60480 5.7233 3.69856 92.2431 198.318 300.112 300.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 6.4e-05 512 245 350 250880 14.1996 6.59046 95.84 204.606 321.422 321.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1440 0.000512 4096 460 5850 30800 6.5895 246.305 208.877 461.816 461.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 890 0.000256 512 210 250 44800 3.9271 1.68016 11.8026 51.423 68.9887 69.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 670 6.4e-05 1024 150 550 197120 34.3988 13.2784 232.718 409.025 689.611 689.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1260 0.001024 2048 200 300 16800 1.3559 14.3297 59.2446 74.974 75.0305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1900 0.000512 512 390 1632 34720 0.775776 0.87344 16.6343 26.2459 44.6155 44.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1400 0.000512 4096 290 816 33600 6.62118 169.06 209.424 385.149 385.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1040 0.000128 2048 200 816 127680 22.774 14.3278 428.134 415.377 880.751 880.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1720 3.2e-05 2048 430 4032 542080 124.248 64.2576 2073.06 1887.96 4149.84 4150.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1180 0.000256 1024 300 3360 58240 5.82166 3.69664 88.2532 198.303 296.201 296.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 6.4e-05 512 245 336 250880 14.1953 6.59027 92.0476 204.6 317.628 317.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1440 0.000512 4096 460 5808 30800 6.57818 242.563 208.578 457.765 457.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 890 0.000256 512 210 240 44800 3.92854 1.67731 11.8099 51.4207 68.9896 69.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 670 6.4e-05 1024 150 528 206080 33.4472 13.2895 235.805 409.019 691.752 691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1260 0.001024 2048 200 336 16520 1.35846 16.0645 59.189 76.6544 76.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1900 0.000512 512 390 1600 35072 0.780288 0.885312 18.5352 26.3271 46.6124 46.6899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1400 0.000512 4096 290 800 33792 6.61315 162.238 209.093 377.992 378.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1040 0.000128 2048 200 800 130048 22.6005 14.3481 410.881 417.889 865.86 865.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1720 3.2e-05 2048 430 4032 544768 123.621 64.3378 2385.28 1890.23 4463.79 4464.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1180 0.000256 1024 300 3328 61440 5.82554 3.76502 104.4 202.424 316.544 316.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 6.4e-05 512 245 352 262144 14.1374 6.70893 94.9727 208.965 324.976 325.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1440 0.000512 4096 460 5824 31104 6.61843 282.337 209.506 498.504 498.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 890 0.000256 512 210 224 55296 3.62557 1.70518 13.02 52.4323 70.9387 71.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 670 6.4e-05 1024 150 512 217088 33.3017 13.4878 232.546 417.74 697.267 697.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1260 0.001024 2048 200 320 17024 1.372 15.7573 59.9613 77.1336 77.1932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1900 0.000512 512 390 1600 34560 0.773248 0.874112 26.3557 26.2137 54.2989 54.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1400 0.000512 4096 290 800 33120 6.53488 230.015 207.378 443.973 444.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1040 0.000128 2048 200 800 126720 22.4971 14.3052 579.518 413.337 1029.8 1029.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1720 3.2e-05 2048 430 4032 537600 125.491 64.2912 3563.4 1897.6 5651.12 5651.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1180 0.000256 1024 300 3328 57600 5.9081 3.73555 149.278 200.471 359.526 359.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 6.4e-05 512 245 352 245760 14.6323 6.62944 121.367 206.453 349.279 349.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1440 0.000512 4096 460 5824 30720 6.61504 421.696 209.328 637.686 637.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 890 0.000256 512 210 224 53760 3.62496 1.69133 18.1053 51.9851 75.5685 75.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 670 6.4e-05 1024 150 512 199680 34.4389 13.328 289.475 414.347 751.788 751.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1260 0.001024 2048 200 320 16320 1.34144 22.3908 57.3172 81.091 81.1507
