-- Control Subsystems

library ieee ;
use ieee.std_logic_1164.all ;

entity controller is

port (
--Control Inputs, Conditions: in standard_logic or standard_logic_vector;
--Control Outputs, Control Signals: out standard_logic or standard_logic_vector;
clk : in std_logic
) ;

end controller ;

architecture rtl of controller is
signal --definitions;

begin
--select next state
--state register

process(clk)
begin

if clk’event and clk = ’1’ then
--state transfer;
end if ;
end process ;
--controller outputs
end rtl ;