# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../code.srcs/sources_1/new/csa64.v" \
"../../../../code.srcs/sources_1/new/fsqrt_design.v" \
"../../../../code.srcs/sources_1/new/reg_design.v" \
"../../../../code.srcs/sources_1/new/shift_even.v" \
"../../../../code.srcs/sources_1/new/wallace24x28.v" \
"../../../../code.srcs/sources_1/new/wallace26x26.v" \
"../../../../code.srcs/sources_1/new/wallace32.v" \
"../../../../code.srcs/sim_1/new/fsqrt_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
