
build/debug/LSM6DSV80X-STM-Library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003944  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003b24  08003b24  00004b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bd4  08003bd4  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003bd4  08003bd4  00004bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003bdc  08003bdc  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bdc  08003bdc  00004bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003be0  08003be0  00004be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003be4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000274  20000068  08003c4c  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08003c4c  000052dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014e91  00000000  00000000  000050d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025a0  00000000  00000000  00019f62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000a95a  00000000  00000000  0001c502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000d60  00000000  00000000  00026e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000a27  00000000  00000000  00027bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000109d5  00000000  00000000  000285e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00004794  00000000  00000000  00038fbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002260  00000000  00000000  0003d750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  0003f9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b80c 	b.w	80002b0 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f003 fab8 	bl	8003814 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_idiv0>:
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop

080002b4 <__do_global_dtors_aux>:
 80002b4:	b510      	push	{r4, lr}
 80002b6:	4c05      	ldr	r4, [pc, #20]	@ (80002cc <__do_global_dtors_aux+0x18>)
 80002b8:	7823      	ldrb	r3, [r4, #0]
 80002ba:	b933      	cbnz	r3, 80002ca <__do_global_dtors_aux+0x16>
 80002bc:	4b04      	ldr	r3, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x1c>)
 80002be:	b113      	cbz	r3, 80002c6 <__do_global_dtors_aux+0x12>
 80002c0:	4804      	ldr	r0, [pc, #16]	@ (80002d4 <__do_global_dtors_aux+0x20>)
 80002c2:	f3af 8000 	nop.w
 80002c6:	2301      	movs	r3, #1
 80002c8:	7023      	strb	r3, [r4, #0]
 80002ca:	bd10      	pop	{r4, pc}
 80002cc:	20000068 	.word	0x20000068
 80002d0:	00000000 	.word	0x00000000
 80002d4:	08003b0c 	.word	0x08003b0c

080002d8 <frame_dummy>:
 80002d8:	b508      	push	{r3, lr}
 80002da:	4b03      	ldr	r3, [pc, #12]	@ (80002e8 <frame_dummy+0x10>)
 80002dc:	b11b      	cbz	r3, 80002e6 <frame_dummy+0xe>
 80002de:	4903      	ldr	r1, [pc, #12]	@ (80002ec <frame_dummy+0x14>)
 80002e0:	4803      	ldr	r0, [pc, #12]	@ (80002f0 <frame_dummy+0x18>)
 80002e2:	f3af 8000 	nop.w
 80002e6:	bd08      	pop	{r3, pc}
 80002e8:	00000000 	.word	0x00000000
 80002ec:	2000006c 	.word	0x2000006c
 80002f0:	08003b0c 	.word	0x08003b0c

080002f4 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80002f4:	4b10      	ldr	r3, [pc, #64]	@ (8000338 <HAL_InitTick+0x44>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	b90b      	cbnz	r3, 80002fe <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80002fa:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80002fc:	4770      	bx	lr
{
 80002fe:	b510      	push	{r4, lr}
 8000300:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000302:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000306:	fbb0 f3f3 	udiv	r3, r0, r3
 800030a:	4a0c      	ldr	r2, [pc, #48]	@ (800033c <HAL_InitTick+0x48>)
 800030c:	6810      	ldr	r0, [r2, #0]
 800030e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000312:	f000 f8b5 	bl	8000480 <HAL_SYSTICK_Config>
 8000316:	b968      	cbnz	r0, 8000334 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000318:	2c0f      	cmp	r4, #15
 800031a:	d901      	bls.n	8000320 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 800031c:	2001      	movs	r0, #1
 800031e:	e00a      	b.n	8000336 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000320:	2200      	movs	r2, #0
 8000322:	4621      	mov	r1, r4
 8000324:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000328:	f000 f896 	bl	8000458 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800032c:	4b04      	ldr	r3, [pc, #16]	@ (8000340 <HAL_InitTick+0x4c>)
 800032e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000330:	2000      	movs	r0, #0
 8000332:	e000      	b.n	8000336 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8000334:	2001      	movs	r0, #1
}
 8000336:	bd10      	pop	{r4, pc}
 8000338:	20000000 	.word	0x20000000
 800033c:	20000008 	.word	0x20000008
 8000340:	20000004 	.word	0x20000004

08000344 <HAL_Init>:
{
 8000344:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000346:	2003      	movs	r0, #3
 8000348:	f000 f874 	bl	8000434 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800034c:	2000      	movs	r0, #0
 800034e:	f7ff ffd1 	bl	80002f4 <HAL_InitTick>
 8000352:	b110      	cbz	r0, 800035a <HAL_Init+0x16>
    status = HAL_ERROR;
 8000354:	2401      	movs	r4, #1
}
 8000356:	4620      	mov	r0, r4
 8000358:	bd10      	pop	{r4, pc}
 800035a:	4604      	mov	r4, r0
    HAL_MspInit();
 800035c:	f000 fdea 	bl	8000f34 <HAL_MspInit>
 8000360:	e7f9      	b.n	8000356 <HAL_Init+0x12>
	...

08000364 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000364:	4a03      	ldr	r2, [pc, #12]	@ (8000374 <HAL_IncTick+0x10>)
 8000366:	6813      	ldr	r3, [r2, #0]
 8000368:	4903      	ldr	r1, [pc, #12]	@ (8000378 <HAL_IncTick+0x14>)
 800036a:	6809      	ldr	r1, [r1, #0]
 800036c:	440b      	add	r3, r1
 800036e:	6013      	str	r3, [r2, #0]
}
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	20000084 	.word	0x20000084
 8000378:	20000000 	.word	0x20000000

0800037c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800037c:	4b01      	ldr	r3, [pc, #4]	@ (8000384 <HAL_GetTick+0x8>)
 800037e:	6818      	ldr	r0, [r3, #0]
}
 8000380:	4770      	bx	lr
 8000382:	bf00      	nop
 8000384:	20000084 	.word	0x20000084

08000388 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000388:	b538      	push	{r3, r4, r5, lr}
 800038a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800038c:	f7ff fff6 	bl	800037c <HAL_GetTick>
 8000390:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000392:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8000396:	d002      	beq.n	800039e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000398:	4b04      	ldr	r3, [pc, #16]	@ (80003ac <HAL_Delay+0x24>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800039e:	f7ff ffed 	bl	800037c <HAL_GetTick>
 80003a2:	1b40      	subs	r0, r0, r5
 80003a4:	42a0      	cmp	r0, r4
 80003a6:	d3fa      	bcc.n	800039e <HAL_Delay+0x16>
  {
  }
}
 80003a8:	bd38      	pop	{r3, r4, r5, pc}
 80003aa:	bf00      	nop
 80003ac:	20000000 	.word	0x20000000

080003b0 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80003b0:	2800      	cmp	r0, #0
 80003b2:	db07      	blt.n	80003c4 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80003b4:	f000 021f 	and.w	r2, r0, #31
 80003b8:	0940      	lsrs	r0, r0, #5
 80003ba:	2301      	movs	r3, #1
 80003bc:	4093      	lsls	r3, r2
 80003be:	4a02      	ldr	r2, [pc, #8]	@ (80003c8 <__NVIC_EnableIRQ+0x18>)
 80003c0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	e000e100 	.word	0xe000e100

080003cc <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80003cc:	2800      	cmp	r0, #0
 80003ce:	db08      	blt.n	80003e2 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003d0:	0109      	lsls	r1, r1, #4
 80003d2:	b2c9      	uxtb	r1, r1
 80003d4:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80003d8:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80003dc:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80003e0:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003e2:	f000 000f 	and.w	r0, r0, #15
 80003e6:	0109      	lsls	r1, r1, #4
 80003e8:	b2c9      	uxtb	r1, r1
 80003ea:	4b01      	ldr	r3, [pc, #4]	@ (80003f0 <__NVIC_SetPriority+0x24>)
 80003ec:	5419      	strb	r1, [r3, r0]
  }
}
 80003ee:	4770      	bx	lr
 80003f0:	e000ed14 	.word	0xe000ed14

080003f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003f4:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80003f6:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80003fa:	f1c0 0c07 	rsb	ip, r0, #7
 80003fe:	f1bc 0f04 	cmp.w	ip, #4
 8000402:	bf28      	it	cs
 8000404:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000408:	1d03      	adds	r3, r0, #4
 800040a:	2b06      	cmp	r3, #6
 800040c:	d90f      	bls.n	800042e <NVIC_EncodePriority+0x3a>
 800040e:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000410:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000414:	fa0e f00c 	lsl.w	r0, lr, ip
 8000418:	ea21 0100 	bic.w	r1, r1, r0
 800041c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800041e:	fa0e fe03 	lsl.w	lr, lr, r3
 8000422:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000426:	ea41 0002 	orr.w	r0, r1, r2
 800042a:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800042e:	2300      	movs	r3, #0
 8000430:	e7ee      	b.n	8000410 <NVIC_EncodePriority+0x1c>
	...

08000434 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000434:	4a07      	ldr	r2, [pc, #28]	@ (8000454 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000436:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000438:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800043c:	041b      	lsls	r3, r3, #16
 800043e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000440:	0200      	lsls	r0, r0, #8
 8000442:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000446:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000448:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800044c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000450:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000452:	4770      	bx	lr
 8000454:	e000ed00 	.word	0xe000ed00

08000458 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000458:	b510      	push	{r4, lr}
 800045a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800045c:	4b05      	ldr	r3, [pc, #20]	@ (8000474 <HAL_NVIC_SetPriority+0x1c>)
 800045e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000460:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000464:	f7ff ffc6 	bl	80003f4 <NVIC_EncodePriority>
 8000468:	4601      	mov	r1, r0
 800046a:	4620      	mov	r0, r4
 800046c:	f7ff ffae 	bl	80003cc <__NVIC_SetPriority>
}
 8000470:	bd10      	pop	{r4, pc}
 8000472:	bf00      	nop
 8000474:	e000ed00 	.word	0xe000ed00

08000478 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000478:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800047a:	f7ff ff99 	bl	80003b0 <__NVIC_EnableIRQ>
}
 800047e:	bd08      	pop	{r3, pc}

08000480 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000480:	3801      	subs	r0, #1
 8000482:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000486:	d20b      	bcs.n	80004a0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000488:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800048c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800048e:	4a05      	ldr	r2, [pc, #20]	@ (80004a4 <HAL_SYSTICK_Config+0x24>)
 8000490:	21f0      	movs	r1, #240	@ 0xf0
 8000492:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000496:	2000      	movs	r0, #0
 8000498:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800049a:	2207      	movs	r2, #7
 800049c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800049e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80004a0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80004a2:	4770      	bx	lr
 80004a4:	e000ed00 	.word	0xe000ed00

080004a8 <HAL_EXTI_RegisterCallback>:
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80004a8:	b911      	cbnz	r1, 80004b0 <HAL_EXTI_RegisterCallback+0x8>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80004aa:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80004ac:	4608      	mov	r0, r1
      break;
 80004ae:	4770      	bx	lr

    default:
      hexti->PendingCallback = NULL;
 80004b0:	2300      	movs	r3, #0
 80004b2:	6043      	str	r3, [r0, #4]
      status = HAL_ERROR;
 80004b4:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 80004b6:	4770      	bx	lr

080004b8 <HAL_EXTI_GetHandle>:
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80004b8:	b110      	cbz	r0, 80004c0 <HAL_EXTI_GetHandle+0x8>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80004ba:	6001      	str	r1, [r0, #0]

    return HAL_OK;
 80004bc:	2000      	movs	r0, #0
 80004be:	4770      	bx	lr
    return HAL_ERROR;
 80004c0:	2001      	movs	r0, #1
  }
}
 80004c2:	4770      	bx	lr

080004c4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80004c4:	b510      	push	{r4, lr}
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80004c6:	6803      	ldr	r3, [r0, #0]
 80004c8:	f3c3 4200 	ubfx	r2, r3, #16, #1
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80004cc:	f003 031f 	and.w	r3, r3, #31
 80004d0:	2101      	movs	r1, #1
 80004d2:	4099      	lsls	r1, r3

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 80004d4:	0153      	lsls	r3, r2, #5
 80004d6:	4a04      	ldr	r2, [pc, #16]	@ (80004e8 <HAL_EXTI_IRQHandler+0x24>)
  regval = (*regaddr & maskline);
 80004d8:	589c      	ldr	r4, [r3, r2]

  if (regval != 0x00u)
 80004da:	420c      	tst	r4, r1
 80004dc:	d003      	beq.n	80004e6 <HAL_EXTI_IRQHandler+0x22>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80004de:	5099      	str	r1, [r3, r2]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 80004e0:	6843      	ldr	r3, [r0, #4]
 80004e2:	b103      	cbz	r3, 80004e6 <HAL_EXTI_IRQHandler+0x22>
    {
      hexti->PendingCallback();
 80004e4:	4798      	blx	r3
    }
  }
}
 80004e6:	bd10      	pop	{r4, pc}
 80004e8:	40010414 	.word	0x40010414

080004ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80004f0:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80004f2:	e062      	b.n	80005ba <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004f4:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80004f6:	005e      	lsls	r6, r3, #1
 80004f8:	2403      	movs	r4, #3
 80004fa:	40b4      	lsls	r4, r6
 80004fc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000500:	68cc      	ldr	r4, [r1, #12]
 8000502:	40b4      	lsls	r4, r6
 8000504:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000506:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000508:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800050a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800050e:	684c      	ldr	r4, [r1, #4]
 8000510:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8000514:	409c      	lsls	r4, r3
 8000516:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000518:	6044      	str	r4, [r0, #4]
 800051a:	e05f      	b.n	80005dc <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800051c:	08dd      	lsrs	r5, r3, #3
 800051e:	3508      	adds	r5, #8
 8000520:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000524:	f003 0c07 	and.w	ip, r3, #7
 8000528:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800052c:	f04f 0e0f 	mov.w	lr, #15
 8000530:	fa0e fe0c 	lsl.w	lr, lr, ip
 8000534:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000538:	690c      	ldr	r4, [r1, #16]
 800053a:	fa04 f40c 	lsl.w	r4, r4, ip
 800053e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000542:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8000546:	e060      	b.n	800060a <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000548:	2405      	movs	r4, #5
 800054a:	e000      	b.n	800054e <HAL_GPIO_Init+0x62>
 800054c:	2400      	movs	r4, #0
 800054e:	fa04 f40e 	lsl.w	r4, r4, lr
 8000552:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000554:	f10c 0c02 	add.w	ip, ip, #2
 8000558:	4d55      	ldr	r5, [pc, #340]	@ (80006b0 <HAL_GPIO_Init+0x1c4>)
 800055a:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800055e:	4c55      	ldr	r4, [pc, #340]	@ (80006b4 <HAL_GPIO_Init+0x1c8>)
 8000560:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8000562:	43d4      	mvns	r4, r2
 8000564:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000568:	684f      	ldr	r7, [r1, #4]
 800056a:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 800056e:	d001      	beq.n	8000574 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8000570:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8000574:	4d4f      	ldr	r5, [pc, #316]	@ (80006b4 <HAL_GPIO_Init+0x1c8>)
 8000576:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8000578:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800057a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800057e:	684f      	ldr	r7, [r1, #4]
 8000580:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8000584:	d001      	beq.n	800058a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8000586:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800058a:	4d4a      	ldr	r5, [pc, #296]	@ (80006b4 <HAL_GPIO_Init+0x1c8>)
 800058c:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 800058e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8000590:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000594:	684f      	ldr	r7, [r1, #4]
 8000596:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 800059a:	d001      	beq.n	80005a0 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800059c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 80005a0:	4d44      	ldr	r5, [pc, #272]	@ (80006b4 <HAL_GPIO_Init+0x1c8>)
 80005a2:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80005a4:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 80005a6:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80005a8:	684e      	ldr	r6, [r1, #4]
 80005aa:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80005ae:	d001      	beq.n	80005b4 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 80005b0:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 80005b4:	4a3f      	ldr	r2, [pc, #252]	@ (80006b4 <HAL_GPIO_Init+0x1c8>)
 80005b6:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 80005b8:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80005ba:	680a      	ldr	r2, [r1, #0]
 80005bc:	fa32 f403 	lsrs.w	r4, r2, r3
 80005c0:	d074      	beq.n	80006ac <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80005c2:	f04f 0c01 	mov.w	ip, #1
 80005c6:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80005ca:	ea1c 0202 	ands.w	r2, ip, r2
 80005ce:	d0f3      	beq.n	80005b8 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80005d0:	684c      	ldr	r4, [r1, #4]
 80005d2:	f004 0403 	and.w	r4, r4, #3
 80005d6:	3c01      	subs	r4, #1
 80005d8:	2c01      	cmp	r4, #1
 80005da:	d98b      	bls.n	80004f4 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80005dc:	684c      	ldr	r4, [r1, #4]
 80005de:	f004 0403 	and.w	r4, r4, #3
 80005e2:	2c03      	cmp	r4, #3
 80005e4:	d00c      	beq.n	8000600 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80005e6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80005e8:	005d      	lsls	r5, r3, #1
 80005ea:	f04f 0c03 	mov.w	ip, #3
 80005ee:	fa0c fc05 	lsl.w	ip, ip, r5
 80005f2:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80005f6:	688c      	ldr	r4, [r1, #8]
 80005f8:	40ac      	lsls	r4, r5
 80005fa:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80005fe:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000600:	684c      	ldr	r4, [r1, #4]
 8000602:	f004 0403 	and.w	r4, r4, #3
 8000606:	2c02      	cmp	r4, #2
 8000608:	d088      	beq.n	800051c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 800060a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800060c:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000610:	f04f 0c03 	mov.w	ip, #3
 8000614:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000618:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800061c:	684c      	ldr	r4, [r1, #4]
 800061e:	f004 0403 	and.w	r4, r4, #3
 8000622:	fa04 f40e 	lsl.w	r4, r4, lr
 8000626:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800062a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800062c:	684c      	ldr	r4, [r1, #4]
 800062e:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8000632:	d0c1      	beq.n	80005b8 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000634:	4c20      	ldr	r4, [pc, #128]	@ (80006b8 <HAL_GPIO_Init+0x1cc>)
 8000636:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8000638:	f045 0501 	orr.w	r5, r5, #1
 800063c:	6625      	str	r5, [r4, #96]	@ 0x60
 800063e:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8000640:	f004 0401 	and.w	r4, r4, #1
 8000644:	9401      	str	r4, [sp, #4]
 8000646:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000648:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800064c:	f10c 0502 	add.w	r5, ip, #2
 8000650:	4c17      	ldr	r4, [pc, #92]	@ (80006b0 <HAL_GPIO_Init+0x1c4>)
 8000652:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000656:	f003 0e03 	and.w	lr, r3, #3
 800065a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800065e:	240f      	movs	r4, #15
 8000660:	fa04 f40e 	lsl.w	r4, r4, lr
 8000664:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000668:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 800066c:	f43f af6e 	beq.w	800054c <HAL_GPIO_Init+0x60>
 8000670:	4c12      	ldr	r4, [pc, #72]	@ (80006bc <HAL_GPIO_Init+0x1d0>)
 8000672:	42a0      	cmp	r0, r4
 8000674:	d012      	beq.n	800069c <HAL_GPIO_Init+0x1b0>
 8000676:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800067a:	42a0      	cmp	r0, r4
 800067c:	d010      	beq.n	80006a0 <HAL_GPIO_Init+0x1b4>
 800067e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000682:	42a0      	cmp	r0, r4
 8000684:	d00e      	beq.n	80006a4 <HAL_GPIO_Init+0x1b8>
 8000686:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800068a:	42a0      	cmp	r0, r4
 800068c:	d00c      	beq.n	80006a8 <HAL_GPIO_Init+0x1bc>
 800068e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000692:	42a0      	cmp	r0, r4
 8000694:	f43f af58 	beq.w	8000548 <HAL_GPIO_Init+0x5c>
 8000698:	2406      	movs	r4, #6
 800069a:	e758      	b.n	800054e <HAL_GPIO_Init+0x62>
 800069c:	2401      	movs	r4, #1
 800069e:	e756      	b.n	800054e <HAL_GPIO_Init+0x62>
 80006a0:	2402      	movs	r4, #2
 80006a2:	e754      	b.n	800054e <HAL_GPIO_Init+0x62>
 80006a4:	2403      	movs	r4, #3
 80006a6:	e752      	b.n	800054e <HAL_GPIO_Init+0x62>
 80006a8:	2404      	movs	r4, #4
 80006aa:	e750      	b.n	800054e <HAL_GPIO_Init+0x62>
  }
}
 80006ac:	b003      	add	sp, #12
 80006ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006b0:	40010000 	.word	0x40010000
 80006b4:	40010400 	.word	0x40010400
 80006b8:	40021000 	.word	0x40021000
 80006bc:	48000400 	.word	0x48000400

080006c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80006c0:	b10a      	cbz	r2, 80006c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80006c2:	6181      	str	r1, [r0, #24]
 80006c4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80006c6:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80006c8:	4770      	bx	lr

080006ca <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80006ca:	6803      	ldr	r3, [r0, #0]
 80006cc:	699a      	ldr	r2, [r3, #24]
 80006ce:	f012 0f02 	tst.w	r2, #2
 80006d2:	d001      	beq.n	80006d8 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80006d4:	2200      	movs	r2, #0
 80006d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80006d8:	6803      	ldr	r3, [r0, #0]
 80006da:	699a      	ldr	r2, [r3, #24]
 80006dc:	f012 0f01 	tst.w	r2, #1
 80006e0:	d103      	bne.n	80006ea <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80006e2:	699a      	ldr	r2, [r3, #24]
 80006e4:	f042 0201 	orr.w	r2, r2, #1
 80006e8:	619a      	str	r2, [r3, #24]
  }
}
 80006ea:	4770      	bx	lr

080006ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80006ec:	b410      	push	{r4}
 80006ee:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80006f0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80006f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80006f8:	4319      	orrs	r1, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80006fa:	4321      	orrs	r1, r4
 80006fc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8000700:	6802      	ldr	r2, [r0, #0]
 8000702:	6853      	ldr	r3, [r2, #4]
 8000704:	0d64      	lsrs	r4, r4, #21
 8000706:	f404 6480 	and.w	r4, r4, #1024	@ 0x400
 800070a:	f044 747f 	orr.w	r4, r4, #66846720	@ 0x3fc0000
 800070e:	f444 3458 	orr.w	r4, r4, #221184	@ 0x36000
 8000712:	f444 747f 	orr.w	r4, r4, #1020	@ 0x3fc
 8000716:	f044 0403 	orr.w	r4, r4, #3
 800071a:	ea23 0304 	bic.w	r3, r3, r4
 800071e:	430b      	orrs	r3, r1
 8000720:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8000722:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000726:	4770      	bx	lr

08000728 <I2C_IsErrorOccurred>:
{
 8000728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800072c:	4604      	mov	r4, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 800072e:	6803      	ldr	r3, [r0, #0]
 8000730:	699e      	ldr	r6, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8000732:	f016 0610 	ands.w	r6, r6, #16
 8000736:	d07c      	beq.n	8000832 <I2C_IsErrorOccurred+0x10a>
 8000738:	460d      	mov	r5, r1
 800073a:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800073c:	2210      	movs	r2, #16
 800073e:	61da      	str	r2, [r3, #28]
  uint32_t error_code = 0;
 8000740:	2600      	movs	r6, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000742:	4637      	mov	r7, r6
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8000744:	6823      	ldr	r3, [r4, #0]
 8000746:	6998      	ldr	r0, [r3, #24]
 8000748:	f010 0f20 	tst.w	r0, #32
 800074c:	d130      	bne.n	80007b0 <I2C_IsErrorOccurred+0x88>
 800074e:	bb7f      	cbnz	r7, 80007b0 <I2C_IsErrorOccurred+0x88>
      if (Timeout != HAL_MAX_DELAY)
 8000750:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8000754:	d0f6      	beq.n	8000744 <I2C_IsErrorOccurred+0x1c>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8000756:	f7ff fe11 	bl	800037c <HAL_GetTick>
 800075a:	eba0 0008 	sub.w	r0, r0, r8
 800075e:	42a8      	cmp	r0, r5
 8000760:	d801      	bhi.n	8000766 <I2C_IsErrorOccurred+0x3e>
 8000762:	2d00      	cmp	r5, #0
 8000764:	d1ee      	bne.n	8000744 <I2C_IsErrorOccurred+0x1c>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8000766:	6821      	ldr	r1, [r4, #0]
 8000768:	684b      	ldr	r3, [r1, #4]
 800076a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          tmp2 = hi2c->Mode;
 800076e:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8000772:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8000774:	6988      	ldr	r0, [r1, #24]
 8000776:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 800077a:	d002      	beq.n	8000782 <I2C_IsErrorOccurred+0x5a>
 800077c:	b90b      	cbnz	r3, 8000782 <I2C_IsErrorOccurred+0x5a>
              (tmp1 != I2C_CR2_STOP) && \
 800077e:	2a20      	cmp	r2, #32
 8000780:	d10e      	bne.n	80007a0 <I2C_IsErrorOccurred+0x78>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000782:	6823      	ldr	r3, [r4, #0]
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	f013 0f20 	tst.w	r3, #32
 800078a:	d1db      	bne.n	8000744 <I2C_IsErrorOccurred+0x1c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800078c:	f7ff fdf6 	bl	800037c <HAL_GetTick>
 8000790:	eba0 0008 	sub.w	r0, r0, r8
 8000794:	2819      	cmp	r0, #25
 8000796:	d9f4      	bls.n	8000782 <I2C_IsErrorOccurred+0x5a>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8000798:	f046 0620 	orr.w	r6, r6, #32
              status = HAL_ERROR;
 800079c:	2701      	movs	r7, #1
              break;
 800079e:	e7d1      	b.n	8000744 <I2C_IsErrorOccurred+0x1c>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80007a0:	684b      	ldr	r3, [r1, #4]
 80007a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007a6:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 80007a8:	f7ff fde8 	bl	800037c <HAL_GetTick>
 80007ac:	4680      	mov	r8, r0
 80007ae:	e7e8      	b.n	8000782 <I2C_IsErrorOccurred+0x5a>
    if (status == HAL_OK)
 80007b0:	b90f      	cbnz	r7, 80007b6 <I2C_IsErrorOccurred+0x8e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80007b2:	2220      	movs	r2, #32
 80007b4:	61da      	str	r2, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80007b6:	f046 0604 	orr.w	r6, r6, #4
    status = HAL_ERROR;
 80007ba:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 80007bc:	6822      	ldr	r2, [r4, #0]
 80007be:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80007c0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80007c4:	d005      	beq.n	80007d2 <I2C_IsErrorOccurred+0xaa>
    error_code |= HAL_I2C_ERROR_BERR;
 80007c6:	f046 0601 	orr.w	r6, r6, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80007ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ce:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80007d0:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80007d2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80007d6:	d006      	beq.n	80007e6 <I2C_IsErrorOccurred+0xbe>
    error_code |= HAL_I2C_ERROR_OVR;
 80007d8:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80007dc:	6822      	ldr	r2, [r4, #0]
 80007de:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80007e2:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80007e4:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80007e6:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80007ea:	d024      	beq.n	8000836 <I2C_IsErrorOccurred+0x10e>
    error_code |= HAL_I2C_ERROR_ARLO;
 80007ec:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80007f0:	6823      	ldr	r3, [r4, #0]
 80007f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007f6:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 80007f8:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 80007fa:	4620      	mov	r0, r4
 80007fc:	f7ff ff65 	bl	80006ca <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000800:	6822      	ldr	r2, [r4, #0]
 8000802:	6853      	ldr	r3, [r2, #4]
 8000804:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8000808:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 800080c:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000810:	f023 0301 	bic.w	r3, r3, #1
 8000814:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8000816:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000818:	4333      	orrs	r3, r6
 800081a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800081c:	2320      	movs	r3, #32
 800081e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000822:	2300      	movs	r3, #0
 8000824:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8000828:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
}
 800082c:	4628      	mov	r0, r5
 800082e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8000832:	2500      	movs	r5, #0
 8000834:	e7c2      	b.n	80007bc <I2C_IsErrorOccurred+0x94>
  if (status != HAL_OK)
 8000836:	2d00      	cmp	r5, #0
 8000838:	d0f8      	beq.n	800082c <I2C_IsErrorOccurred+0x104>
 800083a:	e7de      	b.n	80007fa <I2C_IsErrorOccurred+0xd2>

0800083c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	4604      	mov	r4, r0
 8000840:	460d      	mov	r5, r1
 8000842:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000844:	6823      	ldr	r3, [r4, #0]
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f013 0f02 	tst.w	r3, #2
 800084c:	d122      	bne.n	8000894 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800084e:	4632      	mov	r2, r6
 8000850:	4629      	mov	r1, r5
 8000852:	4620      	mov	r0, r4
 8000854:	f7ff ff68 	bl	8000728 <I2C_IsErrorOccurred>
 8000858:	b9f0      	cbnz	r0, 8000898 <I2C_WaitOnTXISFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800085a:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800085e:	d0f1      	beq.n	8000844 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000860:	f7ff fd8c 	bl	800037c <HAL_GetTick>
 8000864:	1b80      	subs	r0, r0, r6
 8000866:	42a8      	cmp	r0, r5
 8000868:	d801      	bhi.n	800086e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800086a:	2d00      	cmp	r5, #0
 800086c:	d1ea      	bne.n	8000844 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	699b      	ldr	r3, [r3, #24]
 8000872:	f013 0f02 	tst.w	r3, #2
 8000876:	d1e5      	bne.n	8000844 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000878:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800087a:	f043 0320 	orr.w	r3, r3, #32
 800087e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8000880:	2320      	movs	r3, #32
 8000882:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000886:	2300      	movs	r3, #0
 8000888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 800088c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8000890:	2001      	movs	r0, #1
 8000892:	e000      	b.n	8000896 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
  return HAL_OK;
 8000894:	2000      	movs	r0, #0
}
 8000896:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000898:	2001      	movs	r0, #1
 800089a:	e7fc      	b.n	8000896 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>

0800089c <I2C_WaitOnFlagUntilTimeout>:
{
 800089c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80008a0:	4605      	mov	r5, r0
 80008a2:	4688      	mov	r8, r1
 80008a4:	4617      	mov	r7, r2
 80008a6:	461e      	mov	r6, r3
 80008a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80008ac:	682b      	ldr	r3, [r5, #0]
 80008ae:	699c      	ldr	r4, [r3, #24]
 80008b0:	ea38 0404 	bics.w	r4, r8, r4
 80008b4:	bf0c      	ite	eq
 80008b6:	2301      	moveq	r3, #1
 80008b8:	2300      	movne	r3, #0
 80008ba:	42bb      	cmp	r3, r7
 80008bc:	d127      	bne.n	800090e <I2C_WaitOnFlagUntilTimeout+0x72>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80008be:	464a      	mov	r2, r9
 80008c0:	4631      	mov	r1, r6
 80008c2:	4628      	mov	r0, r5
 80008c4:	f7ff ff30 	bl	8000728 <I2C_IsErrorOccurred>
 80008c8:	bb20      	cbnz	r0, 8000914 <I2C_WaitOnFlagUntilTimeout+0x78>
    if (Timeout != HAL_MAX_DELAY)
 80008ca:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80008ce:	d0ed      	beq.n	80008ac <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008d0:	f7ff fd54 	bl	800037c <HAL_GetTick>
 80008d4:	eba0 0009 	sub.w	r0, r0, r9
 80008d8:	42b0      	cmp	r0, r6
 80008da:	d801      	bhi.n	80008e0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80008dc:	2e00      	cmp	r6, #0
 80008de:	d1e5      	bne.n	80008ac <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80008e0:	682b      	ldr	r3, [r5, #0]
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	ea38 0303 	bics.w	r3, r8, r3
 80008e8:	bf0c      	ite	eq
 80008ea:	2301      	moveq	r3, #1
 80008ec:	2300      	movne	r3, #0
 80008ee:	42bb      	cmp	r3, r7
 80008f0:	d1dc      	bne.n	80008ac <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008f2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80008f4:	f043 0320 	orr.w	r3, r3, #32
 80008f8:	646b      	str	r3, [r5, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80008fa:	2320      	movs	r3, #32
 80008fc:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000900:	2300      	movs	r3, #0
 8000902:	f885 3042 	strb.w	r3, [r5, #66]	@ 0x42
          __HAL_UNLOCK(hi2c);
 8000906:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800090a:	2001      	movs	r0, #1
 800090c:	e000      	b.n	8000910 <I2C_WaitOnFlagUntilTimeout+0x74>
  return HAL_OK;
 800090e:	2000      	movs	r0, #0
}
 8000910:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return HAL_ERROR;
 8000914:	2001      	movs	r0, #1
 8000916:	e7fb      	b.n	8000910 <I2C_WaitOnFlagUntilTimeout+0x74>

08000918 <I2C_RequestMemoryWrite>:
{
 8000918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800091c:	b082      	sub	sp, #8
 800091e:	4604      	mov	r4, r0
 8000920:	4690      	mov	r8, r2
 8000922:	461d      	mov	r5, r3
 8000924:	9e08      	ldr	r6, [sp, #32]
 8000926:	9f09      	ldr	r7, [sp, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000928:	4b19      	ldr	r3, [pc, #100]	@ (8000990 <I2C_RequestMemoryWrite+0x78>)
 800092a:	9300      	str	r3, [sp, #0]
 800092c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000930:	b2ea      	uxtb	r2, r5
 8000932:	f7ff fedb 	bl	80006ec <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000936:	463a      	mov	r2, r7
 8000938:	4631      	mov	r1, r6
 800093a:	4620      	mov	r0, r4
 800093c:	f7ff ff7e 	bl	800083c <I2C_WaitOnTXISFlagUntilTimeout>
 8000940:	b9f8      	cbnz	r0, 8000982 <I2C_RequestMemoryWrite+0x6a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000942:	2d01      	cmp	r5, #1
 8000944:	d10e      	bne.n	8000964 <I2C_RequestMemoryWrite+0x4c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000946:	6823      	ldr	r3, [r4, #0]
 8000948:	fa5f f288 	uxtb.w	r2, r8
 800094c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800094e:	9700      	str	r7, [sp, #0]
 8000950:	4633      	mov	r3, r6
 8000952:	2200      	movs	r2, #0
 8000954:	2180      	movs	r1, #128	@ 0x80
 8000956:	4620      	mov	r0, r4
 8000958:	f7ff ffa0 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 800095c:	b9a8      	cbnz	r0, 800098a <I2C_RequestMemoryWrite+0x72>
}
 800095e:	b002      	add	sp, #8
 8000960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000964:	6823      	ldr	r3, [r4, #0]
 8000966:	ea4f 2218 	mov.w	r2, r8, lsr #8
 800096a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800096c:	463a      	mov	r2, r7
 800096e:	4631      	mov	r1, r6
 8000970:	4620      	mov	r0, r4
 8000972:	f7ff ff63 	bl	800083c <I2C_WaitOnTXISFlagUntilTimeout>
 8000976:	b930      	cbnz	r0, 8000986 <I2C_RequestMemoryWrite+0x6e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000978:	6823      	ldr	r3, [r4, #0]
 800097a:	fa5f f288 	uxtb.w	r2, r8
 800097e:	629a      	str	r2, [r3, #40]	@ 0x28
 8000980:	e7e5      	b.n	800094e <I2C_RequestMemoryWrite+0x36>
    return HAL_ERROR;
 8000982:	2001      	movs	r0, #1
 8000984:	e7eb      	b.n	800095e <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8000986:	2001      	movs	r0, #1
 8000988:	e7e9      	b.n	800095e <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 800098a:	2001      	movs	r0, #1
 800098c:	e7e7      	b.n	800095e <I2C_RequestMemoryWrite+0x46>
 800098e:	bf00      	nop
 8000990:	80002000 	.word	0x80002000

08000994 <I2C_RequestMemoryRead>:
{
 8000994:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000998:	b082      	sub	sp, #8
 800099a:	4604      	mov	r4, r0
 800099c:	4690      	mov	r8, r2
 800099e:	461d      	mov	r5, r3
 80009a0:	9e08      	ldr	r6, [sp, #32]
 80009a2:	9f09      	ldr	r7, [sp, #36]	@ 0x24
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80009a4:	4b18      	ldr	r3, [pc, #96]	@ (8000a08 <I2C_RequestMemoryRead+0x74>)
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2300      	movs	r3, #0
 80009aa:	b2ea      	uxtb	r2, r5
 80009ac:	f7ff fe9e 	bl	80006ec <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009b0:	463a      	mov	r2, r7
 80009b2:	4631      	mov	r1, r6
 80009b4:	4620      	mov	r0, r4
 80009b6:	f7ff ff41 	bl	800083c <I2C_WaitOnTXISFlagUntilTimeout>
 80009ba:	b9f8      	cbnz	r0, 80009fc <I2C_RequestMemoryRead+0x68>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80009bc:	2d01      	cmp	r5, #1
 80009be:	d10e      	bne.n	80009de <I2C_RequestMemoryRead+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009c0:	6823      	ldr	r3, [r4, #0]
 80009c2:	fa5f f288 	uxtb.w	r2, r8
 80009c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80009c8:	9700      	str	r7, [sp, #0]
 80009ca:	4633      	mov	r3, r6
 80009cc:	2200      	movs	r2, #0
 80009ce:	2140      	movs	r1, #64	@ 0x40
 80009d0:	4620      	mov	r0, r4
 80009d2:	f7ff ff63 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 80009d6:	b9a8      	cbnz	r0, 8000a04 <I2C_RequestMemoryRead+0x70>
}
 80009d8:	b002      	add	sp, #8
 80009da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80009de:	6823      	ldr	r3, [r4, #0]
 80009e0:	ea4f 2218 	mov.w	r2, r8, lsr #8
 80009e4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009e6:	463a      	mov	r2, r7
 80009e8:	4631      	mov	r1, r6
 80009ea:	4620      	mov	r0, r4
 80009ec:	f7ff ff26 	bl	800083c <I2C_WaitOnTXISFlagUntilTimeout>
 80009f0:	b930      	cbnz	r0, 8000a00 <I2C_RequestMemoryRead+0x6c>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009f2:	6823      	ldr	r3, [r4, #0]
 80009f4:	fa5f f288 	uxtb.w	r2, r8
 80009f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80009fa:	e7e5      	b.n	80009c8 <I2C_RequestMemoryRead+0x34>
    return HAL_ERROR;
 80009fc:	2001      	movs	r0, #1
 80009fe:	e7eb      	b.n	80009d8 <I2C_RequestMemoryRead+0x44>
      return HAL_ERROR;
 8000a00:	2001      	movs	r0, #1
 8000a02:	e7e9      	b.n	80009d8 <I2C_RequestMemoryRead+0x44>
    return HAL_ERROR;
 8000a04:	2001      	movs	r0, #1
 8000a06:	e7e7      	b.n	80009d8 <I2C_RequestMemoryRead+0x44>
 8000a08:	80002000 	.word	0x80002000

08000a0c <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000a0c:	b570      	push	{r4, r5, r6, lr}
 8000a0e:	4604      	mov	r4, r0
 8000a10:	460d      	mov	r5, r1
 8000a12:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000a14:	e004      	b.n	8000a20 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8000a16:	6823      	ldr	r3, [r4, #0]
 8000a18:	699b      	ldr	r3, [r3, #24]
 8000a1a:	f013 0f20 	tst.w	r3, #32
 8000a1e:	d012      	beq.n	8000a46 <I2C_WaitOnSTOPFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000a20:	6823      	ldr	r3, [r4, #0]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	f013 0f20 	tst.w	r3, #32
 8000a28:	d11b      	bne.n	8000a62 <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a2a:	4632      	mov	r2, r6
 8000a2c:	4629      	mov	r1, r5
 8000a2e:	4620      	mov	r0, r4
 8000a30:	f7ff fe7a 	bl	8000728 <I2C_IsErrorOccurred>
 8000a34:	b9b8      	cbnz	r0, 8000a66 <I2C_WaitOnSTOPFlagUntilTimeout+0x5a>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a36:	f7ff fca1 	bl	800037c <HAL_GetTick>
 8000a3a:	1b80      	subs	r0, r0, r6
 8000a3c:	42a8      	cmp	r0, r5
 8000a3e:	d8ea      	bhi.n	8000a16 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 8000a40:	2d00      	cmp	r5, #0
 8000a42:	d1ed      	bne.n	8000a20 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
 8000a44:	e7e7      	b.n	8000a16 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000a46:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000a48:	f043 0320 	orr.w	r3, r3, #32
 8000a4c:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8000a4e:	2320      	movs	r3, #32
 8000a50:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        __HAL_UNLOCK(hi2c);
 8000a5a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8000a5e:	2001      	movs	r0, #1
 8000a60:	e000      	b.n	8000a64 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  return HAL_OK;
 8000a62:	2000      	movs	r0, #0
}
 8000a64:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8000a66:	2001      	movs	r0, #1
 8000a68:	e7fc      	b.n	8000a64 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>

08000a6a <HAL_I2C_Init>:
  if (hi2c == NULL)
 8000a6a:	2800      	cmp	r0, #0
 8000a6c:	d05f      	beq.n	8000b2e <HAL_I2C_Init+0xc4>
{
 8000a6e:	b510      	push	{r4, lr}
 8000a70:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000a72:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d048      	beq.n	8000b0c <HAL_I2C_Init+0xa2>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000a7a:	2324      	movs	r3, #36	@ 0x24
 8000a7c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000a80:	6822      	ldr	r2, [r4, #0]
 8000a82:	6813      	ldr	r3, [r2, #0]
 8000a84:	f023 0301 	bic.w	r3, r3, #1
 8000a88:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000a8a:	6863      	ldr	r3, [r4, #4]
 8000a8c:	6822      	ldr	r2, [r4, #0]
 8000a8e:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000a92:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000a94:	6822      	ldr	r2, [r4, #0]
 8000a96:	6893      	ldr	r3, [r2, #8]
 8000a98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000a9c:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000a9e:	68e3      	ldr	r3, [r4, #12]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d038      	beq.n	8000b16 <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000aa4:	68a3      	ldr	r3, [r4, #8]
 8000aa6:	6822      	ldr	r2, [r4, #0]
 8000aa8:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8000aac:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000aae:	68e3      	ldr	r3, [r4, #12]
 8000ab0:	2b02      	cmp	r3, #2
 8000ab2:	d036      	beq.n	8000b22 <HAL_I2C_Init+0xb8>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000ab4:	6822      	ldr	r2, [r4, #0]
 8000ab6:	6853      	ldr	r3, [r2, #4]
 8000ab8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000abc:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000abe:	6822      	ldr	r2, [r4, #0]
 8000ac0:	6853      	ldr	r3, [r2, #4]
 8000ac2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ac6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000aca:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000acc:	6822      	ldr	r2, [r4, #0]
 8000ace:	68d3      	ldr	r3, [r2, #12]
 8000ad0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ad4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ad6:	6923      	ldr	r3, [r4, #16]
 8000ad8:	6962      	ldr	r2, [r4, #20]
 8000ada:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000adc:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ade:	6822      	ldr	r2, [r4, #0]
 8000ae0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000ae4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000ae6:	69e3      	ldr	r3, [r4, #28]
 8000ae8:	6a21      	ldr	r1, [r4, #32]
 8000aea:	6822      	ldr	r2, [r4, #0]
 8000aec:	430b      	orrs	r3, r1
 8000aee:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000af0:	6822      	ldr	r2, [r4, #0]
 8000af2:	6813      	ldr	r3, [r2, #0]
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000afa:	2000      	movs	r0, #0
 8000afc:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000afe:	2320      	movs	r3, #32
 8000b00:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000b04:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b06:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42
}
 8000b0a:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000b0c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8000b10:	f000 fa2c 	bl	8000f6c <HAL_I2C_MspInit>
 8000b14:	e7b1      	b.n	8000a7a <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000b16:	68a3      	ldr	r3, [r4, #8]
 8000b18:	6822      	ldr	r2, [r4, #0]
 8000b1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b1e:	6093      	str	r3, [r2, #8]
 8000b20:	e7c5      	b.n	8000aae <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000b22:	6822      	ldr	r2, [r4, #0]
 8000b24:	6853      	ldr	r3, [r2, #4]
 8000b26:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b2a:	6053      	str	r3, [r2, #4]
 8000b2c:	e7c7      	b.n	8000abe <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8000b2e:	2001      	movs	r0, #1
}
 8000b30:	4770      	bx	lr

08000b32 <HAL_I2C_Mem_Write>:
{
 8000b32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b36:	b083      	sub	sp, #12
 8000b38:	460e      	mov	r6, r1
 8000b3a:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8000b3e:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b40:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8000b44:	2920      	cmp	r1, #32
 8000b46:	f040 80bb 	bne.w	8000cc0 <HAL_I2C_Mem_Write+0x18e>
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4691      	mov	r9, r2
 8000b4e:	4698      	mov	r8, r3
    if ((pData == NULL) || (Size == 0U))
 8000b50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000b52:	b1cb      	cbz	r3, 8000b88 <HAL_I2C_Mem_Write+0x56>
 8000b54:	f1ba 0f00 	cmp.w	sl, #0
 8000b58:	d016      	beq.n	8000b88 <HAL_I2C_Mem_Write+0x56>
    __HAL_LOCK(hi2c);
 8000b5a:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	f000 80b2 	beq.w	8000cc8 <HAL_I2C_Mem_Write+0x196>
 8000b64:	f04f 0b01 	mov.w	fp, #1
 8000b68:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8000b6c:	f7ff fc06 	bl	800037c <HAL_GetTick>
 8000b70:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b72:	9000      	str	r0, [sp, #0]
 8000b74:	2319      	movs	r3, #25
 8000b76:	465a      	mov	r2, fp
 8000b78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b7c:	4620      	mov	r0, r4
 8000b7e:	f7ff fe8d 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 8000b82:	b130      	cbz	r0, 8000b92 <HAL_I2C_Mem_Write+0x60>
      return HAL_ERROR;
 8000b84:	2001      	movs	r0, #1
 8000b86:	e09c      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000b88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b8c:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8000b8e:	2001      	movs	r0, #1
 8000b90:	e097      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000b92:	2321      	movs	r3, #33	@ 0x21
 8000b94:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000b98:	2340      	movs	r3, #64	@ 0x40
 8000b9a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8000ba2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000ba4:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000ba6:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000baa:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000bac:	9701      	str	r7, [sp, #4]
 8000bae:	9500      	str	r5, [sp, #0]
 8000bb0:	4643      	mov	r3, r8
 8000bb2:	464a      	mov	r2, r9
 8000bb4:	4631      	mov	r1, r6
 8000bb6:	4620      	mov	r0, r4
 8000bb8:	f7ff feae 	bl	8000918 <I2C_RequestMemoryWrite>
 8000bbc:	b970      	cbnz	r0, 8000bdc <HAL_I2C_Mem_Write+0xaa>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000bbe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	2bff      	cmp	r3, #255	@ 0xff
 8000bc4:	d90f      	bls.n	8000be6 <HAL_I2C_Mem_Write+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000bc6:	22ff      	movs	r2, #255	@ 0xff
 8000bc8:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000bca:	2300      	movs	r3, #0
 8000bcc:	9300      	str	r3, [sp, #0]
 8000bce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bd2:	4631      	mov	r1, r6
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f7ff fd89 	bl	80006ec <I2C_TransferConfig>
 8000bda:	e021      	b.n	8000c20 <HAL_I2C_Mem_Write+0xee>
      __HAL_UNLOCK(hi2c);
 8000bdc:	2300      	movs	r3, #0
 8000bde:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000be2:	4658      	mov	r0, fp
 8000be4:	e06d      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
      hi2c->XferSize = hi2c->XferCount;
 8000be6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000be8:	b292      	uxth	r2, r2
 8000bea:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000bec:	2300      	movs	r3, #0
 8000bee:	9300      	str	r3, [sp, #0]
 8000bf0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000bf4:	b2d2      	uxtb	r2, r2
 8000bf6:	4631      	mov	r1, r6
 8000bf8:	4620      	mov	r0, r4
 8000bfa:	f7ff fd77 	bl	80006ec <I2C_TransferConfig>
 8000bfe:	e00f      	b.n	8000c20 <HAL_I2C_Mem_Write+0xee>
          hi2c->XferSize = hi2c->XferCount;
 8000c00:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000c02:	b292      	uxth	r2, r2
 8000c04:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000c06:	2300      	movs	r3, #0
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	4631      	mov	r1, r6
 8000c12:	4620      	mov	r0, r4
 8000c14:	f7ff fd6a 	bl	80006ec <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8000c18:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000c1a:	b29b      	uxth	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d033      	beq.n	8000c88 <HAL_I2C_Mem_Write+0x156>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c20:	463a      	mov	r2, r7
 8000c22:	4629      	mov	r1, r5
 8000c24:	4620      	mov	r0, r4
 8000c26:	f7ff fe09 	bl	800083c <I2C_WaitOnTXISFlagUntilTimeout>
 8000c2a:	2800      	cmp	r0, #0
 8000c2c:	d14e      	bne.n	8000ccc <HAL_I2C_Mem_Write+0x19a>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000c2e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000c30:	6823      	ldr	r3, [r4, #0]
 8000c32:	7812      	ldrb	r2, [r2, #0]
 8000c34:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8000c36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000c38:	3301      	adds	r3, #1
 8000c3a:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8000c3c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000c3e:	b29b      	uxth	r3, r3
 8000c40:	3b01      	subs	r3, #1
 8000c42:	b29b      	uxth	r3, r3
 8000c44:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8000c46:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8000c48:	3b01      	subs	r3, #1
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000c4e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000c50:	b292      	uxth	r2, r2
 8000c52:	2a00      	cmp	r2, #0
 8000c54:	d0e0      	beq.n	8000c18 <HAL_I2C_Mem_Write+0xe6>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d1de      	bne.n	8000c18 <HAL_I2C_Mem_Write+0xe6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000c5a:	9700      	str	r7, [sp, #0]
 8000c5c:	462b      	mov	r3, r5
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2180      	movs	r1, #128	@ 0x80
 8000c62:	4620      	mov	r0, r4
 8000c64:	f7ff fe1a 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 8000c68:	bb90      	cbnz	r0, 8000cd0 <HAL_I2C_Mem_Write+0x19e>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c6a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000c6c:	b29b      	uxth	r3, r3
 8000c6e:	2bff      	cmp	r3, #255	@ 0xff
 8000c70:	d9c6      	bls.n	8000c00 <HAL_I2C_Mem_Write+0xce>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c72:	22ff      	movs	r2, #255	@ 0xff
 8000c74:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000c76:	2300      	movs	r3, #0
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000c7e:	4631      	mov	r1, r6
 8000c80:	4620      	mov	r0, r4
 8000c82:	f7ff fd33 	bl	80006ec <I2C_TransferConfig>
 8000c86:	e7c7      	b.n	8000c18 <HAL_I2C_Mem_Write+0xe6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c88:	463a      	mov	r2, r7
 8000c8a:	4629      	mov	r1, r5
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	f7ff febd 	bl	8000a0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8000c92:	b9f8      	cbnz	r0, 8000cd4 <HAL_I2C_Mem_Write+0x1a2>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000c94:	6823      	ldr	r3, [r4, #0]
 8000c96:	2220      	movs	r2, #32
 8000c98:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000c9a:	6821      	ldr	r1, [r4, #0]
 8000c9c:	684b      	ldr	r3, [r1, #4]
 8000c9e:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8000ca2:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8000ca6:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000caa:	f023 0301 	bic.w	r3, r3, #1
 8000cae:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000cb0:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8000cba:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8000cbe:	e000      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
    return HAL_BUSY;
 8000cc0:	2002      	movs	r0, #2
}
 8000cc2:	b003      	add	sp, #12
 8000cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000cc8:	2002      	movs	r0, #2
 8000cca:	e7fa      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
        return HAL_ERROR;
 8000ccc:	2001      	movs	r0, #1
 8000cce:	e7f8      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
          return HAL_ERROR;
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	e7f6      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>
      return HAL_ERROR;
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	e7f4      	b.n	8000cc2 <HAL_I2C_Mem_Write+0x190>

08000cd8 <HAL_I2C_Mem_Read>:
{
 8000cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cdc:	b083      	sub	sp, #12
 8000cde:	460e      	mov	r6, r1
 8000ce0:	f8bd a034 	ldrh.w	sl, [sp, #52]	@ 0x34
 8000ce4:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ce6:	f890 1041 	ldrb.w	r1, [r0, #65]	@ 0x41
 8000cea:	2920      	cmp	r1, #32
 8000cec:	f040 80bc 	bne.w	8000e68 <HAL_I2C_Mem_Read+0x190>
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4691      	mov	r9, r2
 8000cf4:	4698      	mov	r8, r3
    if ((pData == NULL) || (Size == 0U))
 8000cf6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000cf8:	b1cb      	cbz	r3, 8000d2e <HAL_I2C_Mem_Read+0x56>
 8000cfa:	f1ba 0f00 	cmp.w	sl, #0
 8000cfe:	d016      	beq.n	8000d2e <HAL_I2C_Mem_Read+0x56>
    __HAL_LOCK(hi2c);
 8000d00:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	f000 80b3 	beq.w	8000e70 <HAL_I2C_Mem_Read+0x198>
 8000d0a:	f04f 0b01 	mov.w	fp, #1
 8000d0e:	f880 b040 	strb.w	fp, [r0, #64]	@ 0x40
    tickstart = HAL_GetTick();
 8000d12:	f7ff fb33 	bl	800037c <HAL_GetTick>
 8000d16:	4607      	mov	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000d18:	9000      	str	r0, [sp, #0]
 8000d1a:	2319      	movs	r3, #25
 8000d1c:	465a      	mov	r2, fp
 8000d1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d22:	4620      	mov	r0, r4
 8000d24:	f7ff fdba 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 8000d28:	b130      	cbz	r0, 8000d38 <HAL_I2C_Mem_Read+0x60>
      return HAL_ERROR;
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	e09d      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000d2e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d32:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8000d34:	2001      	movs	r0, #1
 8000d36:	e098      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000d38:	2322      	movs	r3, #34	@ 0x22
 8000d3a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000d3e:	2340      	movs	r3, #64	@ 0x40
 8000d40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8000d48:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8000d4a:	6262      	str	r2, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8000d4c:	f8a4 a02a 	strh.w	sl, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8000d50:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d52:	9701      	str	r7, [sp, #4]
 8000d54:	9500      	str	r5, [sp, #0]
 8000d56:	4643      	mov	r3, r8
 8000d58:	464a      	mov	r2, r9
 8000d5a:	4631      	mov	r1, r6
 8000d5c:	4620      	mov	r0, r4
 8000d5e:	f7ff fe19 	bl	8000994 <I2C_RequestMemoryRead>
 8000d62:	b970      	cbnz	r0, 8000d82 <HAL_I2C_Mem_Read+0xaa>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d64:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	2bff      	cmp	r3, #255	@ 0xff
 8000d6a:	d90f      	bls.n	8000d8c <HAL_I2C_Mem_Read+0xb4>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d6c:	22ff      	movs	r2, #255	@ 0xff
 8000d6e:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8000d70:	4b43      	ldr	r3, [pc, #268]	@ (8000e80 <HAL_I2C_Mem_Read+0x1a8>)
 8000d72:	9300      	str	r3, [sp, #0]
 8000d74:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d78:	4631      	mov	r1, r6
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f7ff fcb6 	bl	80006ec <I2C_TransferConfig>
 8000d80:	e021      	b.n	8000dc6 <HAL_I2C_Mem_Read+0xee>
      __HAL_UNLOCK(hi2c);
 8000d82:	2300      	movs	r3, #0
 8000d84:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
      return HAL_ERROR;
 8000d88:	4658      	mov	r0, fp
 8000d8a:	e06e      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
      hi2c->XferSize = hi2c->XferCount;
 8000d8c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000d8e:	b292      	uxth	r2, r2
 8000d90:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000d92:	4b3b      	ldr	r3, [pc, #236]	@ (8000e80 <HAL_I2C_Mem_Read+0x1a8>)
 8000d94:	9300      	str	r3, [sp, #0]
 8000d96:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000d9a:	b2d2      	uxtb	r2, r2
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f7ff fca4 	bl	80006ec <I2C_TransferConfig>
 8000da4:	e00f      	b.n	8000dc6 <HAL_I2C_Mem_Read+0xee>
          hi2c->XferSize = hi2c->XferCount;
 8000da6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8000da8:	b292      	uxth	r2, r2
 8000daa:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8000dac:	2300      	movs	r3, #0
 8000dae:	9300      	str	r3, [sp, #0]
 8000db0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	4631      	mov	r1, r6
 8000db8:	4620      	mov	r0, r4
 8000dba:	f7ff fc97 	bl	80006ec <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8000dbe:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d034      	beq.n	8000e30 <HAL_I2C_Mem_Read+0x158>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8000dc6:	9700      	str	r7, [sp, #0]
 8000dc8:	462b      	mov	r3, r5
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2104      	movs	r1, #4
 8000dce:	4620      	mov	r0, r4
 8000dd0:	f7ff fd64 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 8000dd4:	2800      	cmp	r0, #0
 8000dd6:	d14d      	bne.n	8000e74 <HAL_I2C_Mem_Read+0x19c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000dd8:	6823      	ldr	r3, [r4, #0]
 8000dda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ddc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000dde:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8000de0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000de2:	3301      	adds	r3, #1
 8000de4:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8000de6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
 8000de8:	3a01      	subs	r2, #1
 8000dea:	b292      	uxth	r2, r2
 8000dec:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8000dee:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000df0:	b29b      	uxth	r3, r3
 8000df2:	3b01      	subs	r3, #1
 8000df4:	b29b      	uxth	r3, r3
 8000df6:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000df8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d0de      	beq.n	8000dbe <HAL_I2C_Mem_Read+0xe6>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	d1dc      	bne.n	8000dbe <HAL_I2C_Mem_Read+0xe6>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000e04:	9700      	str	r7, [sp, #0]
 8000e06:	462b      	mov	r3, r5
 8000e08:	2180      	movs	r1, #128	@ 0x80
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	f7ff fd46 	bl	800089c <I2C_WaitOnFlagUntilTimeout>
 8000e10:	bb90      	cbnz	r0, 8000e78 <HAL_I2C_Mem_Read+0x1a0>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e12:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	2bff      	cmp	r3, #255	@ 0xff
 8000e18:	d9c5      	bls.n	8000da6 <HAL_I2C_Mem_Read+0xce>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e1a:	22ff      	movs	r2, #255	@ 0xff
 8000e1c:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8000e1e:	2300      	movs	r3, #0
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e26:	4631      	mov	r1, r6
 8000e28:	4620      	mov	r0, r4
 8000e2a:	f7ff fc5f 	bl	80006ec <I2C_TransferConfig>
 8000e2e:	e7c6      	b.n	8000dbe <HAL_I2C_Mem_Read+0xe6>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000e30:	463a      	mov	r2, r7
 8000e32:	4629      	mov	r1, r5
 8000e34:	4620      	mov	r0, r4
 8000e36:	f7ff fde9 	bl	8000a0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8000e3a:	b9f8      	cbnz	r0, 8000e7c <HAL_I2C_Mem_Read+0x1a4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000e3c:	6823      	ldr	r3, [r4, #0]
 8000e3e:	2220      	movs	r2, #32
 8000e40:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000e42:	6821      	ldr	r1, [r4, #0]
 8000e44:	684b      	ldr	r3, [r1, #4]
 8000e46:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 8000e4a:	f423 338b 	bic.w	r3, r3, #71168	@ 0x11600
 8000e4e:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 8000e52:	f023 0301 	bic.w	r3, r3, #1
 8000e56:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000e58:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    __HAL_UNLOCK(hi2c);
 8000e62:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
    return HAL_OK;
 8000e66:	e000      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
    return HAL_BUSY;
 8000e68:	2002      	movs	r0, #2
}
 8000e6a:	b003      	add	sp, #12
 8000e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000e70:	2002      	movs	r0, #2
 8000e72:	e7fa      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
        return HAL_ERROR;
 8000e74:	2001      	movs	r0, #1
 8000e76:	e7f8      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
          return HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
 8000e7a:	e7f6      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
      return HAL_ERROR;
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	e7f4      	b.n	8000e6a <HAL_I2C_Mem_Read+0x192>
 8000e80:	80002400 	.word	0x80002400

08000e84 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000e84:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e86:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8000e8a:	2a20      	cmp	r2, #32
 8000e8c:	d123      	bne.n	8000ed6 <HAL_I2CEx_ConfigAnalogFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e8e:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8000e92:	2a01      	cmp	r2, #1
 8000e94:	d021      	beq.n	8000eda <HAL_I2CEx_ConfigAnalogFilter+0x56>
 8000e96:	2201      	movs	r2, #1
 8000e98:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e9c:	2224      	movs	r2, #36	@ 0x24
 8000e9e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000ea2:	6800      	ldr	r0, [r0, #0]
 8000ea4:	6802      	ldr	r2, [r0, #0]
 8000ea6:	f022 0201 	bic.w	r2, r2, #1
 8000eaa:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000eac:	6818      	ldr	r0, [r3, #0]
 8000eae:	6802      	ldr	r2, [r0, #0]
 8000eb0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000eb4:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000eb6:	6818      	ldr	r0, [r3, #0]
 8000eb8:	6802      	ldr	r2, [r0, #0]
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000ebe:	6819      	ldr	r1, [r3, #0]
 8000ec0:	680a      	ldr	r2, [r1, #0]
 8000ec2:	f042 0201 	orr.w	r2, r2, #1
 8000ec6:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000ec8:	2220      	movs	r2, #32
 8000eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000ece:	2000      	movs	r0, #0
 8000ed0:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8000ed4:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8000ed6:	2002      	movs	r0, #2
 8000ed8:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8000eda:	2002      	movs	r0, #2
  }
}
 8000edc:	4770      	bx	lr

08000ede <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000ede:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000ee0:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8000ee4:	2a20      	cmp	r2, #32
 8000ee6:	d121      	bne.n	8000f2c <HAL_I2CEx_ConfigDigitalFilter+0x4e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000ee8:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8000eec:	2a01      	cmp	r2, #1
 8000eee:	d01f      	beq.n	8000f30 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ef6:	2224      	movs	r2, #36	@ 0x24
 8000ef8:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000efc:	6800      	ldr	r0, [r0, #0]
 8000efe:	6802      	ldr	r2, [r0, #0]
 8000f00:	f022 0201 	bic.w	r2, r2, #1
 8000f04:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000f06:	6818      	ldr	r0, [r3, #0]
 8000f08:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000f0a:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000f0e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000f12:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000f14:	6819      	ldr	r1, [r3, #0]
 8000f16:	680a      	ldr	r2, [r1, #0]
 8000f18:	f042 0201 	orr.w	r2, r2, #1
 8000f1c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000f1e:	2220      	movs	r2, #32
 8000f20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000f24:	2000      	movs	r0, #0
 8000f26:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8000f2a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8000f2c:	2002      	movs	r0, #2
 8000f2e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8000f30:	2002      	movs	r0, #2
  }
}
 8000f32:	4770      	bx	lr

08000f34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f34:	b500      	push	{lr}
 8000f36:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <HAL_MspInit+0x34>)
 8000f3a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f3c:	f042 0201 	orr.w	r2, r2, #1
 8000f40:	661a      	str	r2, [r3, #96]	@ 0x60
 8000f42:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f44:	f002 0201 	and.w	r2, r2, #1
 8000f48:	9200      	str	r2, [sp, #0]
 8000f4a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f4e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000f52:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f5a:	9301      	str	r3, [sp, #4]
 8000f5c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000f5e:	f000 f8d1 	bl	8001104 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f62:	b003      	add	sp, #12
 8000f64:	f85d fb04 	ldr.w	pc, [sp], #4
 8000f68:	40021000 	.word	0x40021000

08000f6c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f6c:	b510      	push	{r4, lr}
 8000f6e:	b09c      	sub	sp, #112	@ 0x70
 8000f70:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f72:	2100      	movs	r1, #0
 8000f74:	9117      	str	r1, [sp, #92]	@ 0x5c
 8000f76:	9118      	str	r1, [sp, #96]	@ 0x60
 8000f78:	9119      	str	r1, [sp, #100]	@ 0x64
 8000f7a:	911a      	str	r1, [sp, #104]	@ 0x68
 8000f7c:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f7e:	2254      	movs	r2, #84	@ 0x54
 8000f80:	a802      	add	r0, sp, #8
 8000f82:	f001 fe37 	bl	8002bf4 <memset>
  if(hi2c->Instance==I2C1)
 8000f86:	6822      	ldr	r2, [r4, #0]
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <HAL_I2C_MspInit+0x80>)
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d001      	beq.n	8000f92 <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f8e:	b01c      	add	sp, #112	@ 0x70
 8000f90:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f92:	2340      	movs	r3, #64	@ 0x40
 8000f94:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f96:	a802      	add	r0, sp, #8
 8000f98:	f000 fcc4 	bl	8001924 <HAL_RCCEx_PeriphCLKConfig>
 8000f9c:	bb10      	cbnz	r0, 8000fe4 <HAL_I2C_MspInit+0x78>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9e:	4c14      	ldr	r4, [pc, #80]	@ (8000ff0 <HAL_I2C_MspInit+0x84>)
 8000fa0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000fa2:	f043 0302 	orr.w	r3, r3, #2
 8000fa6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000fa8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000faa:	f003 0302 	and.w	r3, r3, #2
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000fb2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000fb6:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fb8:	2312      	movs	r3, #18
 8000fba:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fc4:	2304      	movs	r3, #4
 8000fc6:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc8:	a917      	add	r1, sp, #92	@ 0x5c
 8000fca:	480a      	ldr	r0, [pc, #40]	@ (8000ff4 <HAL_I2C_MspInit+0x88>)
 8000fcc:	f7ff fa8e 	bl	80004ec <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fd6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000fd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fde:	9301      	str	r3, [sp, #4]
 8000fe0:	9b01      	ldr	r3, [sp, #4]
}
 8000fe2:	e7d4      	b.n	8000f8e <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8000fe4:	f001 fb8c 	bl	8002700 <Error_Handler>
 8000fe8:	e7d9      	b.n	8000f9e <HAL_I2C_MspInit+0x32>
 8000fea:	bf00      	nop
 8000fec:	40005400 	.word	0x40005400
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	48000400 	.word	0x48000400

08000ff8 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000ff8:	2800      	cmp	r0, #0
 8000ffa:	d136      	bne.n	800106a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000ffc:	4b3e      	ldr	r3, [pc, #248]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001004:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001008:	d008      	beq.n	800101c <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800100a:	4a3b      	ldr	r2, [pc, #236]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800100c:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8001010:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001014:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001018:	2000      	movs	r0, #0
 800101a:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800101c:	4a36      	ldr	r2, [pc, #216]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800101e:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8001022:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001026:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800102a:	6813      	ldr	r3, [r2, #0]
 800102c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001030:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001034:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001036:	4b31      	ldr	r3, [pc, #196]	@ (80010fc <HAL_PWREx_ControlVoltageScaling+0x104>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2232      	movs	r2, #50	@ 0x32
 800103c:	fb02 f303 	mul.w	r3, r2, r3
 8001040:	4a2f      	ldr	r2, [pc, #188]	@ (8001100 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8001042:	fba2 2303 	umull	r2, r3, r2, r3
 8001046:	0c9b      	lsrs	r3, r3, #18
 8001048:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800104a:	e000      	b.n	800104e <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 800104c:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800104e:	4a2a      	ldr	r2, [pc, #168]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8001050:	6952      	ldr	r2, [r2, #20]
 8001052:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001056:	d001      	beq.n	800105c <HAL_PWREx_ControlVoltageScaling+0x64>
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1f7      	bne.n	800104c <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800105c:	4b26      	ldr	r3, [pc, #152]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001064:	d144      	bne.n	80010f0 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8001066:	2000      	movs	r0, #0
 8001068:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800106a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800106e:	d008      	beq.n	8001082 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001070:	4a21      	ldr	r2, [pc, #132]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8001072:	6813      	ldr	r3, [r2, #0]
 8001074:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001078:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800107c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800107e:	2000      	movs	r0, #0
 8001080:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001082:	4b1d      	ldr	r3, [pc, #116]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800108a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800108e:	d008      	beq.n	80010a2 <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001090:	4a19      	ldr	r2, [pc, #100]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8001092:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8001096:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800109a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 800109e:	2000      	movs	r0, #0
 80010a0:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010a2:	4a15      	ldr	r2, [pc, #84]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80010a4:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80010a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80010b0:	6813      	ldr	r3, [r2, #0]
 80010b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80010b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010ba:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80010bc:	4b0f      	ldr	r3, [pc, #60]	@ (80010fc <HAL_PWREx_ControlVoltageScaling+0x104>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2232      	movs	r2, #50	@ 0x32
 80010c2:	fb02 f303 	mul.w	r3, r2, r3
 80010c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001100 <HAL_PWREx_ControlVoltageScaling+0x108>)
 80010c8:	fba2 2303 	umull	r2, r3, r2, r3
 80010cc:	0c9b      	lsrs	r3, r3, #18
 80010ce:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010d0:	e000      	b.n	80010d4 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 80010d2:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80010d4:	4a08      	ldr	r2, [pc, #32]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80010d6:	6952      	ldr	r2, [r2, #20]
 80010d8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80010dc:	d001      	beq.n	80010e2 <HAL_PWREx_ControlVoltageScaling+0xea>
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d1f7      	bne.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010e2:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 80010e4:	695b      	ldr	r3, [r3, #20]
 80010e6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80010ea:	d103      	bne.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 80010ec:	2000      	movs	r0, #0
 80010ee:	4770      	bx	lr
        return HAL_TIMEOUT;
 80010f0:	2003      	movs	r0, #3
 80010f2:	4770      	bx	lr
        return HAL_TIMEOUT;
 80010f4:	2003      	movs	r0, #3
}
 80010f6:	4770      	bx	lr
 80010f8:	40007000 	.word	0x40007000
 80010fc:	20000008 	.word	0x20000008
 8001100:	431bde83 	.word	0x431bde83

08001104 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001104:	4a02      	ldr	r2, [pc, #8]	@ (8001110 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8001106:	6893      	ldr	r3, [r2, #8]
 8001108:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800110c:	6093      	str	r3, [r2, #8]
}
 800110e:	4770      	bx	lr
 8001110:	40007000 	.word	0x40007000

08001114 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001122:	3301      	adds	r3, #1

  switch (pllsource)
 8001124:	2a03      	cmp	r2, #3
 8001126:	d011      	beq.n	800114c <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001128:	480e      	ldr	r0, [pc, #56]	@ (8001164 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 800112a:	fbb0 f0f3 	udiv	r0, r0, r3
 800112e:	4b0c      	ldr	r3, [pc, #48]	@ (8001160 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8001130:	68db      	ldr	r3, [r3, #12]
 8001132:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8001136:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800113a:	4b09      	ldr	r3, [pc, #36]	@ (8001160 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800113c:	68db      	ldr	r3, [r3, #12]
 800113e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001142:	3301      	adds	r3, #1
 8001144:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8001146:	fbb0 f0f3 	udiv	r0, r0, r3
 800114a:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800114c:	4806      	ldr	r0, [pc, #24]	@ (8001168 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 800114e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001152:	4b03      	ldr	r3, [pc, #12]	@ (8001160 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8001154:	68db      	ldr	r3, [r3, #12]
 8001156:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800115a:	fb03 f000 	mul.w	r0, r3, r0
    break;
 800115e:	e7ec      	b.n	800113a <RCC_GetSysClockFreqFromPLLSource+0x26>
 8001160:	40021000 	.word	0x40021000
 8001164:	00f42400 	.word	0x00f42400
 8001168:	016e3600 	.word	0x016e3600

0800116c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800116c:	2800      	cmp	r0, #0
 800116e:	f000 824f 	beq.w	8001610 <HAL_RCC_OscConfig+0x4a4>
{
 8001172:	b570      	push	{r4, r5, r6, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001178:	6803      	ldr	r3, [r0, #0]
 800117a:	f013 0f01 	tst.w	r3, #1
 800117e:	d037      	beq.n	80011f0 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001180:	4aa4      	ldr	r2, [pc, #656]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001182:	6893      	ldr	r3, [r2, #8]
 8001184:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001188:	68d2      	ldr	r2, [r2, #12]
 800118a:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800118e:	2b0c      	cmp	r3, #12
 8001190:	d023      	beq.n	80011da <HAL_RCC_OscConfig+0x6e>
 8001192:	2b08      	cmp	r3, #8
 8001194:	d023      	beq.n	80011de <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001196:	6863      	ldr	r3, [r4, #4]
 8001198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800119c:	d04e      	beq.n	800123c <HAL_RCC_OscConfig+0xd0>
 800119e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80011a2:	d051      	beq.n	8001248 <HAL_RCC_OscConfig+0xdc>
 80011a4:	4b9b      	ldr	r3, [pc, #620]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80011b4:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011b6:	6863      	ldr	r3, [r4, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d052      	beq.n	8001262 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 80011bc:	f7ff f8de 	bl	800037c <HAL_GetTick>
 80011c0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011c2:	4b94      	ldr	r3, [pc, #592]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80011ca:	d111      	bne.n	80011f0 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011cc:	f7ff f8d6 	bl	800037c <HAL_GetTick>
 80011d0:	1b40      	subs	r0, r0, r5
 80011d2:	2864      	cmp	r0, #100	@ 0x64
 80011d4:	d9f5      	bls.n	80011c2 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 80011d6:	2003      	movs	r0, #3
 80011d8:	e223      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80011da:	2a03      	cmp	r2, #3
 80011dc:	d1d9      	bne.n	8001192 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011de:	4b8d      	ldr	r3, [pc, #564]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80011e6:	d003      	beq.n	80011f0 <HAL_RCC_OscConfig+0x84>
 80011e8:	6863      	ldr	r3, [r4, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 8212 	beq.w	8001614 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	f013 0f02 	tst.w	r3, #2
 80011f6:	d05d      	beq.n	80012b4 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011f8:	4a86      	ldr	r2, [pc, #536]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80011fa:	6893      	ldr	r3, [r2, #8]
 80011fc:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001200:	68d2      	ldr	r2, [r2, #12]
 8001202:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001206:	2b0c      	cmp	r3, #12
 8001208:	d03a      	beq.n	8001280 <HAL_RCC_OscConfig+0x114>
 800120a:	2b04      	cmp	r3, #4
 800120c:	d03a      	beq.n	8001284 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800120e:	68e3      	ldr	r3, [r4, #12]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d075      	beq.n	8001300 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8001214:	4a7f      	ldr	r2, [pc, #508]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001216:	6813      	ldr	r3, [r2, #0]
 8001218:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800121c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800121e:	f7ff f8ad 	bl	800037c <HAL_GetTick>
 8001222:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001224:	4b7b      	ldr	r3, [pc, #492]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800122c:	d15f      	bne.n	80012ee <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800122e:	f7ff f8a5 	bl	800037c <HAL_GetTick>
 8001232:	1b40      	subs	r0, r0, r5
 8001234:	2802      	cmp	r0, #2
 8001236:	d9f5      	bls.n	8001224 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8001238:	2003      	movs	r0, #3
 800123a:	e1f2      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800123c:	4a75      	ldr	r2, [pc, #468]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 800123e:	6813      	ldr	r3, [r2, #0]
 8001240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e7b6      	b.n	80011b6 <HAL_RCC_OscConfig+0x4a>
 8001248:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800124c:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	e7a9      	b.n	80011b6 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8001262:	f7ff f88b 	bl	800037c <HAL_GetTick>
 8001266:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001268:	4b6a      	ldr	r3, [pc, #424]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001270:	d0be      	beq.n	80011f0 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001272:	f7ff f883 	bl	800037c <HAL_GetTick>
 8001276:	1b40      	subs	r0, r0, r5
 8001278:	2864      	cmp	r0, #100	@ 0x64
 800127a:	d9f5      	bls.n	8001268 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 800127c:	2003      	movs	r0, #3
 800127e:	e1d0      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001280:	2a02      	cmp	r2, #2
 8001282:	d1c2      	bne.n	800120a <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001284:	4b63      	ldr	r3, [pc, #396]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800128c:	d003      	beq.n	8001296 <HAL_RCC_OscConfig+0x12a>
 800128e:	68e3      	ldr	r3, [r4, #12]
 8001290:	2b00      	cmp	r3, #0
 8001292:	f000 81c1 	beq.w	8001618 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001296:	4a5f      	ldr	r2, [pc, #380]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001298:	6853      	ldr	r3, [r2, #4]
 800129a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800129e:	6921      	ldr	r1, [r4, #16]
 80012a0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80012a4:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012a6:	4b5c      	ldr	r3, [pc, #368]	@ (8001418 <HAL_RCC_OscConfig+0x2ac>)
 80012a8:	6818      	ldr	r0, [r3, #0]
 80012aa:	f7ff f823 	bl	80002f4 <HAL_InitTick>
 80012ae:	2800      	cmp	r0, #0
 80012b0:	f040 81b4 	bne.w	800161c <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b4:	6823      	ldr	r3, [r4, #0]
 80012b6:	f013 0f08 	tst.w	r3, #8
 80012ba:	d04c      	beq.n	8001356 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012bc:	6963      	ldr	r3, [r4, #20]
 80012be:	b39b      	cbz	r3, 8001328 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 80012c0:	4a54      	ldr	r2, [pc, #336]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80012c2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 80012ce:	f7ff f855 	bl	800037c <HAL_GetTick>
 80012d2:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012d4:	4b4f      	ldr	r3, [pc, #316]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80012d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012da:	f013 0f02 	tst.w	r3, #2
 80012de:	d13a      	bne.n	8001356 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e0:	f7ff f84c 	bl	800037c <HAL_GetTick>
 80012e4:	1b40      	subs	r0, r0, r5
 80012e6:	2802      	cmp	r0, #2
 80012e8:	d9f4      	bls.n	80012d4 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 80012ea:	2003      	movs	r0, #3
 80012ec:	e199      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012ee:	4a49      	ldr	r2, [pc, #292]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80012f0:	6853      	ldr	r3, [r2, #4]
 80012f2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80012f6:	6921      	ldr	r1, [r4, #16]
 80012f8:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80012fc:	6053      	str	r3, [r2, #4]
 80012fe:	e7d9      	b.n	80012b4 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8001300:	4a44      	ldr	r2, [pc, #272]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001302:	6813      	ldr	r3, [r2, #0]
 8001304:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001308:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800130a:	f7ff f837 	bl	800037c <HAL_GetTick>
 800130e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001310:	4b40      	ldr	r3, [pc, #256]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001318:	d0cc      	beq.n	80012b4 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131a:	f7ff f82f 	bl	800037c <HAL_GetTick>
 800131e:	1b40      	subs	r0, r0, r5
 8001320:	2802      	cmp	r0, #2
 8001322:	d9f5      	bls.n	8001310 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8001324:	2003      	movs	r0, #3
 8001326:	e17c      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8001328:	4a3a      	ldr	r2, [pc, #232]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 800132a:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 800132e:	f023 0301 	bic.w	r3, r3, #1
 8001332:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001336:	f7ff f821 	bl	800037c <HAL_GetTick>
 800133a:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800133c:	4b35      	ldr	r3, [pc, #212]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 800133e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001342:	f013 0f02 	tst.w	r3, #2
 8001346:	d006      	beq.n	8001356 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001348:	f7ff f818 	bl	800037c <HAL_GetTick>
 800134c:	1b40      	subs	r0, r0, r5
 800134e:	2802      	cmp	r0, #2
 8001350:	d9f4      	bls.n	800133c <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8001352:	2003      	movs	r0, #3
 8001354:	e165      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001356:	6823      	ldr	r3, [r4, #0]
 8001358:	f013 0f04 	tst.w	r3, #4
 800135c:	f000 8081 	beq.w	8001462 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001360:	4b2c      	ldr	r3, [pc, #176]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001362:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001364:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001368:	d136      	bne.n	80013d8 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800136a:	4b2a      	ldr	r3, [pc, #168]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 800136c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800136e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001372:	659a      	str	r2, [r3, #88]	@ 0x58
 8001374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	9301      	str	r3, [sp, #4]
 800137c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800137e:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001380:	4b26      	ldr	r3, [pc, #152]	@ (800141c <HAL_RCC_OscConfig+0x2b0>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001388:	d028      	beq.n	80013dc <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800138a:	68a3      	ldr	r3, [r4, #8]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d039      	beq.n	8001404 <HAL_RCC_OscConfig+0x298>
 8001390:	2b05      	cmp	r3, #5
 8001392:	d045      	beq.n	8001420 <HAL_RCC_OscConfig+0x2b4>
 8001394:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001396:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800139a:	f022 0201 	bic.w	r2, r2, #1
 800139e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80013a2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80013a6:	f022 0204 	bic.w	r2, r2, #4
 80013aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013ae:	68a3      	ldr	r3, [r4, #8]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d043      	beq.n	800143c <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 80013b4:	f7fe ffe2 	bl	800037c <HAL_GetTick>
 80013b8:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ba:	4b16      	ldr	r3, [pc, #88]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 80013bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013c0:	f013 0f02 	tst.w	r3, #2
 80013c4:	d14c      	bne.n	8001460 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c6:	f7fe ffd9 	bl	800037c <HAL_GetTick>
 80013ca:	1b80      	subs	r0, r0, r6
 80013cc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80013d0:	4298      	cmp	r0, r3
 80013d2:	d9f2      	bls.n	80013ba <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 80013d4:	2003      	movs	r0, #3
 80013d6:	e124      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 80013d8:	2500      	movs	r5, #0
 80013da:	e7d1      	b.n	8001380 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013dc:	4a0f      	ldr	r2, [pc, #60]	@ (800141c <HAL_RCC_OscConfig+0x2b0>)
 80013de:	6813      	ldr	r3, [r2, #0]
 80013e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013e4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80013e6:	f7fe ffc9 	bl	800037c <HAL_GetTick>
 80013ea:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013ec:	4b0b      	ldr	r3, [pc, #44]	@ (800141c <HAL_RCC_OscConfig+0x2b0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80013f4:	d1c9      	bne.n	800138a <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013f6:	f7fe ffc1 	bl	800037c <HAL_GetTick>
 80013fa:	1b80      	subs	r0, r0, r6
 80013fc:	2802      	cmp	r0, #2
 80013fe:	d9f5      	bls.n	80013ec <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8001400:	2003      	movs	r0, #3
 8001402:	e10e      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001404:	4a03      	ldr	r2, [pc, #12]	@ (8001414 <HAL_RCC_OscConfig+0x2a8>)
 8001406:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800140a:	f043 0301 	orr.w	r3, r3, #1
 800140e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001412:	e7cc      	b.n	80013ae <HAL_RCC_OscConfig+0x242>
 8001414:	40021000 	.word	0x40021000
 8001418:	20000004 	.word	0x20000004
 800141c:	40007000 	.word	0x40007000
 8001420:	4b88      	ldr	r3, [pc, #544]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001422:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001426:	f042 0204 	orr.w	r2, r2, #4
 800142a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800142e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001432:	f042 0201 	orr.w	r2, r2, #1
 8001436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800143a:	e7b8      	b.n	80013ae <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 800143c:	f7fe ff9e 	bl	800037c <HAL_GetTick>
 8001440:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001442:	4b80      	ldr	r3, [pc, #512]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001448:	f013 0f02 	tst.w	r3, #2
 800144c:	d008      	beq.n	8001460 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800144e:	f7fe ff95 	bl	800037c <HAL_GetTick>
 8001452:	1b80      	subs	r0, r0, r6
 8001454:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001458:	4298      	cmp	r0, r3
 800145a:	d9f2      	bls.n	8001442 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 800145c:	2003      	movs	r0, #3
 800145e:	e0e0      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8001460:	b9e5      	cbnz	r5, 800149c <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	f013 0f20 	tst.w	r3, #32
 8001468:	d035      	beq.n	80014d6 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800146a:	69a3      	ldr	r3, [r4, #24]
 800146c:	b1e3      	cbz	r3, 80014a8 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 800146e:	4a75      	ldr	r2, [pc, #468]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001470:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001474:	f043 0301 	orr.w	r3, r3, #1
 8001478:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 800147c:	f7fe ff7e 	bl	800037c <HAL_GetTick>
 8001480:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001482:	4b70      	ldr	r3, [pc, #448]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001484:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001488:	f013 0f02 	tst.w	r3, #2
 800148c:	d123      	bne.n	80014d6 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800148e:	f7fe ff75 	bl	800037c <HAL_GetTick>
 8001492:	1b40      	subs	r0, r0, r5
 8001494:	2802      	cmp	r0, #2
 8001496:	d9f4      	bls.n	8001482 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8001498:	2003      	movs	r0, #3
 800149a:	e0c2      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800149c:	4a69      	ldr	r2, [pc, #420]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 800149e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80014a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014a6:	e7dc      	b.n	8001462 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 80014a8:	4a66      	ldr	r2, [pc, #408]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80014aa:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80014ae:	f023 0301 	bic.w	r3, r3, #1
 80014b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80014b6:	f7fe ff61 	bl	800037c <HAL_GetTick>
 80014ba:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80014bc:	4b61      	ldr	r3, [pc, #388]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80014be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80014c2:	f013 0f02 	tst.w	r3, #2
 80014c6:	d006      	beq.n	80014d6 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014c8:	f7fe ff58 	bl	800037c <HAL_GetTick>
 80014cc:	1b40      	subs	r0, r0, r5
 80014ce:	2802      	cmp	r0, #2
 80014d0:	d9f4      	bls.n	80014bc <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 80014d2:	2003      	movs	r0, #3
 80014d4:	e0a5      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014d6:	69e3      	ldr	r3, [r4, #28]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 80a1 	beq.w	8001620 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80014de:	4a59      	ldr	r2, [pc, #356]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80014e0:	6892      	ldr	r2, [r2, #8]
 80014e2:	f002 020c 	and.w	r2, r2, #12
 80014e6:	2a0c      	cmp	r2, #12
 80014e8:	d064      	beq.n	80015b4 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d013      	beq.n	8001516 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 80014ee:	4a55      	ldr	r2, [pc, #340]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80014f0:	6813      	ldr	r3, [r2, #0]
 80014f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014f6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80014f8:	f7fe ff40 	bl	800037c <HAL_GetTick>
 80014fc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014fe:	4b51      	ldr	r3, [pc, #324]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001506:	d04e      	beq.n	80015a6 <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001508:	f7fe ff38 	bl	800037c <HAL_GetTick>
 800150c:	1b00      	subs	r0, r0, r4
 800150e:	2802      	cmp	r0, #2
 8001510:	d9f5      	bls.n	80014fe <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8001512:	2003      	movs	r0, #3
 8001514:	e085      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8001516:	4a4b      	ldr	r2, [pc, #300]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001518:	6813      	ldr	r3, [r2, #0]
 800151a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800151e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001520:	f7fe ff2c 	bl	800037c <HAL_GetTick>
 8001524:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001526:	4b47      	ldr	r3, [pc, #284]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800152e:	d006      	beq.n	800153e <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001530:	f7fe ff24 	bl	800037c <HAL_GetTick>
 8001534:	1b40      	subs	r0, r0, r5
 8001536:	2802      	cmp	r0, #2
 8001538:	d9f5      	bls.n	8001526 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 800153a:	2003      	movs	r0, #3
 800153c:	e071      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800153e:	4a41      	ldr	r2, [pc, #260]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 8001540:	68d3      	ldr	r3, [r2, #12]
 8001542:	4941      	ldr	r1, [pc, #260]	@ (8001648 <HAL_RCC_OscConfig+0x4dc>)
 8001544:	4019      	ands	r1, r3
 8001546:	6a23      	ldr	r3, [r4, #32]
 8001548:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800154a:	3801      	subs	r0, #1
 800154c:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8001550:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8001552:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001556:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001558:	0840      	lsrs	r0, r0, #1
 800155a:	3801      	subs	r0, #1
 800155c:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8001560:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001562:	0840      	lsrs	r0, r0, #1
 8001564:	3801      	subs	r0, #1
 8001566:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800156a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800156c:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 8001570:	4319      	orrs	r1, r3
 8001572:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8001574:	6813      	ldr	r3, [r2, #0]
 8001576:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800157a:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800157c:	68d3      	ldr	r3, [r2, #12]
 800157e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001582:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8001584:	f7fe fefa 	bl	800037c <HAL_GetTick>
 8001588:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800158a:	4b2e      	ldr	r3, [pc, #184]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001592:	d106      	bne.n	80015a2 <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001594:	f7fe fef2 	bl	800037c <HAL_GetTick>
 8001598:	1b00      	subs	r0, r0, r4
 800159a:	2802      	cmp	r0, #2
 800159c:	d9f5      	bls.n	800158a <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 800159e:	2003      	movs	r0, #3
 80015a0:	e03f      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80015a2:	2000      	movs	r0, #0
 80015a4:	e03d      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80015a6:	4a27      	ldr	r2, [pc, #156]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80015a8:	68d1      	ldr	r1, [r2, #12]
 80015aa:	4b28      	ldr	r3, [pc, #160]	@ (800164c <HAL_RCC_OscConfig+0x4e0>)
 80015ac:	400b      	ands	r3, r1
 80015ae:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80015b0:	2000      	movs	r0, #0
 80015b2:	e036      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d036      	beq.n	8001626 <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 80015b8:	4b22      	ldr	r3, [pc, #136]	@ (8001644 <HAL_RCC_OscConfig+0x4d8>)
 80015ba:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015bc:	f003 0103 	and.w	r1, r3, #3
 80015c0:	6a22      	ldr	r2, [r4, #32]
 80015c2:	4291      	cmp	r1, r2
 80015c4:	d131      	bne.n	800162a <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015c6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80015ca:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80015cc:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ce:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80015d2:	d12c      	bne.n	800162e <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80015d4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80015d8:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015da:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80015de:	d128      	bne.n	8001632 <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80015e4:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80015e6:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80015ea:	d124      	bne.n	8001636 <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015ec:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 80015f0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80015f2:	0852      	lsrs	r2, r2, #1
 80015f4:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015f6:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80015fa:	d11e      	bne.n	800163a <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80015fc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8001600:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001602:	0852      	lsrs	r2, r2, #1
 8001604:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001606:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800160a:	d118      	bne.n	800163e <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 800160c:	2000      	movs	r0, #0
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 8001610:	2001      	movs	r0, #1
}
 8001612:	4770      	bx	lr
        return HAL_ERROR;
 8001614:	2001      	movs	r0, #1
 8001616:	e004      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8001618:	2001      	movs	r0, #1
 800161a:	e002      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 800161c:	2001      	movs	r0, #1
 800161e:	e000      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8001620:	2000      	movs	r0, #0
}
 8001622:	b002      	add	sp, #8
 8001624:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
 8001628:	e7fb      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 800162a:	2001      	movs	r0, #1
 800162c:	e7f9      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 800162e:	2001      	movs	r0, #1
 8001630:	e7f7      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 8001632:	2001      	movs	r0, #1
 8001634:	e7f5      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 8001636:	2001      	movs	r0, #1
 8001638:	e7f3      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 800163a:	2001      	movs	r0, #1
 800163c:	e7f1      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 800163e:	2001      	movs	r0, #1
 8001640:	e7ef      	b.n	8001622 <HAL_RCC_OscConfig+0x4b6>
 8001642:	bf00      	nop
 8001644:	40021000 	.word	0x40021000
 8001648:	019f800c 	.word	0x019f800c
 800164c:	feeefffc 	.word	0xfeeefffc

08001650 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001650:	4b1e      	ldr	r3, [pc, #120]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	f003 030c 	and.w	r3, r3, #12
 8001658:	2b04      	cmp	r3, #4
 800165a:	d033      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800165c:	4b1b      	ldr	r3, [pc, #108]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f003 030c 	and.w	r3, r3, #12
 8001664:	2b08      	cmp	r3, #8
 8001666:	d02f      	beq.n	80016c8 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001668:	4b18      	ldr	r3, [pc, #96]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f003 030c 	and.w	r3, r3, #12
 8001670:	2b0c      	cmp	r3, #12
 8001672:	d001      	beq.n	8001678 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8001674:	2000      	movs	r0, #0
}
 8001676:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001678:	4b14      	ldr	r3, [pc, #80]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001680:	68db      	ldr	r3, [r3, #12]
 8001682:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001686:	3301      	adds	r3, #1
    switch (pllsource)
 8001688:	2a03      	cmp	r2, #3
 800168a:	d011      	beq.n	80016b0 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800168c:	4810      	ldr	r0, [pc, #64]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x80>)
 800168e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001692:	4b0e      	ldr	r3, [pc, #56]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 8001694:	68db      	ldr	r3, [r3, #12]
 8001696:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800169a:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800169e:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80016a6:	3301      	adds	r3, #1
 80016a8:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80016aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80016ae:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80016b0:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <HAL_RCC_GetSysClockFreq+0x84>)
 80016b2:	fbb0 f0f3 	udiv	r0, r0, r3
 80016b6:	4b05      	ldr	r3, [pc, #20]	@ (80016cc <HAL_RCC_GetSysClockFreq+0x7c>)
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80016be:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80016c2:	e7ec      	b.n	800169e <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80016c4:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <HAL_RCC_GetSysClockFreq+0x80>)
 80016c6:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80016c8:	4802      	ldr	r0, [pc, #8]	@ (80016d4 <HAL_RCC_GetSysClockFreq+0x84>)
 80016ca:	4770      	bx	lr
 80016cc:	40021000 	.word	0x40021000
 80016d0:	00f42400 	.word	0x00f42400
 80016d4:	016e3600 	.word	0x016e3600

080016d8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80016d8:	2800      	cmp	r0, #0
 80016da:	f000 80e6 	beq.w	80018aa <HAL_RCC_ClockConfig+0x1d2>
{
 80016de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e0:	460c      	mov	r4, r1
 80016e2:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016e4:	4b74      	ldr	r3, [pc, #464]	@ (80018b8 <HAL_RCC_ClockConfig+0x1e0>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 030f 	and.w	r3, r3, #15
 80016ec:	428b      	cmp	r3, r1
 80016ee:	d20b      	bcs.n	8001708 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f0:	4a71      	ldr	r2, [pc, #452]	@ (80018b8 <HAL_RCC_ClockConfig+0x1e0>)
 80016f2:	6813      	ldr	r3, [r2, #0]
 80016f4:	f023 030f 	bic.w	r3, r3, #15
 80016f8:	430b      	orrs	r3, r1
 80016fa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016fc:	6813      	ldr	r3, [r2, #0]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	428b      	cmp	r3, r1
 8001704:	f040 80d3 	bne.w	80018ae <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001708:	682e      	ldr	r6, [r5, #0]
 800170a:	f016 0601 	ands.w	r6, r6, #1
 800170e:	d05f      	beq.n	80017d0 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001710:	686b      	ldr	r3, [r5, #4]
 8001712:	2b03      	cmp	r3, #3
 8001714:	d02f      	beq.n	8001776 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001716:	2b02      	cmp	r3, #2
 8001718:	d04d      	beq.n	80017b6 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800171a:	4b68      	ldr	r3, [pc, #416]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001722:	f000 80c6 	beq.w	80018b2 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001726:	f7ff ff93 	bl	8001650 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800172a:	4b65      	ldr	r3, [pc, #404]	@ (80018c0 <HAL_RCC_ClockConfig+0x1e8>)
 800172c:	4298      	cmp	r0, r3
 800172e:	d94d      	bls.n	80017cc <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001730:	4a62      	ldr	r2, [pc, #392]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001732:	6893      	ldr	r3, [r2, #8]
 8001734:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001738:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800173c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800173e:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001740:	4a5e      	ldr	r2, [pc, #376]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001742:	6893      	ldr	r3, [r2, #8]
 8001744:	f023 0303 	bic.w	r3, r3, #3
 8001748:	6869      	ldr	r1, [r5, #4]
 800174a:	430b      	orrs	r3, r1
 800174c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800174e:	f7fe fe15 	bl	800037c <HAL_GetTick>
 8001752:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001754:	4b59      	ldr	r3, [pc, #356]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	f003 030c 	and.w	r3, r3, #12
 800175c:	686a      	ldr	r2, [r5, #4]
 800175e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001762:	d035      	beq.n	80017d0 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001764:	f7fe fe0a 	bl	800037c <HAL_GetTick>
 8001768:	1bc0      	subs	r0, r0, r7
 800176a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800176e:	4298      	cmp	r0, r3
 8001770:	d9f0      	bls.n	8001754 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8001772:	2003      	movs	r0, #3
 8001774:	e078      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001776:	4b51      	ldr	r3, [pc, #324]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800177e:	d101      	bne.n	8001784 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 8001780:	2001      	movs	r0, #1
 8001782:	e071      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001784:	f7ff fcc6 	bl	8001114 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8001788:	4b4d      	ldr	r3, [pc, #308]	@ (80018c0 <HAL_RCC_ClockConfig+0x1e8>)
 800178a:	4298      	cmp	r0, r3
 800178c:	d91a      	bls.n	80017c4 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800178e:	4b4b      	ldr	r3, [pc, #300]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001790:	689b      	ldr	r3, [r3, #8]
 8001792:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001798:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800179a:	f016 0602 	ands.w	r6, r6, #2
 800179e:	d0cf      	beq.n	8001740 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80017a0:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80017a2:	b98b      	cbnz	r3, 80017c8 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80017a4:	4a45      	ldr	r2, [pc, #276]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 80017a6:	6893      	ldr	r3, [r2, #8]
 80017a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80017ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80017b2:	2680      	movs	r6, #128	@ 0x80
 80017b4:	e7c4      	b.n	8001740 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017b6:	4b41      	ldr	r3, [pc, #260]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80017be:	d1b2      	bne.n	8001726 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80017c0:	2001      	movs	r0, #1
 80017c2:	e051      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80017c4:	2600      	movs	r6, #0
 80017c6:	e7bb      	b.n	8001740 <HAL_RCC_ClockConfig+0x68>
 80017c8:	2600      	movs	r6, #0
 80017ca:	e7b9      	b.n	8001740 <HAL_RCC_ClockConfig+0x68>
 80017cc:	2600      	movs	r6, #0
 80017ce:	e7b7      	b.n	8001740 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017d0:	682b      	ldr	r3, [r5, #0]
 80017d2:	f013 0f02 	tst.w	r3, #2
 80017d6:	d048      	beq.n	800186a <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d8:	f013 0f04 	tst.w	r3, #4
 80017dc:	d004      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017de:	4a37      	ldr	r2, [pc, #220]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 80017e0:	6893      	ldr	r3, [r2, #8]
 80017e2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017e6:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e8:	682b      	ldr	r3, [r5, #0]
 80017ea:	f013 0f08 	tst.w	r3, #8
 80017ee:	d006      	beq.n	80017fe <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80017f0:	4a32      	ldr	r2, [pc, #200]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 80017f2:	6893      	ldr	r3, [r2, #8]
 80017f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80017f8:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80017fc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017fe:	4a2f      	ldr	r2, [pc, #188]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001800:	6893      	ldr	r3, [r2, #8]
 8001802:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001806:	68a9      	ldr	r1, [r5, #8]
 8001808:	430b      	orrs	r3, r1
 800180a:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800180c:	4b2a      	ldr	r3, [pc, #168]	@ (80018b8 <HAL_RCC_ClockConfig+0x1e0>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 030f 	and.w	r3, r3, #15
 8001814:	42a3      	cmp	r3, r4
 8001816:	d830      	bhi.n	800187a <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001818:	682b      	ldr	r3, [r5, #0]
 800181a:	f013 0f04 	tst.w	r3, #4
 800181e:	d006      	beq.n	800182e <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001820:	4a26      	ldr	r2, [pc, #152]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001822:	6893      	ldr	r3, [r2, #8]
 8001824:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001828:	68e9      	ldr	r1, [r5, #12]
 800182a:	430b      	orrs	r3, r1
 800182c:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182e:	682b      	ldr	r3, [r5, #0]
 8001830:	f013 0f08 	tst.w	r3, #8
 8001834:	d007      	beq.n	8001846 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001836:	4a21      	ldr	r2, [pc, #132]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001838:	6893      	ldr	r3, [r2, #8]
 800183a:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 800183e:	6929      	ldr	r1, [r5, #16]
 8001840:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001844:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001846:	f7ff ff03 	bl	8001650 <HAL_RCC_GetSysClockFreq>
 800184a:	4b1c      	ldr	r3, [pc, #112]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001852:	4a1c      	ldr	r2, [pc, #112]	@ (80018c4 <HAL_RCC_ClockConfig+0x1ec>)
 8001854:	5cd3      	ldrb	r3, [r2, r3]
 8001856:	f003 031f 	and.w	r3, r3, #31
 800185a:	40d8      	lsrs	r0, r3
 800185c:	4b1a      	ldr	r3, [pc, #104]	@ (80018c8 <HAL_RCC_ClockConfig+0x1f0>)
 800185e:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8001860:	4b1a      	ldr	r3, [pc, #104]	@ (80018cc <HAL_RCC_ClockConfig+0x1f4>)
 8001862:	6818      	ldr	r0, [r3, #0]
 8001864:	f7fe fd46 	bl	80002f4 <HAL_InitTick>
}
 8001868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 800186a:	2e80      	cmp	r6, #128	@ 0x80
 800186c:	d1ce      	bne.n	800180c <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800186e:	4a13      	ldr	r2, [pc, #76]	@ (80018bc <HAL_RCC_ClockConfig+0x1e4>)
 8001870:	6893      	ldr	r3, [r2, #8]
 8001872:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001876:	6093      	str	r3, [r2, #8]
 8001878:	e7c8      	b.n	800180c <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800187a:	4a0f      	ldr	r2, [pc, #60]	@ (80018b8 <HAL_RCC_ClockConfig+0x1e0>)
 800187c:	6813      	ldr	r3, [r2, #0]
 800187e:	f023 030f 	bic.w	r3, r3, #15
 8001882:	4323      	orrs	r3, r4
 8001884:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001886:	f7fe fd79 	bl	800037c <HAL_GetTick>
 800188a:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <HAL_RCC_ClockConfig+0x1e0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 030f 	and.w	r3, r3, #15
 8001894:	42a3      	cmp	r3, r4
 8001896:	d0bf      	beq.n	8001818 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001898:	f7fe fd70 	bl	800037c <HAL_GetTick>
 800189c:	1b80      	subs	r0, r0, r6
 800189e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80018a2:	4298      	cmp	r0, r3
 80018a4:	d9f2      	bls.n	800188c <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 80018a6:	2003      	movs	r0, #3
 80018a8:	e7de      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 80018aa:	2001      	movs	r0, #1
}
 80018ac:	4770      	bx	lr
      return HAL_ERROR;
 80018ae:	2001      	movs	r0, #1
 80018b0:	e7da      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 80018b2:	2001      	movs	r0, #1
 80018b4:	e7d8      	b.n	8001868 <HAL_RCC_ClockConfig+0x190>
 80018b6:	bf00      	nop
 80018b8:	40022000 	.word	0x40022000
 80018bc:	40021000 	.word	0x40021000
 80018c0:	04c4b400 	.word	0x04c4b400
 80018c4:	08003b6c 	.word	0x08003b6c
 80018c8:	20000008 	.word	0x20000008
 80018cc:	20000004 	.word	0x20000004

080018d0 <HAL_RCC_GetHCLKFreq>:
}
 80018d0:	4b01      	ldr	r3, [pc, #4]	@ (80018d8 <HAL_RCC_GetHCLKFreq+0x8>)
 80018d2:	6818      	ldr	r0, [r3, #0]
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	20000008 	.word	0x20000008

080018dc <HAL_RCC_GetPCLK1Freq>:
{
 80018dc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80018de:	f7ff fff7 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 80018e2:	4b05      	ldr	r3, [pc, #20]	@ (80018f8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80018ea:	4a04      	ldr	r2, [pc, #16]	@ (80018fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018ec:	5cd3      	ldrb	r3, [r2, r3]
 80018ee:	f003 031f 	and.w	r3, r3, #31
}
 80018f2:	40d8      	lsrs	r0, r3
 80018f4:	bd08      	pop	{r3, pc}
 80018f6:	bf00      	nop
 80018f8:	40021000 	.word	0x40021000
 80018fc:	08003b64 	.word	0x08003b64

08001900 <HAL_RCC_GetPCLK2Freq>:
{
 8001900:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001902:	f7ff ffe5 	bl	80018d0 <HAL_RCC_GetHCLKFreq>
 8001906:	4b05      	ldr	r3, [pc, #20]	@ (800191c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800190e:	4a04      	ldr	r2, [pc, #16]	@ (8001920 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001910:	5cd3      	ldrb	r3, [r2, r3]
 8001912:	f003 031f 	and.w	r3, r3, #31
}
 8001916:	40d8      	lsrs	r0, r3
 8001918:	bd08      	pop	{r3, pc}
 800191a:	bf00      	nop
 800191c:	40021000 	.word	0x40021000
 8001920:	08003b64 	.word	0x08003b64

08001924 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001926:	b083      	sub	sp, #12
 8001928:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800192a:	6803      	ldr	r3, [r0, #0]
 800192c:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001930:	d06e      	beq.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001932:	4b35      	ldr	r3, [pc, #212]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001936:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800193a:	d11e      	bne.n	800197a <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800193c:	4b32      	ldr	r3, [pc, #200]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800193e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001940:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001944:	659a      	str	r2, [r3, #88]	@ 0x58
 8001946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800194c:	9301      	str	r3, [sp, #4]
 800194e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001950:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001952:	4a2e      	ldr	r2, [pc, #184]	@ (8001a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001954:	6813      	ldr	r3, [r2, #0]
 8001956:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800195a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800195c:	f7fe fd0e 	bl	800037c <HAL_GetTick>
 8001960:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001962:	4b2a      	ldr	r3, [pc, #168]	@ (8001a0c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800196a:	d108      	bne.n	800197e <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196c:	f7fe fd06 	bl	800037c <HAL_GetTick>
 8001970:	1b40      	subs	r0, r0, r5
 8001972:	2802      	cmp	r0, #2
 8001974:	d9f5      	bls.n	8001962 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8001976:	2503      	movs	r5, #3
 8001978:	e002      	b.n	8001980 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 800197a:	2600      	movs	r6, #0
 800197c:	e7e9      	b.n	8001952 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800197e:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8001980:	bb45      	cbnz	r5, 80019d4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001982:	4b21      	ldr	r3, [pc, #132]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001988:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 800198c:	d018      	beq.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 800198e:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8001990:	429a      	cmp	r2, r3
 8001992:	d012      	beq.n	80019ba <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001994:	4a1c      	ldr	r2, [pc, #112]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001996:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800199a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800199e:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 80019a2:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80019a6:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80019aa:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 80019ae:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80019b2:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80019b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80019ba:	f013 0f01 	tst.w	r3, #1
 80019be:	d110      	bne.n	80019e2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 80019c0:	b945      	cbnz	r5, 80019d4 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80019c2:	4a11      	ldr	r2, [pc, #68]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80019c4:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 80019c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019cc:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80019ce:	430b      	orrs	r3, r1
 80019d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80019d4:	b1ee      	cbz	r6, 8001a12 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019d6:	4a0c      	ldr	r2, [pc, #48]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80019d8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80019da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019de:	6593      	str	r3, [r2, #88]	@ 0x58
 80019e0:	e017      	b.n	8001a12 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 80019e2:	f7fe fccb 	bl	800037c <HAL_GetTick>
 80019e6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019e8:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80019ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ee:	f013 0f02 	tst.w	r3, #2
 80019f2:	d1e5      	bne.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f4:	f7fe fcc2 	bl	800037c <HAL_GetTick>
 80019f8:	1bc0      	subs	r0, r0, r7
 80019fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80019fe:	4298      	cmp	r0, r3
 8001a00:	d9f2      	bls.n	80019e8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8001a02:	2503      	movs	r5, #3
 8001a04:	e7dc      	b.n	80019c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8001a06:	bf00      	nop
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a10:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a12:	6823      	ldr	r3, [r4, #0]
 8001a14:	f013 0f01 	tst.w	r3, #1
 8001a18:	d008      	beq.n	8001a2c <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a1a:	4a9f      	ldr	r2, [pc, #636]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a1c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a20:	f023 0303 	bic.w	r3, r3, #3
 8001a24:	6861      	ldr	r1, [r4, #4]
 8001a26:	430b      	orrs	r3, r1
 8001a28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	f013 0f02 	tst.w	r3, #2
 8001a32:	d008      	beq.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001a34:	4a98      	ldr	r2, [pc, #608]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a36:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a3a:	f023 030c 	bic.w	r3, r3, #12
 8001a3e:	68a1      	ldr	r1, [r4, #8]
 8001a40:	430b      	orrs	r3, r1
 8001a42:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	f013 0f04 	tst.w	r3, #4
 8001a4c:	d008      	beq.n	8001a60 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001a4e:	4a92      	ldr	r2, [pc, #584]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a50:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a54:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001a58:	68e1      	ldr	r1, [r4, #12]
 8001a5a:	430b      	orrs	r3, r1
 8001a5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001a60:	6823      	ldr	r3, [r4, #0]
 8001a62:	f013 0f08 	tst.w	r3, #8
 8001a66:	d008      	beq.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001a68:	4a8b      	ldr	r2, [pc, #556]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a6a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a6e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8001a72:	6921      	ldr	r1, [r4, #16]
 8001a74:	430b      	orrs	r3, r1
 8001a76:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001a7a:	6823      	ldr	r3, [r4, #0]
 8001a7c:	f013 0f10 	tst.w	r3, #16
 8001a80:	d008      	beq.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001a82:	4a85      	ldr	r2, [pc, #532]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a84:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001a88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001a8c:	6961      	ldr	r1, [r4, #20]
 8001a8e:	430b      	orrs	r3, r1
 8001a90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	f013 0f20 	tst.w	r3, #32
 8001a9a:	d008      	beq.n	8001aae <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a9c:	4a7e      	ldr	r2, [pc, #504]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001a9e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001aa2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001aa6:	69a1      	ldr	r1, [r4, #24]
 8001aa8:	430b      	orrs	r3, r1
 8001aaa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001ab4:	d008      	beq.n	8001ac8 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ab6:	4a78      	ldr	r2, [pc, #480]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001ab8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001abc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ac0:	69e1      	ldr	r1, [r4, #28]
 8001ac2:	430b      	orrs	r3, r1
 8001ac4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001ace:	d008      	beq.n	8001ae2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001ad0:	4a71      	ldr	r2, [pc, #452]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001ad2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001ad6:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ada:	6a21      	ldr	r1, [r4, #32]
 8001adc:	430b      	orrs	r3, r1
 8001ade:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001ae2:	6823      	ldr	r3, [r4, #0]
 8001ae4:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001ae8:	d008      	beq.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001aea:	4a6b      	ldr	r2, [pc, #428]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001aec:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001af0:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001af4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001af6:	430b      	orrs	r3, r1
 8001af8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001afc:	6823      	ldr	r3, [r4, #0]
 8001afe:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b02:	d008      	beq.n	8001b16 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001b04:	4a64      	ldr	r2, [pc, #400]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001b06:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8001b0a:	f023 0303 	bic.w	r3, r3, #3
 8001b0e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001b10:	430b      	orrs	r3, r1
 8001b12:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8001b1c:	d008      	beq.n	8001b30 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001b1e:	4a5e      	ldr	r2, [pc, #376]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001b20:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001b24:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8001b28:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001b2a:	430b      	orrs	r3, r1
 8001b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8001b30:	6823      	ldr	r3, [r4, #0]
 8001b32:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001b36:	d00c      	beq.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001b38:	4a57      	ldr	r2, [pc, #348]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001b3a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001b3e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001b42:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8001b44:	430b      	orrs	r3, r1
 8001b46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8001b4a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001b4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001b50:	d079      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x322>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001b52:	6823      	ldr	r3, [r4, #0]
 8001b54:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8001b58:	d00c      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001b5a:	4a4f      	ldr	r2, [pc, #316]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001b5c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001b60:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001b64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001b66:	430b      	orrs	r3, r1
 8001b68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8001b6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001b6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b72:	d06d      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x32c>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001b7a:	d00c      	beq.n	8001b96 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8001b7c:	4a46      	ldr	r2, [pc, #280]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001b7e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001b82:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001b86:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8001b88:	430b      	orrs	r3, r1
 8001b8a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8001b8e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8001b90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b94:	d061      	beq.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001b96:	6823      	ldr	r3, [r4, #0]
 8001b98:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8001b9c:	d00c      	beq.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b9e:	4a3e      	ldr	r2, [pc, #248]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001ba0:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001ba4:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001ba8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8001baa:	430b      	orrs	r3, r1
 8001bac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001bb0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001bb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001bb6:	d055      	beq.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001bb8:	6823      	ldr	r3, [r4, #0]
 8001bba:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8001bbe:	d00c      	beq.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001bc0:	4a35      	ldr	r2, [pc, #212]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001bc2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001bc6:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001bca:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001bd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001bd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001bd8:	d049      	beq.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001bda:	6823      	ldr	r3, [r4, #0]
 8001bdc:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8001be0:	d00c      	beq.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001be2:	4a2d      	ldr	r2, [pc, #180]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001be4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001be8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001bec:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8001bee:	430b      	orrs	r3, r1
 8001bf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8001bf4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001bf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001bfa:	d03d      	beq.n	8001c78 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001c02:	d00c      	beq.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8001c04:	4a24      	ldr	r2, [pc, #144]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001c06:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001c0a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001c0e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8001c10:	430b      	orrs	r3, r1
 8001c12:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8001c16:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001c18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c1c:	d031      	beq.n	8001c82 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8001c1e:	6823      	ldr	r3, [r4, #0]
 8001c20:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8001c24:	d00c      	beq.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8001c26:	4a1c      	ldr	r2, [pc, #112]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8001c28:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8001c2c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8001c30:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8001c32:	430b      	orrs	r3, r1
 8001c34:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8001c38:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001c3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001c3e:	d025      	beq.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8001c40:	4628      	mov	r0, r5
 8001c42:	b003      	add	sp, #12
 8001c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c46:	68d3      	ldr	r3, [r2, #12]
 8001c48:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c4c:	60d3      	str	r3, [r2, #12]
 8001c4e:	e780      	b.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c50:	68d3      	ldr	r3, [r2, #12]
 8001c52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c56:	60d3      	str	r3, [r2, #12]
 8001c58:	e78c      	b.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c5a:	68d3      	ldr	r3, [r2, #12]
 8001c5c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c60:	60d3      	str	r3, [r2, #12]
 8001c62:	e798      	b.n	8001b96 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c64:	68d3      	ldr	r3, [r2, #12]
 8001c66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c6a:	60d3      	str	r3, [r2, #12]
 8001c6c:	e7a4      	b.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c6e:	68d3      	ldr	r3, [r2, #12]
 8001c70:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c74:	60d3      	str	r3, [r2, #12]
 8001c76:	e7b0      	b.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001c78:	68d3      	ldr	r3, [r2, #12]
 8001c7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c7e:	60d3      	str	r3, [r2, #12]
 8001c80:	e7bc      	b.n	8001bfc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8001c82:	68d3      	ldr	r3, [r2, #12]
 8001c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c88:	60d3      	str	r3, [r2, #12]
 8001c8a:	e7c8      	b.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001c8c:	68d3      	ldr	r3, [r2, #12]
 8001c8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001c92:	60d3      	str	r3, [r2, #12]
 8001c94:	e7d4      	b.n	8001c40 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8001c96:	bf00      	nop
 8001c98:	40021000 	.word	0x40021000

08001c9c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8001c9c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001c9e:	e852 3f00 	ldrex	r3, [r2]
 8001ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ca6:	e842 3100 	strex	r1, r3, [r2]
 8001caa:	2900      	cmp	r1, #0
 8001cac:	d1f6      	bne.n	8001c9c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8001cae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cb0:	f102 0308 	add.w	r3, r2, #8
 8001cb4:	e853 3f00 	ldrex	r3, [r3]
 8001cb8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001cbc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cc0:	3208      	adds	r2, #8
 8001cc2:	e842 3100 	strex	r1, r3, [r2]
 8001cc6:	2900      	cmp	r1, #0
 8001cc8:	d1f1      	bne.n	8001cae <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001cca:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d006      	beq.n	8001cde <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001cd0:	2320      	movs	r3, #32
 8001cd2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001cda:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8001cdc:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001cde:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ce0:	e852 3f00 	ldrex	r3, [r2]
 8001ce4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ce8:	e842 3100 	strex	r1, r3, [r2]
 8001cec:	2900      	cmp	r1, #0
 8001cee:	d1f6      	bne.n	8001cde <UART_EndRxTransfer+0x42>
 8001cf0:	e7ee      	b.n	8001cd0 <UART_EndRxTransfer+0x34>

08001cf2 <HAL_UART_MspInit>:
}
 8001cf2:	4770      	bx	lr

08001cf4 <UART_SetConfig>:
{
 8001cf4:	b570      	push	{r4, r5, r6, lr}
 8001cf6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001cf8:	6883      	ldr	r3, [r0, #8]
 8001cfa:	6902      	ldr	r2, [r0, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	6942      	ldr	r2, [r0, #20]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	69c2      	ldr	r2, [r0, #28]
 8001d04:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d06:	6801      	ldr	r1, [r0, #0]
 8001d08:	6808      	ldr	r0, [r1, #0]
 8001d0a:	4a95      	ldr	r2, [pc, #596]	@ (8001f60 <UART_SetConfig+0x26c>)
 8001d0c:	4002      	ands	r2, r0
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d12:	6822      	ldr	r2, [r4, #0]
 8001d14:	6853      	ldr	r3, [r2, #4]
 8001d16:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001d1a:	68e1      	ldr	r1, [r4, #12]
 8001d1c:	430b      	orrs	r3, r1
 8001d1e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001d20:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001d22:	6822      	ldr	r2, [r4, #0]
 8001d24:	4b8f      	ldr	r3, [pc, #572]	@ (8001f64 <UART_SetConfig+0x270>)
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d001      	beq.n	8001d2e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8001d2a:	6a23      	ldr	r3, [r4, #32]
 8001d2c:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001d2e:	6893      	ldr	r3, [r2, #8]
 8001d30:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8001d34:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001d3c:	6822      	ldr	r2, [r4, #0]
 8001d3e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8001d40:	f023 030f 	bic.w	r3, r3, #15
 8001d44:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001d46:	430b      	orrs	r3, r1
 8001d48:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001d4a:	6823      	ldr	r3, [r4, #0]
 8001d4c:	4a86      	ldr	r2, [pc, #536]	@ (8001f68 <UART_SetConfig+0x274>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d010      	beq.n	8001d74 <UART_SetConfig+0x80>
 8001d52:	4a86      	ldr	r2, [pc, #536]	@ (8001f6c <UART_SetConfig+0x278>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d021      	beq.n	8001d9c <UART_SetConfig+0xa8>
 8001d58:	4a85      	ldr	r2, [pc, #532]	@ (8001f70 <UART_SetConfig+0x27c>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d04d      	beq.n	8001dfa <UART_SetConfig+0x106>
 8001d5e:	4a85      	ldr	r2, [pc, #532]	@ (8001f74 <UART_SetConfig+0x280>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d05d      	beq.n	8001e20 <UART_SetConfig+0x12c>
 8001d64:	4a84      	ldr	r2, [pc, #528]	@ (8001f78 <UART_SetConfig+0x284>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d06c      	beq.n	8001e44 <UART_SetConfig+0x150>
 8001d6a:	4a7e      	ldr	r2, [pc, #504]	@ (8001f64 <UART_SetConfig+0x270>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d07e      	beq.n	8001e6e <UART_SetConfig+0x17a>
 8001d70:	2210      	movs	r2, #16
 8001d72:	e02b      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001d74:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 8001d78:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001d7c:	f002 0203 	and.w	r2, r2, #3
 8001d80:	2a03      	cmp	r2, #3
 8001d82:	d809      	bhi.n	8001d98 <UART_SetConfig+0xa4>
 8001d84:	e8df f002 	tbb	[pc, r2]
 8001d88:	06880402 	.word	0x06880402
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	e01d      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001d90:	2204      	movs	r2, #4
 8001d92:	e01b      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001d94:	2208      	movs	r2, #8
 8001d96:	e019      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001d98:	2210      	movs	r2, #16
 8001d9a:	e017      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001d9c:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 8001da0:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001da4:	f002 020c 	and.w	r2, r2, #12
 8001da8:	2a0c      	cmp	r2, #12
 8001daa:	d80e      	bhi.n	8001dca <UART_SetConfig+0xd6>
 8001dac:	e8df f002 	tbb	[pc, r2]
 8001db0:	0d0d0d07 	.word	0x0d0d0d07
 8001db4:	0d0d0d09 	.word	0x0d0d0d09
 8001db8:	0d0d0d76 	.word	0x0d0d0d76
 8001dbc:	0b          	.byte	0x0b
 8001dbd:	00          	.byte	0x00
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	e004      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001dc2:	2204      	movs	r2, #4
 8001dc4:	e002      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001dc6:	2208      	movs	r2, #8
 8001dc8:	e000      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001dca:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8001dcc:	4965      	ldr	r1, [pc, #404]	@ (8001f64 <UART_SetConfig+0x270>)
 8001dce:	428b      	cmp	r3, r1
 8001dd0:	f000 8086 	beq.w	8001ee0 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001dd4:	69e0      	ldr	r0, [r4, #28]
 8001dd6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8001dda:	f000 80d5 	beq.w	8001f88 <UART_SetConfig+0x294>
    switch (clocksource)
 8001dde:	2a08      	cmp	r2, #8
 8001de0:	f200 8135 	bhi.w	800204e <UART_SetConfig+0x35a>
 8001de4:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001de8:	011c0103 	.word	0x011c0103
 8001dec:	01330101 	.word	0x01330101
 8001df0:	0133011f 	.word	0x0133011f
 8001df4:	01330133 	.word	0x01330133
 8001df8:	0122      	.short	0x0122
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001dfa:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8001dfe:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001e02:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8001e06:	2a20      	cmp	r2, #32
 8001e08:	d04a      	beq.n	8001ea0 <UART_SetConfig+0x1ac>
 8001e0a:	d805      	bhi.n	8001e18 <UART_SetConfig+0x124>
 8001e0c:	2a00      	cmp	r2, #0
 8001e0e:	d049      	beq.n	8001ea4 <UART_SetConfig+0x1b0>
 8001e10:	2a10      	cmp	r2, #16
 8001e12:	d149      	bne.n	8001ea8 <UART_SetConfig+0x1b4>
 8001e14:	2204      	movs	r2, #4
 8001e16:	e7d9      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e18:	2a30      	cmp	r2, #48	@ 0x30
 8001e1a:	d147      	bne.n	8001eac <UART_SetConfig+0x1b8>
 8001e1c:	2208      	movs	r2, #8
 8001e1e:	e7d5      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e20:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 8001e24:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001e28:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 8001e2c:	2a80      	cmp	r2, #128	@ 0x80
 8001e2e:	d03f      	beq.n	8001eb0 <UART_SetConfig+0x1bc>
 8001e30:	d804      	bhi.n	8001e3c <UART_SetConfig+0x148>
 8001e32:	b3fa      	cbz	r2, 8001eb4 <UART_SetConfig+0x1c0>
 8001e34:	2a40      	cmp	r2, #64	@ 0x40
 8001e36:	d13f      	bne.n	8001eb8 <UART_SetConfig+0x1c4>
 8001e38:	2204      	movs	r2, #4
 8001e3a:	e7c7      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e3c:	2ac0      	cmp	r2, #192	@ 0xc0
 8001e3e:	d13d      	bne.n	8001ebc <UART_SetConfig+0x1c8>
 8001e40:	2208      	movs	r2, #8
 8001e42:	e7c3      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e44:	f502 32e0 	add.w	r2, r2, #114688	@ 0x1c000
 8001e48:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001e4c:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8001e50:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8001e54:	d034      	beq.n	8001ec0 <UART_SetConfig+0x1cc>
 8001e56:	d805      	bhi.n	8001e64 <UART_SetConfig+0x170>
 8001e58:	b3a2      	cbz	r2, 8001ec4 <UART_SetConfig+0x1d0>
 8001e5a:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8001e5e:	d133      	bne.n	8001ec8 <UART_SetConfig+0x1d4>
 8001e60:	2204      	movs	r2, #4
 8001e62:	e7b3      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e64:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8001e68:	d130      	bne.n	8001ecc <UART_SetConfig+0x1d8>
 8001e6a:	2208      	movs	r2, #8
 8001e6c:	e7ae      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e6e:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 8001e72:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8001e76:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 8001e7a:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8001e7e:	d027      	beq.n	8001ed0 <UART_SetConfig+0x1dc>
 8001e80:	d805      	bhi.n	8001e8e <UART_SetConfig+0x19a>
 8001e82:	b33a      	cbz	r2, 8001ed4 <UART_SetConfig+0x1e0>
 8001e84:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8001e88:	d126      	bne.n	8001ed8 <UART_SetConfig+0x1e4>
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	e79e      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e8e:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 8001e92:	d123      	bne.n	8001edc <UART_SetConfig+0x1e8>
 8001e94:	2208      	movs	r2, #8
 8001e96:	e799      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e98:	2202      	movs	r2, #2
 8001e9a:	e797      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001e9c:	2202      	movs	r2, #2
 8001e9e:	e795      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ea0:	2202      	movs	r2, #2
 8001ea2:	e793      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	e791      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ea8:	2210      	movs	r2, #16
 8001eaa:	e78f      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001eac:	2210      	movs	r2, #16
 8001eae:	e78d      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	e78b      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	e789      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001eb8:	2210      	movs	r2, #16
 8001eba:	e787      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ebc:	2210      	movs	r2, #16
 8001ebe:	e785      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	e783      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	e781      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ec8:	2210      	movs	r2, #16
 8001eca:	e77f      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ecc:	2210      	movs	r2, #16
 8001ece:	e77d      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	e77b      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	e779      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001ed8:	2210      	movs	r2, #16
 8001eda:	e777      	b.n	8001dcc <UART_SetConfig+0xd8>
 8001edc:	2210      	movs	r2, #16
 8001ede:	e775      	b.n	8001dcc <UART_SetConfig+0xd8>
    switch (clocksource)
 8001ee0:	2a08      	cmp	r2, #8
 8001ee2:	f200 80a6 	bhi.w	8002032 <UART_SetConfig+0x33e>
 8001ee6:	e8df f002 	tbb	[pc, r2]
 8001eea:	a408      	.short	0xa408
 8001eec:	a40da410 	.word	0xa40da410
 8001ef0:	a4a4      	.short	0xa4a4
 8001ef2:	05          	.byte	0x05
 8001ef3:	00          	.byte	0x00
 8001ef4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001ef8:	e008      	b.n	8001f0c <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001efa:	f7ff fcef 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001efe:	b928      	cbnz	r0, 8001f0c <UART_SetConfig+0x218>
 8001f00:	2000      	movs	r0, #0
 8001f02:	e0a5      	b.n	8002050 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetSysClockFreq();
 8001f04:	f7ff fba4 	bl	8001650 <HAL_RCC_GetSysClockFreq>
        break;
 8001f08:	e7f9      	b.n	8001efe <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 8001f0a:	481c      	ldr	r0, [pc, #112]	@ (8001f7c <UART_SetConfig+0x288>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8001f0c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001f80 <UART_SetConfig+0x28c>)
 8001f10:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001f14:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001f18:	6865      	ldr	r5, [r4, #4]
 8001f1a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8001f1e:	4299      	cmp	r1, r3
 8001f20:	f200 8089 	bhi.w	8002036 <UART_SetConfig+0x342>
 8001f24:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8001f28:	f200 8087 	bhi.w	800203a <UART_SetConfig+0x346>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f2c:	2600      	movs	r6, #0
 8001f2e:	4633      	mov	r3, r6
 8001f30:	4631      	mov	r1, r6
 8001f32:	f7fe f9a5 	bl	8000280 <__aeabi_uldivmod>
 8001f36:	0209      	lsls	r1, r1, #8
 8001f38:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8001f3c:	0200      	lsls	r0, r0, #8
 8001f3e:	086b      	lsrs	r3, r5, #1
 8001f40:	18c0      	adds	r0, r0, r3
 8001f42:	462a      	mov	r2, r5
 8001f44:	4633      	mov	r3, r6
 8001f46:	f141 0100 	adc.w	r1, r1, #0
 8001f4a:	f7fe f999 	bl	8000280 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001f4e:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8001f52:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <UART_SetConfig+0x290>)
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d872      	bhi.n	800203e <UART_SetConfig+0x34a>
          huart->Instance->BRR = usartdiv;
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	60d8      	str	r0, [r3, #12]
 8001f5c:	4630      	mov	r0, r6
 8001f5e:	e077      	b.n	8002050 <UART_SetConfig+0x35c>
 8001f60:	cfff69f3 	.word	0xcfff69f3
 8001f64:	40008000 	.word	0x40008000
 8001f68:	40013800 	.word	0x40013800
 8001f6c:	40004400 	.word	0x40004400
 8001f70:	40004800 	.word	0x40004800
 8001f74:	40004c00 	.word	0x40004c00
 8001f78:	40005000 	.word	0x40005000
 8001f7c:	00f42400 	.word	0x00f42400
 8001f80:	08003b4c 	.word	0x08003b4c
 8001f84:	000ffcff 	.word	0x000ffcff
    switch (clocksource)
 8001f88:	2a08      	cmp	r2, #8
 8001f8a:	d85a      	bhi.n	8002042 <UART_SetConfig+0x34e>
 8001f8c:	e8df f002 	tbb	[pc, r2]
 8001f90:	59052707 	.word	0x59052707
 8001f94:	5959592a 	.word	0x5959592a
 8001f98:	0b          	.byte	0x0b
 8001f99:	00          	.byte	0x00
 8001f9a:	4834      	ldr	r0, [pc, #208]	@ (800206c <UART_SetConfig+0x378>)
 8001f9c:	e003      	b.n	8001fa6 <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f9e:	f7ff fc9d 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001fa2:	2800      	cmp	r0, #0
 8001fa4:	d04f      	beq.n	8002046 <UART_SetConfig+0x352>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001fa6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001fa8:	4b31      	ldr	r3, [pc, #196]	@ (8002070 <UART_SetConfig+0x37c>)
 8001faa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001fae:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fb2:	6862      	ldr	r2, [r4, #4]
 8001fb4:	0853      	lsrs	r3, r2, #1
 8001fb6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001fba:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fbe:	f1a3 0110 	sub.w	r1, r3, #16
 8001fc2:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8001fc6:	4291      	cmp	r1, r2
 8001fc8:	d83f      	bhi.n	800204a <UART_SetConfig+0x356>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001fd0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001fd4:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8001fd6:	6822      	ldr	r2, [r4, #0]
 8001fd8:	60d3      	str	r3, [r2, #12]
 8001fda:	2000      	movs	r0, #0
 8001fdc:	e038      	b.n	8002050 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8001fde:	f7ff fc8f 	bl	8001900 <HAL_RCC_GetPCLK2Freq>
        break;
 8001fe2:	e7de      	b.n	8001fa2 <UART_SetConfig+0x2ae>
        pclk = HAL_RCC_GetSysClockFreq();
 8001fe4:	f7ff fb34 	bl	8001650 <HAL_RCC_GetSysClockFreq>
        break;
 8001fe8:	e7db      	b.n	8001fa2 <UART_SetConfig+0x2ae>
    switch (clocksource)
 8001fea:	4820      	ldr	r0, [pc, #128]	@ (800206c <UART_SetConfig+0x378>)
 8001fec:	e002      	b.n	8001ff4 <UART_SetConfig+0x300>
        pclk = HAL_RCC_GetPCLK1Freq();
 8001fee:	f7ff fc75 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8001ff2:	b3b0      	cbz	r0, 8002062 <UART_SetConfig+0x36e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001ff4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <UART_SetConfig+0x37c>)
 8001ff8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001ffc:	fbb0 f0f3 	udiv	r0, r0, r3
 8002000:	6863      	ldr	r3, [r4, #4]
 8002002:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002006:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800200a:	f1a0 0210 	sub.w	r2, r0, #16
 800200e:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8002012:	429a      	cmp	r2, r3
 8002014:	d827      	bhi.n	8002066 <UART_SetConfig+0x372>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002016:	6823      	ldr	r3, [r4, #0]
 8002018:	b280      	uxth	r0, r0
 800201a:	60d8      	str	r0, [r3, #12]
 800201c:	2000      	movs	r0, #0
 800201e:	e017      	b.n	8002050 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002020:	f7ff fc6e 	bl	8001900 <HAL_RCC_GetPCLK2Freq>
        break;
 8002024:	e7e5      	b.n	8001ff2 <UART_SetConfig+0x2fe>
        pclk = HAL_RCC_GetSysClockFreq();
 8002026:	f7ff fb13 	bl	8001650 <HAL_RCC_GetSysClockFreq>
        break;
 800202a:	e7e2      	b.n	8001ff2 <UART_SetConfig+0x2fe>
        pclk = (uint32_t) LSE_VALUE;
 800202c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002030:	e7e0      	b.n	8001ff4 <UART_SetConfig+0x300>
    switch (clocksource)
 8002032:	2001      	movs	r0, #1
 8002034:	e00c      	b.n	8002050 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 8002036:	2001      	movs	r0, #1
 8002038:	e00a      	b.n	8002050 <UART_SetConfig+0x35c>
 800203a:	2001      	movs	r0, #1
 800203c:	e008      	b.n	8002050 <UART_SetConfig+0x35c>
          ret = HAL_ERROR;
 800203e:	2001      	movs	r0, #1
 8002040:	e006      	b.n	8002050 <UART_SetConfig+0x35c>
    switch (clocksource)
 8002042:	2001      	movs	r0, #1
 8002044:	e004      	b.n	8002050 <UART_SetConfig+0x35c>
 8002046:	2000      	movs	r0, #0
 8002048:	e002      	b.n	8002050 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 800204a:	2001      	movs	r0, #1
 800204c:	e000      	b.n	8002050 <UART_SetConfig+0x35c>
    switch (clocksource)
 800204e:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8002050:	2301      	movs	r3, #1
 8002052:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002056:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800205a:	2300      	movs	r3, #0
 800205c:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800205e:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002060:	bd70      	pop	{r4, r5, r6, pc}
 8002062:	2000      	movs	r0, #0
 8002064:	e7f4      	b.n	8002050 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 8002066:	2001      	movs	r0, #1
 8002068:	e7f2      	b.n	8002050 <UART_SetConfig+0x35c>
 800206a:	bf00      	nop
 800206c:	00f42400 	.word	0x00f42400
 8002070:	08003b4c 	.word	0x08003b4c

08002074 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002074:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002076:	f013 0f08 	tst.w	r3, #8
 800207a:	d006      	beq.n	800208a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800207c:	6802      	ldr	r2, [r0, #0]
 800207e:	6853      	ldr	r3, [r2, #4]
 8002080:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002084:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8002086:	430b      	orrs	r3, r1
 8002088:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800208a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800208c:	f013 0f01 	tst.w	r3, #1
 8002090:	d006      	beq.n	80020a0 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002092:	6802      	ldr	r2, [r0, #0]
 8002094:	6853      	ldr	r3, [r2, #4]
 8002096:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800209a:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800209c:	430b      	orrs	r3, r1
 800209e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020a0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80020a2:	f013 0f02 	tst.w	r3, #2
 80020a6:	d006      	beq.n	80020b6 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80020a8:	6802      	ldr	r2, [r0, #0]
 80020aa:	6853      	ldr	r3, [r2, #4]
 80020ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b0:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80020b2:	430b      	orrs	r3, r1
 80020b4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80020b6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80020b8:	f013 0f04 	tst.w	r3, #4
 80020bc:	d006      	beq.n	80020cc <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80020be:	6802      	ldr	r2, [r0, #0]
 80020c0:	6853      	ldr	r3, [r2, #4]
 80020c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020c6:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80020c8:	430b      	orrs	r3, r1
 80020ca:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80020cc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80020ce:	f013 0f10 	tst.w	r3, #16
 80020d2:	d006      	beq.n	80020e2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80020d4:	6802      	ldr	r2, [r0, #0]
 80020d6:	6893      	ldr	r3, [r2, #8]
 80020d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80020dc:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80020de:	430b      	orrs	r3, r1
 80020e0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80020e2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80020e4:	f013 0f20 	tst.w	r3, #32
 80020e8:	d006      	beq.n	80020f8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80020ea:	6802      	ldr	r2, [r0, #0]
 80020ec:	6893      	ldr	r3, [r2, #8]
 80020ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80020f2:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 80020f4:	430b      	orrs	r3, r1
 80020f6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80020f8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80020fa:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80020fe:	d00a      	beq.n	8002116 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002100:	6802      	ldr	r2, [r0, #0]
 8002102:	6853      	ldr	r3, [r2, #4]
 8002104:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002108:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800210a:	430b      	orrs	r3, r1
 800210c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800210e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002110:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002114:	d00b      	beq.n	800212e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002116:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002118:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800211c:	d006      	beq.n	800212c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800211e:	6802      	ldr	r2, [r0, #0]
 8002120:	6853      	ldr	r3, [r2, #4]
 8002122:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002126:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002128:	430b      	orrs	r3, r1
 800212a:	6053      	str	r3, [r2, #4]
}
 800212c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800212e:	6802      	ldr	r2, [r0, #0]
 8002130:	6853      	ldr	r3, [r2, #4]
 8002132:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002136:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002138:	430b      	orrs	r3, r1
 800213a:	6053      	str	r3, [r2, #4]
 800213c:	e7eb      	b.n	8002116 <UART_AdvFeatureConfig+0xa2>

0800213e <UART_WaitOnFlagUntilTimeout>:
{
 800213e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002142:	4605      	mov	r5, r0
 8002144:	460e      	mov	r6, r1
 8002146:	4617      	mov	r7, r2
 8002148:	4699      	mov	r9, r3
 800214a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800214e:	682b      	ldr	r3, [r5, #0]
 8002150:	69dc      	ldr	r4, [r3, #28]
 8002152:	ea36 0404 	bics.w	r4, r6, r4
 8002156:	bf0c      	ite	eq
 8002158:	2401      	moveq	r4, #1
 800215a:	2400      	movne	r4, #0
 800215c:	42bc      	cmp	r4, r7
 800215e:	d136      	bne.n	80021ce <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8002160:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8002164:	d0f3      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002166:	f7fe f909 	bl	800037c <HAL_GetTick>
 800216a:	eba0 0009 	sub.w	r0, r0, r9
 800216e:	4540      	cmp	r0, r8
 8002170:	d830      	bhi.n	80021d4 <UART_WaitOnFlagUntilTimeout+0x96>
 8002172:	f1b8 0f00 	cmp.w	r8, #0
 8002176:	d02f      	beq.n	80021d8 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002178:	682b      	ldr	r3, [r5, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	f012 0f04 	tst.w	r2, #4
 8002180:	d0e5      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x10>
 8002182:	2e80      	cmp	r6, #128	@ 0x80
 8002184:	d0e3      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x10>
 8002186:	2e40      	cmp	r6, #64	@ 0x40
 8002188:	d0e1      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800218a:	69da      	ldr	r2, [r3, #28]
 800218c:	f012 0f08 	tst.w	r2, #8
 8002190:	d111      	bne.n	80021b6 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002192:	69da      	ldr	r2, [r3, #28]
 8002194:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8002198:	d0d9      	beq.n	800214e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800219a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800219e:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80021a0:	4628      	mov	r0, r5
 80021a2:	f7ff fd7b 	bl	8001c9c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80021a6:	2320      	movs	r3, #32
 80021a8:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80021ac:	2300      	movs	r3, #0
 80021ae:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80021b2:	2003      	movs	r0, #3
 80021b4:	e00c      	b.n	80021d0 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80021b6:	2408      	movs	r4, #8
 80021b8:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80021ba:	4628      	mov	r0, r5
 80021bc:	f7ff fd6e 	bl	8001c9c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80021c0:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80021c4:	2300      	movs	r3, #0
 80021c6:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 80021ca:	2001      	movs	r0, #1
 80021cc:	e000      	b.n	80021d0 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 80021ce:	2000      	movs	r0, #0
}
 80021d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80021d4:	2003      	movs	r0, #3
 80021d6:	e7fb      	b.n	80021d0 <UART_WaitOnFlagUntilTimeout+0x92>
 80021d8:	2003      	movs	r0, #3
 80021da:	e7f9      	b.n	80021d0 <UART_WaitOnFlagUntilTimeout+0x92>

080021dc <HAL_UART_Transmit>:
{
 80021dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80021e4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80021e8:	2b20      	cmp	r3, #32
 80021ea:	d15a      	bne.n	80022a2 <HAL_UART_Transmit+0xc6>
 80021ec:	4604      	mov	r4, r0
 80021ee:	460d      	mov	r5, r1
 80021f0:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80021f2:	2900      	cmp	r1, #0
 80021f4:	d059      	beq.n	80022aa <HAL_UART_Transmit+0xce>
 80021f6:	b90a      	cbnz	r2, 80021fc <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 80021f8:	2001      	movs	r0, #1
 80021fa:	e053      	b.n	80022a4 <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021fc:	2300      	movs	r3, #0
 80021fe:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002202:	2321      	movs	r3, #33	@ 0x21
 8002204:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8002208:	f7fe f8b8 	bl	800037c <HAL_GetTick>
 800220c:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 800220e:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002212:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002216:	68a3      	ldr	r3, [r4, #8]
 8002218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800221c:	d002      	beq.n	8002224 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 800221e:	f04f 0800 	mov.w	r8, #0
 8002222:	e016      	b.n	8002252 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002224:	6923      	ldr	r3, [r4, #16]
 8002226:	b343      	cbz	r3, 800227a <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8002228:	f04f 0800 	mov.w	r8, #0
 800222c:	e011      	b.n	8002252 <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 800222e:	2320      	movs	r3, #32
 8002230:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8002234:	2003      	movs	r0, #3
 8002236:	e035      	b.n	80022a4 <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002238:	f838 3b02 	ldrh.w	r3, [r8], #2
 800223c:	6822      	ldr	r2, [r4, #0]
 800223e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002242:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8002244:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8002248:	b292      	uxth	r2, r2
 800224a:	3a01      	subs	r2, #1
 800224c:	b292      	uxth	r2, r2
 800224e:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002252:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8002256:	b29b      	uxth	r3, r3
 8002258:	b193      	cbz	r3, 8002280 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800225a:	9600      	str	r6, [sp, #0]
 800225c:	463b      	mov	r3, r7
 800225e:	2200      	movs	r2, #0
 8002260:	2180      	movs	r1, #128	@ 0x80
 8002262:	4620      	mov	r0, r4
 8002264:	f7ff ff6b 	bl	800213e <UART_WaitOnFlagUntilTimeout>
 8002268:	2800      	cmp	r0, #0
 800226a:	d1e0      	bne.n	800222e <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800226c:	2d00      	cmp	r5, #0
 800226e:	d0e3      	beq.n	8002238 <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002270:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002274:	6823      	ldr	r3, [r4, #0]
 8002276:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002278:	e7e4      	b.n	8002244 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800227a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800227c:	2500      	movs	r5, #0
 800227e:	e7e8      	b.n	8002252 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002280:	9600      	str	r6, [sp, #0]
 8002282:	463b      	mov	r3, r7
 8002284:	2200      	movs	r2, #0
 8002286:	2140      	movs	r1, #64	@ 0x40
 8002288:	4620      	mov	r0, r4
 800228a:	f7ff ff58 	bl	800213e <UART_WaitOnFlagUntilTimeout>
 800228e:	b918      	cbnz	r0, 8002298 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8002290:	2320      	movs	r3, #32
 8002292:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 8002296:	e005      	b.n	80022a4 <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 8002298:	2320      	movs	r3, #32
 800229a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800229e:	2003      	movs	r0, #3
 80022a0:	e000      	b.n	80022a4 <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 80022a2:	2002      	movs	r0, #2
}
 80022a4:	b002      	add	sp, #8
 80022a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80022aa:	2001      	movs	r0, #1
 80022ac:	e7fa      	b.n	80022a4 <HAL_UART_Transmit+0xc8>

080022ae <UART_CheckIdleState>:
{
 80022ae:	b530      	push	{r4, r5, lr}
 80022b0:	b083      	sub	sp, #12
 80022b2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 80022ba:	f7fe f85f 	bl	800037c <HAL_GetTick>
 80022be:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022c0:	6822      	ldr	r2, [r4, #0]
 80022c2:	6812      	ldr	r2, [r2, #0]
 80022c4:	f012 0f08 	tst.w	r2, #8
 80022c8:	d110      	bne.n	80022ec <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80022ca:	6823      	ldr	r3, [r4, #0]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f013 0f04 	tst.w	r3, #4
 80022d2:	d128      	bne.n	8002326 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 80022d4:	2320      	movs	r3, #32
 80022d6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80022da:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80022de:	2000      	movs	r0, #0
 80022e0:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80022e2:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 80022e4:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80022e8:	b003      	add	sp, #12
 80022ea:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80022f0:	9300      	str	r3, [sp, #0]
 80022f2:	4603      	mov	r3, r0
 80022f4:	2200      	movs	r2, #0
 80022f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80022fa:	4620      	mov	r0, r4
 80022fc:	f7ff ff1f 	bl	800213e <UART_WaitOnFlagUntilTimeout>
 8002300:	2800      	cmp	r0, #0
 8002302:	d0e2      	beq.n	80022ca <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002304:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002306:	e852 3f00 	ldrex	r3, [r2]
 800230a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800230e:	e842 3100 	strex	r1, r3, [r2]
 8002312:	2900      	cmp	r1, #0
 8002314:	d1f6      	bne.n	8002304 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8002316:	2320      	movs	r3, #32
 8002318:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 800231c:	2300      	movs	r3, #0
 800231e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8002322:	2003      	movs	r0, #3
 8002324:	e7e0      	b.n	80022e8 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002326:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	462b      	mov	r3, r5
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002334:	4620      	mov	r0, r4
 8002336:	f7ff ff02 	bl	800213e <UART_WaitOnFlagUntilTimeout>
 800233a:	2800      	cmp	r0, #0
 800233c:	d0ca      	beq.n	80022d4 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800233e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002340:	e852 3f00 	ldrex	r3, [r2]
 8002344:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002348:	e842 3100 	strex	r1, r3, [r2]
 800234c:	2900      	cmp	r1, #0
 800234e:	d1f6      	bne.n	800233e <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002350:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002352:	f102 0308 	add.w	r3, r2, #8
 8002356:	e853 3f00 	ldrex	r3, [r3]
 800235a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800235e:	3208      	adds	r2, #8
 8002360:	e842 3100 	strex	r1, r3, [r2]
 8002364:	2900      	cmp	r1, #0
 8002366:	d1f3      	bne.n	8002350 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8002368:	2320      	movs	r3, #32
 800236a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 800236e:	2300      	movs	r3, #0
 8002370:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8002374:	2003      	movs	r0, #3
 8002376:	e7b7      	b.n	80022e8 <UART_CheckIdleState+0x3a>

08002378 <HAL_UART_Init>:
  if (huart == NULL)
 8002378:	b378      	cbz	r0, 80023da <HAL_UART_Init+0x62>
{
 800237a:	b510      	push	{r4, lr}
 800237c:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800237e:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8002382:	b30b      	cbz	r3, 80023c8 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002384:	2324      	movs	r3, #36	@ 0x24
 8002386:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800238a:	6822      	ldr	r2, [r4, #0]
 800238c:	6813      	ldr	r3, [r2, #0]
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002394:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002396:	b9e3      	cbnz	r3, 80023d2 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002398:	4620      	mov	r0, r4
 800239a:	f7ff fcab 	bl	8001cf4 <UART_SetConfig>
 800239e:	2801      	cmp	r0, #1
 80023a0:	d011      	beq.n	80023c6 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023a2:	6822      	ldr	r2, [r4, #0]
 80023a4:	6853      	ldr	r3, [r2, #4]
 80023a6:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80023aa:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023ac:	6822      	ldr	r2, [r4, #0]
 80023ae:	6893      	ldr	r3, [r2, #8]
 80023b0:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80023b4:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80023b6:	6822      	ldr	r2, [r4, #0]
 80023b8:	6813      	ldr	r3, [r2, #0]
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80023c0:	4620      	mov	r0, r4
 80023c2:	f7ff ff74 	bl	80022ae <UART_CheckIdleState>
}
 80023c6:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80023c8:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80023cc:	f7ff fc91 	bl	8001cf2 <HAL_UART_MspInit>
 80023d0:	e7d8      	b.n	8002384 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80023d2:	4620      	mov	r0, r4
 80023d4:	f7ff fe4e 	bl	8002074 <UART_AdvFeatureConfig>
 80023d8:	e7de      	b.n	8002398 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 80023da:	2001      	movs	r0, #1
}
 80023dc:	4770      	bx	lr

080023de <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023de:	e7fe      	b.n	80023de <NMI_Handler>

080023e0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023e0:	e7fe      	b.n	80023e0 <HardFault_Handler>

080023e2 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023e2:	e7fe      	b.n	80023e2 <MemManage_Handler>

080023e4 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023e4:	e7fe      	b.n	80023e4 <BusFault_Handler>

080023e6 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e6:	e7fe      	b.n	80023e6 <UsageFault_Handler>

080023e8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023e8:	4770      	bx	lr

080023ea <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023ea:	4770      	bx	lr

080023ec <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ec:	4770      	bx	lr

080023ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ee:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f0:	f7fd ffb8 	bl	8000364 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f4:	bd08      	pop	{r3, pc}

080023f6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80023f6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80023f8:	2000      	movs	r0, #0
 80023fa:	f000 f8a5 	bl	8002548 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80023fe:	bd08      	pop	{r3, pc}

08002400 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8002400:	b570      	push	{r4, r5, r6, lr}
 8002402:	b088      	sub	sp, #32

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002404:	4b1b      	ldr	r3, [pc, #108]	@ (8002474 <COM1_MspInit+0x74>)
 8002406:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002408:	f042 0201 	orr.w	r2, r2, #1
 800240c:	64da      	str	r2, [r3, #76]	@ 0x4c
 800240e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002410:	f002 0201 	and.w	r2, r2, #1
 8002414:	9200      	str	r2, [sp, #0]
 8002416:	9a00      	ldr	r2, [sp, #0]
  COM1_RX_GPIO_CLK_ENABLE();
 8002418:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800241a:	f042 0201 	orr.w	r2, r2, #1
 800241e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002420:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002422:	f002 0201 	and.w	r2, r2, #1
 8002426:	9201      	str	r2, [sp, #4]
 8002428:	9a01      	ldr	r2, [sp, #4]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800242a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800242c:	f042 0201 	orr.w	r2, r2, #1
 8002430:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	9302      	str	r3, [sp, #8]
 800243a:	9b02      	ldr	r3, [sp, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800243c:	2304      	movs	r3, #4
 800243e:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002440:	2402      	movs	r4, #2
 8002442:	9404      	str	r4, [sp, #16]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002444:	9406      	str	r4, [sp, #24]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002446:	2301      	movs	r3, #1
 8002448:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Alternate = COM1_TX_AF;
 800244a:	260c      	movs	r6, #12
 800244c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800244e:	eb0d 0506 	add.w	r5, sp, r6
 8002452:	4629      	mov	r1, r5
 8002454:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002458:	f7fe f848 	bl	80004ec <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 800245c:	2308      	movs	r3, #8
 800245e:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8002460:	9404      	str	r4, [sp, #16]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8002462:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8002464:	4629      	mov	r1, r5
 8002466:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800246a:	f7fe f83f 	bl	80004ec <HAL_GPIO_Init>
}
 800246e:	b008      	add	sp, #32
 8002470:	bd70      	pop	{r4, r5, r6, pc}
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000

08002478 <BSP_LED_Init>:
{
 8002478:	b530      	push	{r4, r5, lr}
 800247a:	b087      	sub	sp, #28
  LED2_GPIO_CLK_ENABLE();
 800247c:	4b0f      	ldr	r3, [pc, #60]	@ (80024bc <BSP_LED_Init+0x44>)
 800247e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002480:	f042 0201 	orr.w	r2, r2, #1
 8002484:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002486:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin   = LED_PIN[Led];
 8002490:	2520      	movs	r5, #32
 8002492:	9501      	str	r5, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002494:	2301      	movs	r3, #1
 8002496:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002498:	2400      	movs	r4, #0
 800249a:	9403      	str	r4, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800249c:	2303      	movs	r3, #3
 800249e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80024a0:	a901      	add	r1, sp, #4
 80024a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024a6:	f7fe f821 	bl	80004ec <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80024aa:	4622      	mov	r2, r4
 80024ac:	4629      	mov	r1, r5
 80024ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024b2:	f7fe f905 	bl	80006c0 <HAL_GPIO_WritePin>
}
 80024b6:	4620      	mov	r0, r4
 80024b8:	b007      	add	sp, #28
 80024ba:	bd30      	pop	{r4, r5, pc}
 80024bc:	40021000 	.word	0x40021000

080024c0 <BSP_PB_Init>:
{
 80024c0:	b510      	push	{r4, lr}
 80024c2:	b086      	sub	sp, #24
  USER_BUTTON_GPIO_CLK_ENABLE();
 80024c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002534 <BSP_PB_Init+0x74>)
 80024c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024c8:	f042 0204 	orr.w	r2, r2, #4
 80024cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80024ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	9b00      	ldr	r3, [sp, #0]
  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80024d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024dc:	9301      	str	r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80024de:	2302      	movs	r3, #2
 80024e0:	9303      	str	r3, [sp, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80024e2:	9304      	str	r3, [sp, #16]
  if(ButtonMode == BUTTON_MODE_GPIO)
 80024e4:	b941      	cbnz	r1, 80024f8 <BSP_PB_Init+0x38>
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80024e6:	2300      	movs	r3, #0
 80024e8:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80024ea:	a901      	add	r1, sp, #4
 80024ec:	4812      	ldr	r0, [pc, #72]	@ (8002538 <BSP_PB_Init+0x78>)
 80024ee:	f7fd fffd 	bl	80004ec <HAL_GPIO_Init>
}
 80024f2:	2000      	movs	r0, #0
 80024f4:	b006      	add	sp, #24
 80024f6:	bd10      	pop	{r4, pc}
 80024f8:	4604      	mov	r4, r0
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80024fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024fe:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002500:	a901      	add	r1, sp, #4
 8002502:	480d      	ldr	r0, [pc, #52]	@ (8002538 <BSP_PB_Init+0x78>)
 8002504:	f7fd fff2 	bl	80004ec <HAL_GPIO_Init>
    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002508:	4b0c      	ldr	r3, [pc, #48]	@ (800253c <BSP_PB_Init+0x7c>)
 800250a:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800250e:	490c      	ldr	r1, [pc, #48]	@ (8002540 <BSP_PB_Init+0x80>)
 8002510:	4620      	mov	r0, r4
 8002512:	f7fd ffd1 	bl	80004b8 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002516:	4a0b      	ldr	r2, [pc, #44]	@ (8002544 <BSP_PB_Init+0x84>)
 8002518:	2100      	movs	r1, #0
 800251a:	4620      	mov	r0, r4
 800251c:	f7fd ffc4 	bl	80004a8 <HAL_EXTI_RegisterCallback>
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8002520:	2200      	movs	r2, #0
 8002522:	210f      	movs	r1, #15
 8002524:	2028      	movs	r0, #40	@ 0x28
 8002526:	f7fd ff97 	bl	8000458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800252a:	2028      	movs	r0, #40	@ 0x28
 800252c:	f7fd ffa4 	bl	8000478 <HAL_NVIC_EnableIRQ>
 8002530:	e7df      	b.n	80024f2 <BSP_PB_Init+0x32>
 8002532:	bf00      	nop
 8002534:	40021000 	.word	0x40021000
 8002538:	48000800 	.word	0x48000800
 800253c:	20000120 	.word	0x20000120
 8002540:	0600000d 	.word	0x0600000d
 8002544:	0800255f 	.word	0x0800255f

08002548 <BSP_PB_IRQHandler>:
{
 8002548:	b508      	push	{r3, lr}
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800254a:	4b03      	ldr	r3, [pc, #12]	@ (8002558 <BSP_PB_IRQHandler+0x10>)
 800254c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002550:	f7fd ffb8 	bl	80004c4 <HAL_EXTI_IRQHandler>
}
 8002554:	bd08      	pop	{r3, pc}
 8002556:	bf00      	nop
 8002558:	20000120 	.word	0x20000120

0800255c <BSP_PB_Callback>:
}
 800255c:	4770      	bx	lr

0800255e <BUTTON_USER_EXTI_Callback>:
{
 800255e:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 8002560:	2000      	movs	r0, #0
 8002562:	f7ff fffb 	bl	800255c <BSP_PB_Callback>
}
 8002566:	bd08      	pop	{r3, pc}

08002568 <MX_LPUART1_Init>:
{
 8002568:	b508      	push	{r3, lr}
 huart->Instance          = COM_USART[COM1];
 800256a:	4a0a      	ldr	r2, [pc, #40]	@ (8002594 <MX_LPUART1_Init+0x2c>)
 800256c:	6002      	str	r2, [r0, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800256e:	680a      	ldr	r2, [r1, #0]
 8002570:	6042      	str	r2, [r0, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8002572:	220c      	movs	r2, #12
 8002574:	6142      	str	r2, [r0, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8002576:	894a      	ldrh	r2, [r1, #10]
 8002578:	6102      	str	r2, [r0, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 800257a:	684a      	ldr	r2, [r1, #4]
 800257c:	6082      	str	r2, [r0, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800257e:	890a      	ldrh	r2, [r1, #8]
 8002580:	60c2      	str	r2, [r0, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8002582:	898a      	ldrh	r2, [r1, #12]
 8002584:	6182      	str	r2, [r0, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8002586:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800258a:	61c2      	str	r2, [r0, #28]
 return HAL_UART_Init(huart);
 800258c:	f7ff fef4 	bl	8002378 <HAL_UART_Init>
}
 8002590:	bd08      	pop	{r3, pc}
 8002592:	bf00      	nop
 8002594:	40008000 	.word	0x40008000

08002598 <BSP_COM_Init>:
  if(COM > COMn)
 8002598:	2801      	cmp	r0, #1
 800259a:	d80e      	bhi.n	80025ba <BSP_COM_Init+0x22>
{
 800259c:	b538      	push	{r3, r4, r5, lr}
 800259e:	460d      	mov	r5, r1
    COM1_MspInit(&hcom_uart[COM]);
 80025a0:	2394      	movs	r3, #148	@ 0x94
 80025a2:	4c09      	ldr	r4, [pc, #36]	@ (80025c8 <BSP_COM_Init+0x30>)
 80025a4:	fb03 4400 	mla	r4, r3, r0, r4
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7ff ff29 	bl	8002400 <COM1_MspInit>
    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80025ae:	4629      	mov	r1, r5
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7ff ffd9 	bl	8002568 <MX_LPUART1_Init>
 80025b6:	b918      	cbnz	r0, 80025c0 <BSP_COM_Init+0x28>
}
 80025b8:	bd38      	pop	{r3, r4, r5, pc}
    ret = BSP_ERROR_WRONG_PARAM;
 80025ba:	f06f 0001 	mvn.w	r0, #1
}
 80025be:	4770      	bx	lr
      return BSP_ERROR_PERIPH_FAILURE;
 80025c0:	f06f 0003 	mvn.w	r0, #3
 80025c4:	e7f8      	b.n	80025b8 <BSP_COM_Init+0x20>
 80025c6:	bf00      	nop
 80025c8:	2000008c 	.word	0x2000008c

080025cc <__io_putchar>:
{
 80025cc:	b510      	push	{r4, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	9001      	str	r0, [sp, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 80025d2:	4b08      	ldr	r3, [pc, #32]	@ (80025f4 <__io_putchar+0x28>)
 80025d4:	7818      	ldrb	r0, [r3, #0]
 80025d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025da:	2201      	movs	r2, #1
 80025dc:	a901      	add	r1, sp, #4
 80025de:	f04f 0c94 	mov.w	ip, #148	@ 0x94
 80025e2:	4c05      	ldr	r4, [pc, #20]	@ (80025f8 <__io_putchar+0x2c>)
 80025e4:	fb0c 4000 	mla	r0, ip, r0, r4
 80025e8:	f7ff fdf8 	bl	80021dc <HAL_UART_Transmit>
}
 80025ec:	9801      	ldr	r0, [sp, #4]
 80025ee:	b002      	add	sp, #8
 80025f0:	bd10      	pop	{r4, pc}
 80025f2:	bf00      	nop
 80025f4:	20000088 	.word	0x20000088
 80025f8:	2000008c 	.word	0x2000008c

080025fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025fc:	b570      	push	{r4, r5, r6, lr}
 80025fe:	460c      	mov	r4, r1
 8002600:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002602:	2500      	movs	r5, #0
 8002604:	e006      	b.n	8002614 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8002606:	f3af 8000 	nop.w
 800260a:	4621      	mov	r1, r4
 800260c:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002610:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8002612:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002614:	42b5      	cmp	r5, r6
 8002616:	dbf6      	blt.n	8002606 <_read+0xa>
  }

  return len;
}
 8002618:	4630      	mov	r0, r6
 800261a:	bd70      	pop	{r4, r5, r6, pc}

0800261c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800261c:	b570      	push	{r4, r5, r6, lr}
 800261e:	460c      	mov	r4, r1
 8002620:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002622:	2500      	movs	r5, #0
 8002624:	e004      	b.n	8002630 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8002626:	f814 0b01 	ldrb.w	r0, [r4], #1
 800262a:	f7ff ffcf 	bl	80025cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800262e:	3501      	adds	r5, #1
 8002630:	42b5      	cmp	r5, r6
 8002632:	dbf8      	blt.n	8002626 <_write+0xa>
  }
  return len;
}
 8002634:	4630      	mov	r0, r6
 8002636:	bd70      	pop	{r4, r5, r6, pc}

08002638 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8002638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800263c:	4770      	bx	lr

0800263e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800263e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002642:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002644:	2000      	movs	r0, #0
 8002646:	4770      	bx	lr

08002648 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002648:	2001      	movs	r0, #1
 800264a:	4770      	bx	lr

0800264c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800264c:	2000      	movs	r0, #0
 800264e:	4770      	bx	lr

08002650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002650:	b510      	push	{r4, lr}
 8002652:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002654:	4a0c      	ldr	r2, [pc, #48]	@ (8002688 <_sbrk+0x38>)
 8002656:	490d      	ldr	r1, [pc, #52]	@ (800268c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002658:	480d      	ldr	r0, [pc, #52]	@ (8002690 <_sbrk+0x40>)
 800265a:	6800      	ldr	r0, [r0, #0]
 800265c:	b140      	cbz	r0, 8002670 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800265e:	480c      	ldr	r0, [pc, #48]	@ (8002690 <_sbrk+0x40>)
 8002660:	6800      	ldr	r0, [r0, #0]
 8002662:	4403      	add	r3, r0
 8002664:	1a52      	subs	r2, r2, r1
 8002666:	4293      	cmp	r3, r2
 8002668:	d806      	bhi.n	8002678 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800266a:	4a09      	ldr	r2, [pc, #36]	@ (8002690 <_sbrk+0x40>)
 800266c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800266e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002670:	4807      	ldr	r0, [pc, #28]	@ (8002690 <_sbrk+0x40>)
 8002672:	4c08      	ldr	r4, [pc, #32]	@ (8002694 <_sbrk+0x44>)
 8002674:	6004      	str	r4, [r0, #0]
 8002676:	e7f2      	b.n	800265e <_sbrk+0xe>
    errno = ENOMEM;
 8002678:	f000 fb0a 	bl	8002c90 <__errno>
 800267c:	230c      	movs	r3, #12
 800267e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002684:	e7f3      	b.n	800266e <_sbrk+0x1e>
 8002686:	bf00      	nop
 8002688:	20020000 	.word	0x20020000
 800268c:	00000400 	.word	0x00000400
 8002690:	20000128 	.word	0x20000128
 8002694:	200002e0 	.word	0x200002e0

08002698 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002698:	4a03      	ldr	r2, [pc, #12]	@ (80026a8 <SystemInit+0x10>)
 800269a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800269e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026a2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a6:	4770      	bx	lr
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026ac:	b084      	sub	sp, #16
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ae:	4b13      	ldr	r3, [pc, #76]	@ (80026fc <MX_GPIO_Init+0x50>)
 80026b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026b2:	f042 0204 	orr.w	r2, r2, #4
 80026b6:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026ba:	f002 0204 	and.w	r2, r2, #4
 80026be:	9200      	str	r2, [sp, #0]
 80026c0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026c4:	f042 0220 	orr.w	r2, r2, #32
 80026c8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026cc:	f002 0220 	and.w	r2, r2, #32
 80026d0:	9201      	str	r2, [sp, #4]
 80026d2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026d6:	f042 0201 	orr.w	r2, r2, #1
 80026da:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026de:	f002 0201 	and.w	r2, r2, #1
 80026e2:	9202      	str	r2, [sp, #8]
 80026e4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026e8:	f042 0202 	orr.w	r2, r2, #2
 80026ec:	64da      	str	r2, [r3, #76]	@ 0x4c
 80026ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026f0:	f003 0302 	and.w	r3, r3, #2
 80026f4:	9303      	str	r3, [sp, #12]
 80026f6:	9b03      	ldr	r3, [sp, #12]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80026f8:	b004      	add	sp, #16
 80026fa:	4770      	bx	lr
 80026fc:	40021000 	.word	0x40021000

08002700 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8002700:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002702:	e7fe      	b.n	8002702 <Error_Handler+0x2>

08002704 <MX_I2C1_Init>:
{
 8002704:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8002706:	4811      	ldr	r0, [pc, #68]	@ (800274c <MX_I2C1_Init+0x48>)
 8002708:	4b11      	ldr	r3, [pc, #68]	@ (8002750 <MX_I2C1_Init+0x4c>)
 800270a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 800270c:	4b11      	ldr	r3, [pc, #68]	@ (8002754 <MX_I2C1_Init+0x50>)
 800270e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002714:	2201      	movs	r2, #1
 8002716:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002718:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800271a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800271c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800271e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002720:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002722:	f7fe f9a2 	bl	8000a6a <HAL_I2C_Init>
 8002726:	b950      	cbnz	r0, 800273e <MX_I2C1_Init+0x3a>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002728:	2100      	movs	r1, #0
 800272a:	4808      	ldr	r0, [pc, #32]	@ (800274c <MX_I2C1_Init+0x48>)
 800272c:	f7fe fbaa 	bl	8000e84 <HAL_I2CEx_ConfigAnalogFilter>
 8002730:	b938      	cbnz	r0, 8002742 <MX_I2C1_Init+0x3e>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002732:	2100      	movs	r1, #0
 8002734:	4805      	ldr	r0, [pc, #20]	@ (800274c <MX_I2C1_Init+0x48>)
 8002736:	f7fe fbd2 	bl	8000ede <HAL_I2CEx_ConfigDigitalFilter>
 800273a:	b920      	cbnz	r0, 8002746 <MX_I2C1_Init+0x42>
}
 800273c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800273e:	f7ff ffdf 	bl	8002700 <Error_Handler>
    Error_Handler();
 8002742:	f7ff ffdd 	bl	8002700 <Error_Handler>
    Error_Handler();
 8002746:	f7ff ffdb 	bl	8002700 <Error_Handler>
 800274a:	bf00      	nop
 800274c:	2000012c 	.word	0x2000012c
 8002750:	40005400 	.word	0x40005400
 8002754:	40b285c2 	.word	0x40b285c2

08002758 <SystemClock_Config>:
{
 8002758:	b510      	push	{r4, lr}
 800275a:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800275c:	ac06      	add	r4, sp, #24
 800275e:	2238      	movs	r2, #56	@ 0x38
 8002760:	2100      	movs	r1, #0
 8002762:	4620      	mov	r0, r4
 8002764:	f000 fa46 	bl	8002bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002768:	2000      	movs	r0, #0
 800276a:	9001      	str	r0, [sp, #4]
 800276c:	9002      	str	r0, [sp, #8]
 800276e:	9003      	str	r0, [sp, #12]
 8002770:	9004      	str	r0, [sp, #16]
 8002772:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002774:	f7fe fc40 	bl	8000ff8 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002778:	2302      	movs	r3, #2
 800277a:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800277c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002780:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002782:	2240      	movs	r2, #64	@ 0x40
 8002784:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002786:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002788:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800278a:	2204      	movs	r2, #4
 800278c:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800278e:	2255      	movs	r2, #85	@ 0x55
 8002790:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002792:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002794:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002796:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002798:	4620      	mov	r0, r4
 800279a:	f7fe fce7 	bl	800116c <HAL_RCC_OscConfig>
 800279e:	b978      	cbnz	r0, 80027c0 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027a0:	230f      	movs	r3, #15
 80027a2:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027a4:	2303      	movs	r3, #3
 80027a6:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027a8:	2300      	movs	r3, #0
 80027aa:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027ac:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027ae:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80027b0:	2104      	movs	r1, #4
 80027b2:	eb0d 0001 	add.w	r0, sp, r1
 80027b6:	f7fe ff8f 	bl	80016d8 <HAL_RCC_ClockConfig>
 80027ba:	b918      	cbnz	r0, 80027c4 <SystemClock_Config+0x6c>
}
 80027bc:	b014      	add	sp, #80	@ 0x50
 80027be:	bd10      	pop	{r4, pc}
    Error_Handler();
 80027c0:	f7ff ff9e 	bl	8002700 <Error_Handler>
    Error_Handler();
 80027c4:	f7ff ff9c 	bl	8002700 <Error_Handler>

080027c8 <main>:
{
 80027c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027cc:	b091      	sub	sp, #68	@ 0x44
  HAL_Init();
 80027ce:	f7fd fdb9 	bl	8000344 <HAL_Init>
  SystemClock_Config();
 80027d2:	f7ff ffc1 	bl	8002758 <SystemClock_Config>
  MX_GPIO_Init();
 80027d6:	f7ff ff69 	bl	80026ac <MX_GPIO_Init>
  MX_I2C1_Init();
 80027da:	f7ff ff93 	bl	8002704 <MX_I2C1_Init>
  BSP_LED_Init(LED_GREEN);
 80027de:	2000      	movs	r0, #0
 80027e0:	f7ff fe4a 	bl	8002478 <BSP_LED_Init>
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80027e4:	2101      	movs	r1, #1
 80027e6:	2000      	movs	r0, #0
 80027e8:	f7ff fe6a 	bl	80024c0 <BSP_PB_Init>
  BspCOMInit.BaudRate   = 115200;
 80027ec:	495a      	ldr	r1, [pc, #360]	@ (8002958 <main+0x190>)
 80027ee:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80027f2:	600b      	str	r3, [r1, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80027f4:	2000      	movs	r0, #0
 80027f6:	6048      	str	r0, [r1, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80027f8:	8108      	strh	r0, [r1, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80027fa:	8148      	strh	r0, [r1, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80027fc:	8188      	strh	r0, [r1, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80027fe:	f7ff fecb 	bl	8002598 <BSP_COM_Init>
 8002802:	b108      	cbz	r0, 8002808 <main+0x40>
    Error_Handler();
 8002804:	f7ff ff7c 	bl	8002700 <Error_Handler>
  uint16_t regGyro[] = {0x22, 0x23, 0x24, 0x25, 0x26, 0x27};
 8002808:	4b54      	ldr	r3, [pc, #336]	@ (800295c <main+0x194>)
 800280a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800280e:	ac10      	add	r4, sp, #64	@ 0x40
 8002810:	e904 0007 	stmdb	r4, {r0, r1, r2}
  uint16_t regAccel[] = {0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D};
 8002814:	ac0a      	add	r4, sp, #40	@ 0x28
 8002816:	f103 020c 	add.w	r2, r3, #12
 800281a:	ca07      	ldmia	r2, {r0, r1, r2}
 800281c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uint16_t regEnable[] = {0x10, 0x11, 0x15, 0x16, 0x17, 0x02, 0x12};
 8002820:	ac06      	add	r4, sp, #24
 8002822:	3318      	adds	r3, #24
 8002824:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002826:	c407      	stmia	r4!, {r0, r1, r2}
 8002828:	8023      	strh	r3, [r4, #0]
  uint8_t value0 = 0b00000000;
 800282a:	2300      	movs	r3, #0
 800282c:	f88d 3015 	strb.w	r3, [sp, #21]
  uint8_t value1 = 0b00000001;
 8002830:	2401      	movs	r4, #1
 8002832:	f88d 4014 	strb.w	r4, [sp, #20]
  uint8_t value3 = 0b00000011;
 8002836:	2303      	movs	r3, #3
 8002838:	f88d 3013 	strb.w	r3, [sp, #19]
  uint8_t value4 = 0b00000100;
 800283c:	2304      	movs	r3, #4
 800283e:	f88d 3012 	strb.w	r3, [sp, #18]
  uint8_t value7 = 0b00000111;
 8002842:	2307      	movs	r3, #7
 8002844:	f88d 3011 	strb.w	r3, [sp, #17]
  uint8_t value9 = 0b00001001;
 8002848:	2309      	movs	r3, #9
 800284a:	f88d 3010 	strb.w	r3, [sp, #16]
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[7], 2, &value1, 1, 500);
 800284e:	f8bd 8026 	ldrh.w	r8, [sp, #38]	@ 0x26
 8002852:	4d43      	ldr	r5, [pc, #268]	@ (8002960 <main+0x198>)
 8002854:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 8002858:	9602      	str	r6, [sp, #8]
 800285a:	9401      	str	r4, [sp, #4]
 800285c:	af05      	add	r7, sp, #20
 800285e:	9700      	str	r7, [sp, #0]
 8002860:	2302      	movs	r3, #2
 8002862:	4642      	mov	r2, r8
 8002864:	21d4      	movs	r1, #212	@ 0xd4
 8002866:	4628      	mov	r0, r5
 8002868:	f7fe f963 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[0], 2, &value7, 1, 500);
 800286c:	9602      	str	r6, [sp, #8]
 800286e:	9401      	str	r4, [sp, #4]
 8002870:	f10d 0911 	add.w	r9, sp, #17
 8002874:	f8cd 9000 	str.w	r9, [sp]
 8002878:	2302      	movs	r3, #2
 800287a:	2210      	movs	r2, #16
 800287c:	21d4      	movs	r1, #212	@ 0xd4
 800287e:	4628      	mov	r0, r5
 8002880:	f7fe f957 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[1], 2, &value7, 1, 500);
 8002884:	9602      	str	r6, [sp, #8]
 8002886:	9401      	str	r4, [sp, #4]
 8002888:	f8cd 9000 	str.w	r9, [sp]
 800288c:	2302      	movs	r3, #2
 800288e:	2211      	movs	r2, #17
 8002890:	21d4      	movs	r1, #212	@ 0xd4
 8002892:	4628      	mov	r0, r5
 8002894:	f7fe f94d 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[3], 2, &value9, 1, 500);
 8002898:	9602      	str	r6, [sp, #8]
 800289a:	9401      	str	r4, [sp, #4]
 800289c:	ab04      	add	r3, sp, #16
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	2302      	movs	r3, #2
 80028a2:	2216      	movs	r2, #22
 80028a4:	21d4      	movs	r1, #212	@ 0xd4
 80028a6:	4628      	mov	r0, r5
 80028a8:	f7fe f943 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[6], 2, &value3, 1, 500);
 80028ac:	9602      	str	r6, [sp, #8]
 80028ae:	9401      	str	r4, [sp, #4]
 80028b0:	f10d 0313 	add.w	r3, sp, #19
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	2302      	movs	r3, #2
 80028b8:	2212      	movs	r2, #18
 80028ba:	21d4      	movs	r1, #212	@ 0xd4
 80028bc:	4628      	mov	r0, r5
 80028be:	f7fe f938 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[7], 2, &value4, 1, 500);
 80028c2:	9602      	str	r6, [sp, #8]
 80028c4:	9401      	str	r4, [sp, #4]
 80028c6:	f10d 0312 	add.w	r3, sp, #18
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	2302      	movs	r3, #2
 80028ce:	4642      	mov	r2, r8
 80028d0:	21d4      	movs	r1, #212	@ 0xd4
 80028d2:	4628      	mov	r0, r5
 80028d4:	f7fe f92d 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[4], 2, &value1, 1, 500);
 80028d8:	9602      	str	r6, [sp, #8]
 80028da:	9401      	str	r4, [sp, #4]
 80028dc:	9700      	str	r7, [sp, #0]
 80028de:	2302      	movs	r3, #2
 80028e0:	2217      	movs	r2, #23
 80028e2:	21d4      	movs	r1, #212	@ 0xd4
 80028e4:	4628      	mov	r0, r5
 80028e6:	f7fe f924 	bl	8000b32 <HAL_I2C_Mem_Write>
  HAL_I2C_Mem_Write(&hi2c1, adrWrite, regEnable[5], 2, &value0, 1, 500);
 80028ea:	9602      	str	r6, [sp, #8]
 80028ec:	9401      	str	r4, [sp, #4]
 80028ee:	f10d 0315 	add.w	r3, sp, #21
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2302      	movs	r3, #2
 80028f6:	461a      	mov	r2, r3
 80028f8:	21d4      	movs	r1, #212	@ 0xd4
 80028fa:	4628      	mov	r0, r5
 80028fc:	f7fe f919 	bl	8000b32 <HAL_I2C_Mem_Write>
	  HAL_I2C_Mem_Read(&hi2c1, adrRead, regGyro[0], 2, &readregGyro, 1, 1000);
 8002900:	4c17      	ldr	r4, [pc, #92]	@ (8002960 <main+0x198>)
 8002902:	f44f 767a 	mov.w	r6, #1000	@ 0x3e8
 8002906:	9602      	str	r6, [sp, #8]
 8002908:	2501      	movs	r5, #1
 800290a:	9501      	str	r5, [sp, #4]
 800290c:	f10d 0316 	add.w	r3, sp, #22
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2302      	movs	r3, #2
 8002914:	2222      	movs	r2, #34	@ 0x22
 8002916:	21d5      	movs	r1, #213	@ 0xd5
 8002918:	4620      	mov	r0, r4
 800291a:	f7fe f9dd 	bl	8000cd8 <HAL_I2C_Mem_Read>
	  HAL_I2C_Mem_Read(&hi2c1, adrRead, regTest, 2, &readreg, 1, 1000);
 800291e:	9602      	str	r6, [sp, #8]
 8002920:	9501      	str	r5, [sp, #4]
 8002922:	f10d 0317 	add.w	r3, sp, #23
 8002926:	9300      	str	r3, [sp, #0]
 8002928:	2302      	movs	r3, #2
 800292a:	221e      	movs	r2, #30
 800292c:	21d5      	movs	r1, #213	@ 0xd5
 800292e:	4620      	mov	r0, r4
 8002930:	f7fe f9d2 	bl	8000cd8 <HAL_I2C_Mem_Read>
	  printf("The value is %x\n\r", readreg);
 8002934:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8002938:	480a      	ldr	r0, [pc, #40]	@ (8002964 <main+0x19c>)
 800293a:	f000 f905 	bl	8002b48 <iprintf>
	  printf("the gyro is %x\n\r", readregGyro);
 800293e:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8002942:	4809      	ldr	r0, [pc, #36]	@ (8002968 <main+0x1a0>)
 8002944:	f000 f900 	bl	8002b48 <iprintf>
	  readreg = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	f88d 3017 	strb.w	r3, [sp, #23]
	  HAL_Delay(500);
 800294e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002952:	f7fd fd19 	bl	8000388 <HAL_Delay>
  while (1)
 8002956:	e7d3      	b.n	8002900 <main+0x138>
 8002958:	20000180 	.word	0x20000180
 800295c:	08003b24 	.word	0x08003b24
 8002960:	2000012c 	.word	0x2000012c
 8002964:	08003b7c 	.word	0x08003b7c
 8002968:	08003b90 	.word	0x08003b90

0800296c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800296c:	480d      	ldr	r0, [pc, #52]	@ (80029a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800296e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002970:	f7ff fe92 	bl	8002698 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002974:	480c      	ldr	r0, [pc, #48]	@ (80029a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002976:	490d      	ldr	r1, [pc, #52]	@ (80029ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002978:	4a0d      	ldr	r2, [pc, #52]	@ (80029b0 <LoopForever+0xe>)
  movs r3, #0
 800297a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800297c:	e002      	b.n	8002984 <LoopCopyDataInit>

0800297e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800297e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002980:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002982:	3304      	adds	r3, #4

08002984 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002984:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002986:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002988:	d3f9      	bcc.n	800297e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800298a:	4a0a      	ldr	r2, [pc, #40]	@ (80029b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800298c:	4c0a      	ldr	r4, [pc, #40]	@ (80029b8 <LoopForever+0x16>)
  movs r3, #0
 800298e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002990:	e001      	b.n	8002996 <LoopFillZerobss>

08002992 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002992:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002994:	3204      	adds	r2, #4

08002996 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002996:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002998:	d3fb      	bcc.n	8002992 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800299a:	f000 f97f 	bl	8002c9c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800299e:	f7ff ff13 	bl	80027c8 <main>

080029a2 <LoopForever>:

LoopForever:
    b LoopForever
 80029a2:	e7fe      	b.n	80029a2 <LoopForever>
  ldr   r0, =_estack
 80029a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80029b0:	08003be4 	.word	0x08003be4
  ldr r2, =_sbss
 80029b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80029b8:	200002dc 	.word	0x200002dc

080029bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029bc:	e7fe      	b.n	80029bc <ADC1_2_IRQHandler>
	...

080029c0 <std>:
 80029c0:	2300      	movs	r3, #0
 80029c2:	b510      	push	{r4, lr}
 80029c4:	4604      	mov	r4, r0
 80029c6:	e9c0 3300 	strd	r3, r3, [r0]
 80029ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029ce:	6083      	str	r3, [r0, #8]
 80029d0:	8181      	strh	r1, [r0, #12]
 80029d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80029d4:	81c2      	strh	r2, [r0, #14]
 80029d6:	6183      	str	r3, [r0, #24]
 80029d8:	4619      	mov	r1, r3
 80029da:	2208      	movs	r2, #8
 80029dc:	305c      	adds	r0, #92	@ 0x5c
 80029de:	f000 f909 	bl	8002bf4 <memset>
 80029e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <std+0x58>)
 80029e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80029e6:	4b0d      	ldr	r3, [pc, #52]	@ (8002a1c <std+0x5c>)
 80029e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80029ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002a20 <std+0x60>)
 80029ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80029ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002a24 <std+0x64>)
 80029f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80029f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a28 <std+0x68>)
 80029f4:	6224      	str	r4, [r4, #32]
 80029f6:	429c      	cmp	r4, r3
 80029f8:	d006      	beq.n	8002a08 <std+0x48>
 80029fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80029fe:	4294      	cmp	r4, r2
 8002a00:	d002      	beq.n	8002a08 <std+0x48>
 8002a02:	33d0      	adds	r3, #208	@ 0xd0
 8002a04:	429c      	cmp	r4, r3
 8002a06:	d105      	bne.n	8002a14 <std+0x54>
 8002a08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a10:	f000 b968 	b.w	8002ce4 <__retarget_lock_init_recursive>
 8002a14:	bd10      	pop	{r4, pc}
 8002a16:	bf00      	nop
 8002a18:	08002b6d 	.word	0x08002b6d
 8002a1c:	08002b8f 	.word	0x08002b8f
 8002a20:	08002bc7 	.word	0x08002bc7
 8002a24:	08002bed 	.word	0x08002bed
 8002a28:	20000190 	.word	0x20000190

08002a2c <stdio_exit_handler>:
 8002a2c:	4a02      	ldr	r2, [pc, #8]	@ (8002a38 <stdio_exit_handler+0xc>)
 8002a2e:	4903      	ldr	r1, [pc, #12]	@ (8002a3c <stdio_exit_handler+0x10>)
 8002a30:	4803      	ldr	r0, [pc, #12]	@ (8002a40 <stdio_exit_handler+0x14>)
 8002a32:	f000 b86b 	b.w	8002b0c <_fwalk_sglue>
 8002a36:	bf00      	nop
 8002a38:	2000000c 	.word	0x2000000c
 8002a3c:	08003581 	.word	0x08003581
 8002a40:	2000001c 	.word	0x2000001c

08002a44 <cleanup_stdio>:
 8002a44:	6841      	ldr	r1, [r0, #4]
 8002a46:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <cleanup_stdio+0x34>)
 8002a48:	4299      	cmp	r1, r3
 8002a4a:	b510      	push	{r4, lr}
 8002a4c:	4604      	mov	r4, r0
 8002a4e:	d001      	beq.n	8002a54 <cleanup_stdio+0x10>
 8002a50:	f000 fd96 	bl	8003580 <_fflush_r>
 8002a54:	68a1      	ldr	r1, [r4, #8]
 8002a56:	4b09      	ldr	r3, [pc, #36]	@ (8002a7c <cleanup_stdio+0x38>)
 8002a58:	4299      	cmp	r1, r3
 8002a5a:	d002      	beq.n	8002a62 <cleanup_stdio+0x1e>
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f000 fd8f 	bl	8003580 <_fflush_r>
 8002a62:	68e1      	ldr	r1, [r4, #12]
 8002a64:	4b06      	ldr	r3, [pc, #24]	@ (8002a80 <cleanup_stdio+0x3c>)
 8002a66:	4299      	cmp	r1, r3
 8002a68:	d004      	beq.n	8002a74 <cleanup_stdio+0x30>
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a70:	f000 bd86 	b.w	8003580 <_fflush_r>
 8002a74:	bd10      	pop	{r4, pc}
 8002a76:	bf00      	nop
 8002a78:	20000190 	.word	0x20000190
 8002a7c:	200001f8 	.word	0x200001f8
 8002a80:	20000260 	.word	0x20000260

08002a84 <global_stdio_init.part.0>:
 8002a84:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab8 <global_stdio_init.part.0+0x34>)
 8002a86:	4a0d      	ldr	r2, [pc, #52]	@ (8002abc <global_stdio_init.part.0+0x38>)
 8002a88:	480d      	ldr	r0, [pc, #52]	@ (8002ac0 <global_stdio_init.part.0+0x3c>)
 8002a8a:	b510      	push	{r4, lr}
 8002a8c:	2104      	movs	r1, #4
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f7ff ff95 	bl	80029c0 <std>
 8002a96:	4b0a      	ldr	r3, [pc, #40]	@ (8002ac0 <global_stdio_init.part.0+0x3c>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	461c      	mov	r4, r3
 8002a9c:	2109      	movs	r1, #9
 8002a9e:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8002aa2:	f7ff ff8d 	bl	80029c0 <std>
 8002aa6:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002aaa:	2202      	movs	r2, #2
 8002aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ab0:	2112      	movs	r1, #18
 8002ab2:	f7ff bf85 	b.w	80029c0 <std>
 8002ab6:	bf00      	nop
 8002ab8:	200002c8 	.word	0x200002c8
 8002abc:	08002a2d 	.word	0x08002a2d
 8002ac0:	20000190 	.word	0x20000190

08002ac4 <__sfp_lock_acquire>:
 8002ac4:	4801      	ldr	r0, [pc, #4]	@ (8002acc <__sfp_lock_acquire+0x8>)
 8002ac6:	f000 b90e 	b.w	8002ce6 <__retarget_lock_acquire_recursive>
 8002aca:	bf00      	nop
 8002acc:	200002d1 	.word	0x200002d1

08002ad0 <__sfp_lock_release>:
 8002ad0:	4801      	ldr	r0, [pc, #4]	@ (8002ad8 <__sfp_lock_release+0x8>)
 8002ad2:	f000 b909 	b.w	8002ce8 <__retarget_lock_release_recursive>
 8002ad6:	bf00      	nop
 8002ad8:	200002d1 	.word	0x200002d1

08002adc <__sinit>:
 8002adc:	b510      	push	{r4, lr}
 8002ade:	4604      	mov	r4, r0
 8002ae0:	f7ff fff0 	bl	8002ac4 <__sfp_lock_acquire>
 8002ae4:	6a23      	ldr	r3, [r4, #32]
 8002ae6:	b11b      	cbz	r3, 8002af0 <__sinit+0x14>
 8002ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002aec:	f7ff bff0 	b.w	8002ad0 <__sfp_lock_release>
 8002af0:	4b04      	ldr	r3, [pc, #16]	@ (8002b04 <__sinit+0x28>)
 8002af2:	6223      	str	r3, [r4, #32]
 8002af4:	4b04      	ldr	r3, [pc, #16]	@ (8002b08 <__sinit+0x2c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d1f5      	bne.n	8002ae8 <__sinit+0xc>
 8002afc:	f7ff ffc2 	bl	8002a84 <global_stdio_init.part.0>
 8002b00:	e7f2      	b.n	8002ae8 <__sinit+0xc>
 8002b02:	bf00      	nop
 8002b04:	08002a45 	.word	0x08002a45
 8002b08:	200002c8 	.word	0x200002c8

08002b0c <_fwalk_sglue>:
 8002b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b10:	4607      	mov	r7, r0
 8002b12:	4688      	mov	r8, r1
 8002b14:	4614      	mov	r4, r2
 8002b16:	2600      	movs	r6, #0
 8002b18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b1c:	f1b9 0901 	subs.w	r9, r9, #1
 8002b20:	d505      	bpl.n	8002b2e <_fwalk_sglue+0x22>
 8002b22:	6824      	ldr	r4, [r4, #0]
 8002b24:	2c00      	cmp	r4, #0
 8002b26:	d1f7      	bne.n	8002b18 <_fwalk_sglue+0xc>
 8002b28:	4630      	mov	r0, r6
 8002b2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b2e:	89ab      	ldrh	r3, [r5, #12]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d907      	bls.n	8002b44 <_fwalk_sglue+0x38>
 8002b34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	d003      	beq.n	8002b44 <_fwalk_sglue+0x38>
 8002b3c:	4629      	mov	r1, r5
 8002b3e:	4638      	mov	r0, r7
 8002b40:	47c0      	blx	r8
 8002b42:	4306      	orrs	r6, r0
 8002b44:	3568      	adds	r5, #104	@ 0x68
 8002b46:	e7e9      	b.n	8002b1c <_fwalk_sglue+0x10>

08002b48 <iprintf>:
 8002b48:	b40f      	push	{r0, r1, r2, r3}
 8002b4a:	b507      	push	{r0, r1, r2, lr}
 8002b4c:	4906      	ldr	r1, [pc, #24]	@ (8002b68 <iprintf+0x20>)
 8002b4e:	ab04      	add	r3, sp, #16
 8002b50:	6808      	ldr	r0, [r1, #0]
 8002b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b56:	6881      	ldr	r1, [r0, #8]
 8002b58:	9301      	str	r3, [sp, #4]
 8002b5a:	f000 f9e9 	bl	8002f30 <_vfiprintf_r>
 8002b5e:	b003      	add	sp, #12
 8002b60:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b64:	b004      	add	sp, #16
 8002b66:	4770      	bx	lr
 8002b68:	20000018 	.word	0x20000018

08002b6c <__sread>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	460c      	mov	r4, r1
 8002b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b74:	f000 f868 	bl	8002c48 <_read_r>
 8002b78:	2800      	cmp	r0, #0
 8002b7a:	bfab      	itete	ge
 8002b7c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002b7e:	89a3      	ldrhlt	r3, [r4, #12]
 8002b80:	181b      	addge	r3, r3, r0
 8002b82:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002b86:	bfac      	ite	ge
 8002b88:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002b8a:	81a3      	strhlt	r3, [r4, #12]
 8002b8c:	bd10      	pop	{r4, pc}

08002b8e <__swrite>:
 8002b8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b92:	461f      	mov	r7, r3
 8002b94:	898b      	ldrh	r3, [r1, #12]
 8002b96:	05db      	lsls	r3, r3, #23
 8002b98:	4605      	mov	r5, r0
 8002b9a:	460c      	mov	r4, r1
 8002b9c:	4616      	mov	r6, r2
 8002b9e:	d505      	bpl.n	8002bac <__swrite+0x1e>
 8002ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ba4:	2302      	movs	r3, #2
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f000 f83c 	bl	8002c24 <_lseek_r>
 8002bac:	89a3      	ldrh	r3, [r4, #12]
 8002bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bb2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bb6:	81a3      	strh	r3, [r4, #12]
 8002bb8:	4632      	mov	r2, r6
 8002bba:	463b      	mov	r3, r7
 8002bbc:	4628      	mov	r0, r5
 8002bbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002bc2:	f000 b853 	b.w	8002c6c <_write_r>

08002bc6 <__sseek>:
 8002bc6:	b510      	push	{r4, lr}
 8002bc8:	460c      	mov	r4, r1
 8002bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bce:	f000 f829 	bl	8002c24 <_lseek_r>
 8002bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002bd6:	1c42      	adds	r2, r0, #1
 8002bd8:	bf0b      	itete	eq
 8002bda:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002bde:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002be2:	81a3      	strheq	r3, [r4, #12]
 8002be4:	81a3      	strhne	r3, [r4, #12]
 8002be6:	bf18      	it	ne
 8002be8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002bea:	bd10      	pop	{r4, pc}

08002bec <__sclose>:
 8002bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bf0:	f000 b808 	b.w	8002c04 <_close_r>

08002bf4 <memset>:
 8002bf4:	4402      	add	r2, r0
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d100      	bne.n	8002bfe <memset+0xa>
 8002bfc:	4770      	bx	lr
 8002bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8002c02:	e7f9      	b.n	8002bf8 <memset+0x4>

08002c04 <_close_r>:
 8002c04:	b538      	push	{r3, r4, r5, lr}
 8002c06:	4d06      	ldr	r5, [pc, #24]	@ (8002c20 <_close_r+0x1c>)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	4604      	mov	r4, r0
 8002c0c:	4608      	mov	r0, r1
 8002c0e:	602b      	str	r3, [r5, #0]
 8002c10:	f7ff fd12 	bl	8002638 <_close>
 8002c14:	1c43      	adds	r3, r0, #1
 8002c16:	d102      	bne.n	8002c1e <_close_r+0x1a>
 8002c18:	682b      	ldr	r3, [r5, #0]
 8002c1a:	b103      	cbz	r3, 8002c1e <_close_r+0x1a>
 8002c1c:	6023      	str	r3, [r4, #0]
 8002c1e:	bd38      	pop	{r3, r4, r5, pc}
 8002c20:	200002cc 	.word	0x200002cc

08002c24 <_lseek_r>:
 8002c24:	b538      	push	{r3, r4, r5, lr}
 8002c26:	4d07      	ldr	r5, [pc, #28]	@ (8002c44 <_lseek_r+0x20>)
 8002c28:	4604      	mov	r4, r0
 8002c2a:	4608      	mov	r0, r1
 8002c2c:	4611      	mov	r1, r2
 8002c2e:	2200      	movs	r2, #0
 8002c30:	602a      	str	r2, [r5, #0]
 8002c32:	461a      	mov	r2, r3
 8002c34:	f7ff fd0a 	bl	800264c <_lseek>
 8002c38:	1c43      	adds	r3, r0, #1
 8002c3a:	d102      	bne.n	8002c42 <_lseek_r+0x1e>
 8002c3c:	682b      	ldr	r3, [r5, #0]
 8002c3e:	b103      	cbz	r3, 8002c42 <_lseek_r+0x1e>
 8002c40:	6023      	str	r3, [r4, #0]
 8002c42:	bd38      	pop	{r3, r4, r5, pc}
 8002c44:	200002cc 	.word	0x200002cc

08002c48 <_read_r>:
 8002c48:	b538      	push	{r3, r4, r5, lr}
 8002c4a:	4d07      	ldr	r5, [pc, #28]	@ (8002c68 <_read_r+0x20>)
 8002c4c:	4604      	mov	r4, r0
 8002c4e:	4608      	mov	r0, r1
 8002c50:	4611      	mov	r1, r2
 8002c52:	2200      	movs	r2, #0
 8002c54:	602a      	str	r2, [r5, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	f7ff fcd0 	bl	80025fc <_read>
 8002c5c:	1c43      	adds	r3, r0, #1
 8002c5e:	d102      	bne.n	8002c66 <_read_r+0x1e>
 8002c60:	682b      	ldr	r3, [r5, #0]
 8002c62:	b103      	cbz	r3, 8002c66 <_read_r+0x1e>
 8002c64:	6023      	str	r3, [r4, #0]
 8002c66:	bd38      	pop	{r3, r4, r5, pc}
 8002c68:	200002cc 	.word	0x200002cc

08002c6c <_write_r>:
 8002c6c:	b538      	push	{r3, r4, r5, lr}
 8002c6e:	4d07      	ldr	r5, [pc, #28]	@ (8002c8c <_write_r+0x20>)
 8002c70:	4604      	mov	r4, r0
 8002c72:	4608      	mov	r0, r1
 8002c74:	4611      	mov	r1, r2
 8002c76:	2200      	movs	r2, #0
 8002c78:	602a      	str	r2, [r5, #0]
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	f7ff fcce 	bl	800261c <_write>
 8002c80:	1c43      	adds	r3, r0, #1
 8002c82:	d102      	bne.n	8002c8a <_write_r+0x1e>
 8002c84:	682b      	ldr	r3, [r5, #0]
 8002c86:	b103      	cbz	r3, 8002c8a <_write_r+0x1e>
 8002c88:	6023      	str	r3, [r4, #0]
 8002c8a:	bd38      	pop	{r3, r4, r5, pc}
 8002c8c:	200002cc 	.word	0x200002cc

08002c90 <__errno>:
 8002c90:	4b01      	ldr	r3, [pc, #4]	@ (8002c98 <__errno+0x8>)
 8002c92:	6818      	ldr	r0, [r3, #0]
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	20000018 	.word	0x20000018

08002c9c <__libc_init_array>:
 8002c9c:	b570      	push	{r4, r5, r6, lr}
 8002c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cd4 <__libc_init_array+0x38>)
 8002ca0:	4d0d      	ldr	r5, [pc, #52]	@ (8002cd8 <__libc_init_array+0x3c>)
 8002ca2:	1b5b      	subs	r3, r3, r5
 8002ca4:	109c      	asrs	r4, r3, #2
 8002ca6:	2600      	movs	r6, #0
 8002ca8:	42a6      	cmp	r6, r4
 8002caa:	d109      	bne.n	8002cc0 <__libc_init_array+0x24>
 8002cac:	f000 ff2e 	bl	8003b0c <_init>
 8002cb0:	4d0a      	ldr	r5, [pc, #40]	@ (8002cdc <__libc_init_array+0x40>)
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <__libc_init_array+0x44>)
 8002cb4:	1b5b      	subs	r3, r3, r5
 8002cb6:	109c      	asrs	r4, r3, #2
 8002cb8:	2600      	movs	r6, #0
 8002cba:	42a6      	cmp	r6, r4
 8002cbc:	d105      	bne.n	8002cca <__libc_init_array+0x2e>
 8002cbe:	bd70      	pop	{r4, r5, r6, pc}
 8002cc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc4:	4798      	blx	r3
 8002cc6:	3601      	adds	r6, #1
 8002cc8:	e7ee      	b.n	8002ca8 <__libc_init_array+0xc>
 8002cca:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cce:	4798      	blx	r3
 8002cd0:	3601      	adds	r6, #1
 8002cd2:	e7f2      	b.n	8002cba <__libc_init_array+0x1e>
 8002cd4:	08003bdc 	.word	0x08003bdc
 8002cd8:	08003bdc 	.word	0x08003bdc
 8002cdc:	08003bdc 	.word	0x08003bdc
 8002ce0:	08003be0 	.word	0x08003be0

08002ce4 <__retarget_lock_init_recursive>:
 8002ce4:	4770      	bx	lr

08002ce6 <__retarget_lock_acquire_recursive>:
 8002ce6:	4770      	bx	lr

08002ce8 <__retarget_lock_release_recursive>:
 8002ce8:	4770      	bx	lr
	...

08002cec <_free_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	4605      	mov	r5, r0
 8002cf0:	2900      	cmp	r1, #0
 8002cf2:	d041      	beq.n	8002d78 <_free_r+0x8c>
 8002cf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf8:	1f0c      	subs	r4, r1, #4
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	bfb8      	it	lt
 8002cfe:	18e4      	addlt	r4, r4, r3
 8002d00:	f000 f8e0 	bl	8002ec4 <__malloc_lock>
 8002d04:	4a1d      	ldr	r2, [pc, #116]	@ (8002d7c <_free_r+0x90>)
 8002d06:	6813      	ldr	r3, [r2, #0]
 8002d08:	b933      	cbnz	r3, 8002d18 <_free_r+0x2c>
 8002d0a:	6063      	str	r3, [r4, #4]
 8002d0c:	6014      	str	r4, [r2, #0]
 8002d0e:	4628      	mov	r0, r5
 8002d10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d14:	f000 b8dc 	b.w	8002ed0 <__malloc_unlock>
 8002d18:	42a3      	cmp	r3, r4
 8002d1a:	d908      	bls.n	8002d2e <_free_r+0x42>
 8002d1c:	6820      	ldr	r0, [r4, #0]
 8002d1e:	1821      	adds	r1, r4, r0
 8002d20:	428b      	cmp	r3, r1
 8002d22:	bf01      	itttt	eq
 8002d24:	6819      	ldreq	r1, [r3, #0]
 8002d26:	685b      	ldreq	r3, [r3, #4]
 8002d28:	1809      	addeq	r1, r1, r0
 8002d2a:	6021      	streq	r1, [r4, #0]
 8002d2c:	e7ed      	b.n	8002d0a <_free_r+0x1e>
 8002d2e:	461a      	mov	r2, r3
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	b10b      	cbz	r3, 8002d38 <_free_r+0x4c>
 8002d34:	42a3      	cmp	r3, r4
 8002d36:	d9fa      	bls.n	8002d2e <_free_r+0x42>
 8002d38:	6811      	ldr	r1, [r2, #0]
 8002d3a:	1850      	adds	r0, r2, r1
 8002d3c:	42a0      	cmp	r0, r4
 8002d3e:	d10b      	bne.n	8002d58 <_free_r+0x6c>
 8002d40:	6820      	ldr	r0, [r4, #0]
 8002d42:	4401      	add	r1, r0
 8002d44:	1850      	adds	r0, r2, r1
 8002d46:	4283      	cmp	r3, r0
 8002d48:	6011      	str	r1, [r2, #0]
 8002d4a:	d1e0      	bne.n	8002d0e <_free_r+0x22>
 8002d4c:	6818      	ldr	r0, [r3, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	6053      	str	r3, [r2, #4]
 8002d52:	4408      	add	r0, r1
 8002d54:	6010      	str	r0, [r2, #0]
 8002d56:	e7da      	b.n	8002d0e <_free_r+0x22>
 8002d58:	d902      	bls.n	8002d60 <_free_r+0x74>
 8002d5a:	230c      	movs	r3, #12
 8002d5c:	602b      	str	r3, [r5, #0]
 8002d5e:	e7d6      	b.n	8002d0e <_free_r+0x22>
 8002d60:	6820      	ldr	r0, [r4, #0]
 8002d62:	1821      	adds	r1, r4, r0
 8002d64:	428b      	cmp	r3, r1
 8002d66:	bf04      	itt	eq
 8002d68:	6819      	ldreq	r1, [r3, #0]
 8002d6a:	685b      	ldreq	r3, [r3, #4]
 8002d6c:	6063      	str	r3, [r4, #4]
 8002d6e:	bf04      	itt	eq
 8002d70:	1809      	addeq	r1, r1, r0
 8002d72:	6021      	streq	r1, [r4, #0]
 8002d74:	6054      	str	r4, [r2, #4]
 8002d76:	e7ca      	b.n	8002d0e <_free_r+0x22>
 8002d78:	bd38      	pop	{r3, r4, r5, pc}
 8002d7a:	bf00      	nop
 8002d7c:	200002d8 	.word	0x200002d8

08002d80 <sbrk_aligned>:
 8002d80:	b570      	push	{r4, r5, r6, lr}
 8002d82:	4e0f      	ldr	r6, [pc, #60]	@ (8002dc0 <sbrk_aligned+0x40>)
 8002d84:	460c      	mov	r4, r1
 8002d86:	6831      	ldr	r1, [r6, #0]
 8002d88:	4605      	mov	r5, r0
 8002d8a:	b911      	cbnz	r1, 8002d92 <sbrk_aligned+0x12>
 8002d8c:	f000 fcb2 	bl	80036f4 <_sbrk_r>
 8002d90:	6030      	str	r0, [r6, #0]
 8002d92:	4621      	mov	r1, r4
 8002d94:	4628      	mov	r0, r5
 8002d96:	f000 fcad 	bl	80036f4 <_sbrk_r>
 8002d9a:	1c43      	adds	r3, r0, #1
 8002d9c:	d103      	bne.n	8002da6 <sbrk_aligned+0x26>
 8002d9e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002da2:	4620      	mov	r0, r4
 8002da4:	bd70      	pop	{r4, r5, r6, pc}
 8002da6:	1cc4      	adds	r4, r0, #3
 8002da8:	f024 0403 	bic.w	r4, r4, #3
 8002dac:	42a0      	cmp	r0, r4
 8002dae:	d0f8      	beq.n	8002da2 <sbrk_aligned+0x22>
 8002db0:	1a21      	subs	r1, r4, r0
 8002db2:	4628      	mov	r0, r5
 8002db4:	f000 fc9e 	bl	80036f4 <_sbrk_r>
 8002db8:	3001      	adds	r0, #1
 8002dba:	d1f2      	bne.n	8002da2 <sbrk_aligned+0x22>
 8002dbc:	e7ef      	b.n	8002d9e <sbrk_aligned+0x1e>
 8002dbe:	bf00      	nop
 8002dc0:	200002d4 	.word	0x200002d4

08002dc4 <_malloc_r>:
 8002dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002dc8:	1ccd      	adds	r5, r1, #3
 8002dca:	f025 0503 	bic.w	r5, r5, #3
 8002dce:	3508      	adds	r5, #8
 8002dd0:	2d0c      	cmp	r5, #12
 8002dd2:	bf38      	it	cc
 8002dd4:	250c      	movcc	r5, #12
 8002dd6:	2d00      	cmp	r5, #0
 8002dd8:	4606      	mov	r6, r0
 8002dda:	db01      	blt.n	8002de0 <_malloc_r+0x1c>
 8002ddc:	42a9      	cmp	r1, r5
 8002dde:	d904      	bls.n	8002dea <_malloc_r+0x26>
 8002de0:	230c      	movs	r3, #12
 8002de2:	6033      	str	r3, [r6, #0]
 8002de4:	2000      	movs	r0, #0
 8002de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ec0 <_malloc_r+0xfc>
 8002dee:	f000 f869 	bl	8002ec4 <__malloc_lock>
 8002df2:	f8d8 3000 	ldr.w	r3, [r8]
 8002df6:	461c      	mov	r4, r3
 8002df8:	bb44      	cbnz	r4, 8002e4c <_malloc_r+0x88>
 8002dfa:	4629      	mov	r1, r5
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	f7ff ffbf 	bl	8002d80 <sbrk_aligned>
 8002e02:	1c43      	adds	r3, r0, #1
 8002e04:	4604      	mov	r4, r0
 8002e06:	d158      	bne.n	8002eba <_malloc_r+0xf6>
 8002e08:	f8d8 4000 	ldr.w	r4, [r8]
 8002e0c:	4627      	mov	r7, r4
 8002e0e:	2f00      	cmp	r7, #0
 8002e10:	d143      	bne.n	8002e9a <_malloc_r+0xd6>
 8002e12:	2c00      	cmp	r4, #0
 8002e14:	d04b      	beq.n	8002eae <_malloc_r+0xea>
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	4639      	mov	r1, r7
 8002e1a:	4630      	mov	r0, r6
 8002e1c:	eb04 0903 	add.w	r9, r4, r3
 8002e20:	f000 fc68 	bl	80036f4 <_sbrk_r>
 8002e24:	4581      	cmp	r9, r0
 8002e26:	d142      	bne.n	8002eae <_malloc_r+0xea>
 8002e28:	6821      	ldr	r1, [r4, #0]
 8002e2a:	1a6d      	subs	r5, r5, r1
 8002e2c:	4629      	mov	r1, r5
 8002e2e:	4630      	mov	r0, r6
 8002e30:	f7ff ffa6 	bl	8002d80 <sbrk_aligned>
 8002e34:	3001      	adds	r0, #1
 8002e36:	d03a      	beq.n	8002eae <_malloc_r+0xea>
 8002e38:	6823      	ldr	r3, [r4, #0]
 8002e3a:	442b      	add	r3, r5
 8002e3c:	6023      	str	r3, [r4, #0]
 8002e3e:	f8d8 3000 	ldr.w	r3, [r8]
 8002e42:	685a      	ldr	r2, [r3, #4]
 8002e44:	bb62      	cbnz	r2, 8002ea0 <_malloc_r+0xdc>
 8002e46:	f8c8 7000 	str.w	r7, [r8]
 8002e4a:	e00f      	b.n	8002e6c <_malloc_r+0xa8>
 8002e4c:	6822      	ldr	r2, [r4, #0]
 8002e4e:	1b52      	subs	r2, r2, r5
 8002e50:	d420      	bmi.n	8002e94 <_malloc_r+0xd0>
 8002e52:	2a0b      	cmp	r2, #11
 8002e54:	d917      	bls.n	8002e86 <_malloc_r+0xc2>
 8002e56:	1961      	adds	r1, r4, r5
 8002e58:	42a3      	cmp	r3, r4
 8002e5a:	6025      	str	r5, [r4, #0]
 8002e5c:	bf18      	it	ne
 8002e5e:	6059      	strne	r1, [r3, #4]
 8002e60:	6863      	ldr	r3, [r4, #4]
 8002e62:	bf08      	it	eq
 8002e64:	f8c8 1000 	streq.w	r1, [r8]
 8002e68:	5162      	str	r2, [r4, r5]
 8002e6a:	604b      	str	r3, [r1, #4]
 8002e6c:	4630      	mov	r0, r6
 8002e6e:	f000 f82f 	bl	8002ed0 <__malloc_unlock>
 8002e72:	f104 000b 	add.w	r0, r4, #11
 8002e76:	1d23      	adds	r3, r4, #4
 8002e78:	f020 0007 	bic.w	r0, r0, #7
 8002e7c:	1ac2      	subs	r2, r0, r3
 8002e7e:	bf1c      	itt	ne
 8002e80:	1a1b      	subne	r3, r3, r0
 8002e82:	50a3      	strne	r3, [r4, r2]
 8002e84:	e7af      	b.n	8002de6 <_malloc_r+0x22>
 8002e86:	6862      	ldr	r2, [r4, #4]
 8002e88:	42a3      	cmp	r3, r4
 8002e8a:	bf0c      	ite	eq
 8002e8c:	f8c8 2000 	streq.w	r2, [r8]
 8002e90:	605a      	strne	r2, [r3, #4]
 8002e92:	e7eb      	b.n	8002e6c <_malloc_r+0xa8>
 8002e94:	4623      	mov	r3, r4
 8002e96:	6864      	ldr	r4, [r4, #4]
 8002e98:	e7ae      	b.n	8002df8 <_malloc_r+0x34>
 8002e9a:	463c      	mov	r4, r7
 8002e9c:	687f      	ldr	r7, [r7, #4]
 8002e9e:	e7b6      	b.n	8002e0e <_malloc_r+0x4a>
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	42a3      	cmp	r3, r4
 8002ea6:	d1fb      	bne.n	8002ea0 <_malloc_r+0xdc>
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	6053      	str	r3, [r2, #4]
 8002eac:	e7de      	b.n	8002e6c <_malloc_r+0xa8>
 8002eae:	230c      	movs	r3, #12
 8002eb0:	6033      	str	r3, [r6, #0]
 8002eb2:	4630      	mov	r0, r6
 8002eb4:	f000 f80c 	bl	8002ed0 <__malloc_unlock>
 8002eb8:	e794      	b.n	8002de4 <_malloc_r+0x20>
 8002eba:	6005      	str	r5, [r0, #0]
 8002ebc:	e7d6      	b.n	8002e6c <_malloc_r+0xa8>
 8002ebe:	bf00      	nop
 8002ec0:	200002d8 	.word	0x200002d8

08002ec4 <__malloc_lock>:
 8002ec4:	4801      	ldr	r0, [pc, #4]	@ (8002ecc <__malloc_lock+0x8>)
 8002ec6:	f7ff bf0e 	b.w	8002ce6 <__retarget_lock_acquire_recursive>
 8002eca:	bf00      	nop
 8002ecc:	200002d0 	.word	0x200002d0

08002ed0 <__malloc_unlock>:
 8002ed0:	4801      	ldr	r0, [pc, #4]	@ (8002ed8 <__malloc_unlock+0x8>)
 8002ed2:	f7ff bf09 	b.w	8002ce8 <__retarget_lock_release_recursive>
 8002ed6:	bf00      	nop
 8002ed8:	200002d0 	.word	0x200002d0

08002edc <__sfputc_r>:
 8002edc:	6893      	ldr	r3, [r2, #8]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	b410      	push	{r4}
 8002ee4:	6093      	str	r3, [r2, #8]
 8002ee6:	da08      	bge.n	8002efa <__sfputc_r+0x1e>
 8002ee8:	6994      	ldr	r4, [r2, #24]
 8002eea:	42a3      	cmp	r3, r4
 8002eec:	db01      	blt.n	8002ef2 <__sfputc_r+0x16>
 8002eee:	290a      	cmp	r1, #10
 8002ef0:	d103      	bne.n	8002efa <__sfputc_r+0x1e>
 8002ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ef6:	f000 bb6b 	b.w	80035d0 <__swbuf_r>
 8002efa:	6813      	ldr	r3, [r2, #0]
 8002efc:	1c58      	adds	r0, r3, #1
 8002efe:	6010      	str	r0, [r2, #0]
 8002f00:	7019      	strb	r1, [r3, #0]
 8002f02:	4608      	mov	r0, r1
 8002f04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <__sfputs_r>:
 8002f0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f0c:	4606      	mov	r6, r0
 8002f0e:	460f      	mov	r7, r1
 8002f10:	4614      	mov	r4, r2
 8002f12:	18d5      	adds	r5, r2, r3
 8002f14:	42ac      	cmp	r4, r5
 8002f16:	d101      	bne.n	8002f1c <__sfputs_r+0x12>
 8002f18:	2000      	movs	r0, #0
 8002f1a:	e007      	b.n	8002f2c <__sfputs_r+0x22>
 8002f1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f20:	463a      	mov	r2, r7
 8002f22:	4630      	mov	r0, r6
 8002f24:	f7ff ffda 	bl	8002edc <__sfputc_r>
 8002f28:	1c43      	adds	r3, r0, #1
 8002f2a:	d1f3      	bne.n	8002f14 <__sfputs_r+0xa>
 8002f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f30 <_vfiprintf_r>:
 8002f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f34:	460d      	mov	r5, r1
 8002f36:	b09d      	sub	sp, #116	@ 0x74
 8002f38:	4614      	mov	r4, r2
 8002f3a:	4698      	mov	r8, r3
 8002f3c:	4606      	mov	r6, r0
 8002f3e:	b118      	cbz	r0, 8002f48 <_vfiprintf_r+0x18>
 8002f40:	6a03      	ldr	r3, [r0, #32]
 8002f42:	b90b      	cbnz	r3, 8002f48 <_vfiprintf_r+0x18>
 8002f44:	f7ff fdca 	bl	8002adc <__sinit>
 8002f48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f4a:	07d9      	lsls	r1, r3, #31
 8002f4c:	d405      	bmi.n	8002f5a <_vfiprintf_r+0x2a>
 8002f4e:	89ab      	ldrh	r3, [r5, #12]
 8002f50:	059a      	lsls	r2, r3, #22
 8002f52:	d402      	bmi.n	8002f5a <_vfiprintf_r+0x2a>
 8002f54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f56:	f7ff fec6 	bl	8002ce6 <__retarget_lock_acquire_recursive>
 8002f5a:	89ab      	ldrh	r3, [r5, #12]
 8002f5c:	071b      	lsls	r3, r3, #28
 8002f5e:	d501      	bpl.n	8002f64 <_vfiprintf_r+0x34>
 8002f60:	692b      	ldr	r3, [r5, #16]
 8002f62:	b99b      	cbnz	r3, 8002f8c <_vfiprintf_r+0x5c>
 8002f64:	4629      	mov	r1, r5
 8002f66:	4630      	mov	r0, r6
 8002f68:	f000 fb70 	bl	800364c <__swsetup_r>
 8002f6c:	b170      	cbz	r0, 8002f8c <_vfiprintf_r+0x5c>
 8002f6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002f70:	07dc      	lsls	r4, r3, #31
 8002f72:	d504      	bpl.n	8002f7e <_vfiprintf_r+0x4e>
 8002f74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f78:	b01d      	add	sp, #116	@ 0x74
 8002f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f7e:	89ab      	ldrh	r3, [r5, #12]
 8002f80:	0598      	lsls	r0, r3, #22
 8002f82:	d4f7      	bmi.n	8002f74 <_vfiprintf_r+0x44>
 8002f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f86:	f7ff feaf 	bl	8002ce8 <__retarget_lock_release_recursive>
 8002f8a:	e7f3      	b.n	8002f74 <_vfiprintf_r+0x44>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f90:	2320      	movs	r3, #32
 8002f92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002f96:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f9a:	2330      	movs	r3, #48	@ 0x30
 8002f9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800314c <_vfiprintf_r+0x21c>
 8002fa0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002fa4:	f04f 0901 	mov.w	r9, #1
 8002fa8:	4623      	mov	r3, r4
 8002faa:	469a      	mov	sl, r3
 8002fac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002fb0:	b10a      	cbz	r2, 8002fb6 <_vfiprintf_r+0x86>
 8002fb2:	2a25      	cmp	r2, #37	@ 0x25
 8002fb4:	d1f9      	bne.n	8002faa <_vfiprintf_r+0x7a>
 8002fb6:	ebba 0b04 	subs.w	fp, sl, r4
 8002fba:	d00b      	beq.n	8002fd4 <_vfiprintf_r+0xa4>
 8002fbc:	465b      	mov	r3, fp
 8002fbe:	4622      	mov	r2, r4
 8002fc0:	4629      	mov	r1, r5
 8002fc2:	4630      	mov	r0, r6
 8002fc4:	f7ff ffa1 	bl	8002f0a <__sfputs_r>
 8002fc8:	3001      	adds	r0, #1
 8002fca:	f000 80a7 	beq.w	800311c <_vfiprintf_r+0x1ec>
 8002fce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002fd0:	445a      	add	r2, fp
 8002fd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8002fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 809f 	beq.w	800311c <_vfiprintf_r+0x1ec>
 8002fde:	2300      	movs	r3, #0
 8002fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002fe4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fe8:	f10a 0a01 	add.w	sl, sl, #1
 8002fec:	9304      	str	r3, [sp, #16]
 8002fee:	9307      	str	r3, [sp, #28]
 8002ff0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002ff4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002ff6:	4654      	mov	r4, sl
 8002ff8:	2205      	movs	r2, #5
 8002ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ffe:	4853      	ldr	r0, [pc, #332]	@ (800314c <_vfiprintf_r+0x21c>)
 8003000:	f7fd f8ee 	bl	80001e0 <memchr>
 8003004:	9a04      	ldr	r2, [sp, #16]
 8003006:	b9d8      	cbnz	r0, 8003040 <_vfiprintf_r+0x110>
 8003008:	06d1      	lsls	r1, r2, #27
 800300a:	bf44      	itt	mi
 800300c:	2320      	movmi	r3, #32
 800300e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003012:	0713      	lsls	r3, r2, #28
 8003014:	bf44      	itt	mi
 8003016:	232b      	movmi	r3, #43	@ 0x2b
 8003018:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800301c:	f89a 3000 	ldrb.w	r3, [sl]
 8003020:	2b2a      	cmp	r3, #42	@ 0x2a
 8003022:	d015      	beq.n	8003050 <_vfiprintf_r+0x120>
 8003024:	9a07      	ldr	r2, [sp, #28]
 8003026:	4654      	mov	r4, sl
 8003028:	2000      	movs	r0, #0
 800302a:	f04f 0c0a 	mov.w	ip, #10
 800302e:	4621      	mov	r1, r4
 8003030:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003034:	3b30      	subs	r3, #48	@ 0x30
 8003036:	2b09      	cmp	r3, #9
 8003038:	d94b      	bls.n	80030d2 <_vfiprintf_r+0x1a2>
 800303a:	b1b0      	cbz	r0, 800306a <_vfiprintf_r+0x13a>
 800303c:	9207      	str	r2, [sp, #28]
 800303e:	e014      	b.n	800306a <_vfiprintf_r+0x13a>
 8003040:	eba0 0308 	sub.w	r3, r0, r8
 8003044:	fa09 f303 	lsl.w	r3, r9, r3
 8003048:	4313      	orrs	r3, r2
 800304a:	9304      	str	r3, [sp, #16]
 800304c:	46a2      	mov	sl, r4
 800304e:	e7d2      	b.n	8002ff6 <_vfiprintf_r+0xc6>
 8003050:	9b03      	ldr	r3, [sp, #12]
 8003052:	1d19      	adds	r1, r3, #4
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	9103      	str	r1, [sp, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	bfbb      	ittet	lt
 800305c:	425b      	neglt	r3, r3
 800305e:	f042 0202 	orrlt.w	r2, r2, #2
 8003062:	9307      	strge	r3, [sp, #28]
 8003064:	9307      	strlt	r3, [sp, #28]
 8003066:	bfb8      	it	lt
 8003068:	9204      	strlt	r2, [sp, #16]
 800306a:	7823      	ldrb	r3, [r4, #0]
 800306c:	2b2e      	cmp	r3, #46	@ 0x2e
 800306e:	d10a      	bne.n	8003086 <_vfiprintf_r+0x156>
 8003070:	7863      	ldrb	r3, [r4, #1]
 8003072:	2b2a      	cmp	r3, #42	@ 0x2a
 8003074:	d132      	bne.n	80030dc <_vfiprintf_r+0x1ac>
 8003076:	9b03      	ldr	r3, [sp, #12]
 8003078:	1d1a      	adds	r2, r3, #4
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	9203      	str	r2, [sp, #12]
 800307e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003082:	3402      	adds	r4, #2
 8003084:	9305      	str	r3, [sp, #20]
 8003086:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800315c <_vfiprintf_r+0x22c>
 800308a:	7821      	ldrb	r1, [r4, #0]
 800308c:	2203      	movs	r2, #3
 800308e:	4650      	mov	r0, sl
 8003090:	f7fd f8a6 	bl	80001e0 <memchr>
 8003094:	b138      	cbz	r0, 80030a6 <_vfiprintf_r+0x176>
 8003096:	9b04      	ldr	r3, [sp, #16]
 8003098:	eba0 000a 	sub.w	r0, r0, sl
 800309c:	2240      	movs	r2, #64	@ 0x40
 800309e:	4082      	lsls	r2, r0
 80030a0:	4313      	orrs	r3, r2
 80030a2:	3401      	adds	r4, #1
 80030a4:	9304      	str	r3, [sp, #16]
 80030a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030aa:	4829      	ldr	r0, [pc, #164]	@ (8003150 <_vfiprintf_r+0x220>)
 80030ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80030b0:	2206      	movs	r2, #6
 80030b2:	f7fd f895 	bl	80001e0 <memchr>
 80030b6:	2800      	cmp	r0, #0
 80030b8:	d03f      	beq.n	800313a <_vfiprintf_r+0x20a>
 80030ba:	4b26      	ldr	r3, [pc, #152]	@ (8003154 <_vfiprintf_r+0x224>)
 80030bc:	bb1b      	cbnz	r3, 8003106 <_vfiprintf_r+0x1d6>
 80030be:	9b03      	ldr	r3, [sp, #12]
 80030c0:	3307      	adds	r3, #7
 80030c2:	f023 0307 	bic.w	r3, r3, #7
 80030c6:	3308      	adds	r3, #8
 80030c8:	9303      	str	r3, [sp, #12]
 80030ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030cc:	443b      	add	r3, r7
 80030ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80030d0:	e76a      	b.n	8002fa8 <_vfiprintf_r+0x78>
 80030d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80030d6:	460c      	mov	r4, r1
 80030d8:	2001      	movs	r0, #1
 80030da:	e7a8      	b.n	800302e <_vfiprintf_r+0xfe>
 80030dc:	2300      	movs	r3, #0
 80030de:	3401      	adds	r4, #1
 80030e0:	9305      	str	r3, [sp, #20]
 80030e2:	4619      	mov	r1, r3
 80030e4:	f04f 0c0a 	mov.w	ip, #10
 80030e8:	4620      	mov	r0, r4
 80030ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030ee:	3a30      	subs	r2, #48	@ 0x30
 80030f0:	2a09      	cmp	r2, #9
 80030f2:	d903      	bls.n	80030fc <_vfiprintf_r+0x1cc>
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0c6      	beq.n	8003086 <_vfiprintf_r+0x156>
 80030f8:	9105      	str	r1, [sp, #20]
 80030fa:	e7c4      	b.n	8003086 <_vfiprintf_r+0x156>
 80030fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8003100:	4604      	mov	r4, r0
 8003102:	2301      	movs	r3, #1
 8003104:	e7f0      	b.n	80030e8 <_vfiprintf_r+0x1b8>
 8003106:	ab03      	add	r3, sp, #12
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	462a      	mov	r2, r5
 800310c:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <_vfiprintf_r+0x228>)
 800310e:	a904      	add	r1, sp, #16
 8003110:	4630      	mov	r0, r6
 8003112:	f3af 8000 	nop.w
 8003116:	4607      	mov	r7, r0
 8003118:	1c78      	adds	r0, r7, #1
 800311a:	d1d6      	bne.n	80030ca <_vfiprintf_r+0x19a>
 800311c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800311e:	07d9      	lsls	r1, r3, #31
 8003120:	d405      	bmi.n	800312e <_vfiprintf_r+0x1fe>
 8003122:	89ab      	ldrh	r3, [r5, #12]
 8003124:	059a      	lsls	r2, r3, #22
 8003126:	d402      	bmi.n	800312e <_vfiprintf_r+0x1fe>
 8003128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800312a:	f7ff fddd 	bl	8002ce8 <__retarget_lock_release_recursive>
 800312e:	89ab      	ldrh	r3, [r5, #12]
 8003130:	065b      	lsls	r3, r3, #25
 8003132:	f53f af1f 	bmi.w	8002f74 <_vfiprintf_r+0x44>
 8003136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003138:	e71e      	b.n	8002f78 <_vfiprintf_r+0x48>
 800313a:	ab03      	add	r3, sp, #12
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	462a      	mov	r2, r5
 8003140:	4b05      	ldr	r3, [pc, #20]	@ (8003158 <_vfiprintf_r+0x228>)
 8003142:	a904      	add	r1, sp, #16
 8003144:	4630      	mov	r0, r6
 8003146:	f000 f879 	bl	800323c <_printf_i>
 800314a:	e7e4      	b.n	8003116 <_vfiprintf_r+0x1e6>
 800314c:	08003ba1 	.word	0x08003ba1
 8003150:	08003bab 	.word	0x08003bab
 8003154:	00000000 	.word	0x00000000
 8003158:	08002f0b 	.word	0x08002f0b
 800315c:	08003ba7 	.word	0x08003ba7

08003160 <_printf_common>:
 8003160:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003164:	4616      	mov	r6, r2
 8003166:	4698      	mov	r8, r3
 8003168:	688a      	ldr	r2, [r1, #8]
 800316a:	690b      	ldr	r3, [r1, #16]
 800316c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003170:	4293      	cmp	r3, r2
 8003172:	bfb8      	it	lt
 8003174:	4613      	movlt	r3, r2
 8003176:	6033      	str	r3, [r6, #0]
 8003178:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800317c:	4607      	mov	r7, r0
 800317e:	460c      	mov	r4, r1
 8003180:	b10a      	cbz	r2, 8003186 <_printf_common+0x26>
 8003182:	3301      	adds	r3, #1
 8003184:	6033      	str	r3, [r6, #0]
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	0699      	lsls	r1, r3, #26
 800318a:	bf42      	ittt	mi
 800318c:	6833      	ldrmi	r3, [r6, #0]
 800318e:	3302      	addmi	r3, #2
 8003190:	6033      	strmi	r3, [r6, #0]
 8003192:	6825      	ldr	r5, [r4, #0]
 8003194:	f015 0506 	ands.w	r5, r5, #6
 8003198:	d106      	bne.n	80031a8 <_printf_common+0x48>
 800319a:	f104 0a19 	add.w	sl, r4, #25
 800319e:	68e3      	ldr	r3, [r4, #12]
 80031a0:	6832      	ldr	r2, [r6, #0]
 80031a2:	1a9b      	subs	r3, r3, r2
 80031a4:	42ab      	cmp	r3, r5
 80031a6:	dc26      	bgt.n	80031f6 <_printf_common+0x96>
 80031a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031ac:	6822      	ldr	r2, [r4, #0]
 80031ae:	3b00      	subs	r3, #0
 80031b0:	bf18      	it	ne
 80031b2:	2301      	movne	r3, #1
 80031b4:	0692      	lsls	r2, r2, #26
 80031b6:	d42b      	bmi.n	8003210 <_printf_common+0xb0>
 80031b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031bc:	4641      	mov	r1, r8
 80031be:	4638      	mov	r0, r7
 80031c0:	47c8      	blx	r9
 80031c2:	3001      	adds	r0, #1
 80031c4:	d01e      	beq.n	8003204 <_printf_common+0xa4>
 80031c6:	6823      	ldr	r3, [r4, #0]
 80031c8:	6922      	ldr	r2, [r4, #16]
 80031ca:	f003 0306 	and.w	r3, r3, #6
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	bf02      	ittt	eq
 80031d2:	68e5      	ldreq	r5, [r4, #12]
 80031d4:	6833      	ldreq	r3, [r6, #0]
 80031d6:	1aed      	subeq	r5, r5, r3
 80031d8:	68a3      	ldr	r3, [r4, #8]
 80031da:	bf0c      	ite	eq
 80031dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031e0:	2500      	movne	r5, #0
 80031e2:	4293      	cmp	r3, r2
 80031e4:	bfc4      	itt	gt
 80031e6:	1a9b      	subgt	r3, r3, r2
 80031e8:	18ed      	addgt	r5, r5, r3
 80031ea:	2600      	movs	r6, #0
 80031ec:	341a      	adds	r4, #26
 80031ee:	42b5      	cmp	r5, r6
 80031f0:	d11a      	bne.n	8003228 <_printf_common+0xc8>
 80031f2:	2000      	movs	r0, #0
 80031f4:	e008      	b.n	8003208 <_printf_common+0xa8>
 80031f6:	2301      	movs	r3, #1
 80031f8:	4652      	mov	r2, sl
 80031fa:	4641      	mov	r1, r8
 80031fc:	4638      	mov	r0, r7
 80031fe:	47c8      	blx	r9
 8003200:	3001      	adds	r0, #1
 8003202:	d103      	bne.n	800320c <_printf_common+0xac>
 8003204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800320c:	3501      	adds	r5, #1
 800320e:	e7c6      	b.n	800319e <_printf_common+0x3e>
 8003210:	18e1      	adds	r1, r4, r3
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	2030      	movs	r0, #48	@ 0x30
 8003216:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800321a:	4422      	add	r2, r4
 800321c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003220:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003224:	3302      	adds	r3, #2
 8003226:	e7c7      	b.n	80031b8 <_printf_common+0x58>
 8003228:	2301      	movs	r3, #1
 800322a:	4622      	mov	r2, r4
 800322c:	4641      	mov	r1, r8
 800322e:	4638      	mov	r0, r7
 8003230:	47c8      	blx	r9
 8003232:	3001      	adds	r0, #1
 8003234:	d0e6      	beq.n	8003204 <_printf_common+0xa4>
 8003236:	3601      	adds	r6, #1
 8003238:	e7d9      	b.n	80031ee <_printf_common+0x8e>
	...

0800323c <_printf_i>:
 800323c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003240:	7e0f      	ldrb	r7, [r1, #24]
 8003242:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003244:	2f78      	cmp	r7, #120	@ 0x78
 8003246:	4691      	mov	r9, r2
 8003248:	4680      	mov	r8, r0
 800324a:	460c      	mov	r4, r1
 800324c:	469a      	mov	sl, r3
 800324e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003252:	d807      	bhi.n	8003264 <_printf_i+0x28>
 8003254:	2f62      	cmp	r7, #98	@ 0x62
 8003256:	d80a      	bhi.n	800326e <_printf_i+0x32>
 8003258:	2f00      	cmp	r7, #0
 800325a:	f000 80d2 	beq.w	8003402 <_printf_i+0x1c6>
 800325e:	2f58      	cmp	r7, #88	@ 0x58
 8003260:	f000 80b7 	beq.w	80033d2 <_printf_i+0x196>
 8003264:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003268:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800326c:	e03a      	b.n	80032e4 <_printf_i+0xa8>
 800326e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003272:	2b15      	cmp	r3, #21
 8003274:	d8f6      	bhi.n	8003264 <_printf_i+0x28>
 8003276:	a101      	add	r1, pc, #4	@ (adr r1, 800327c <_printf_i+0x40>)
 8003278:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800327c:	080032d5 	.word	0x080032d5
 8003280:	080032e9 	.word	0x080032e9
 8003284:	08003265 	.word	0x08003265
 8003288:	08003265 	.word	0x08003265
 800328c:	08003265 	.word	0x08003265
 8003290:	08003265 	.word	0x08003265
 8003294:	080032e9 	.word	0x080032e9
 8003298:	08003265 	.word	0x08003265
 800329c:	08003265 	.word	0x08003265
 80032a0:	08003265 	.word	0x08003265
 80032a4:	08003265 	.word	0x08003265
 80032a8:	080033e9 	.word	0x080033e9
 80032ac:	08003313 	.word	0x08003313
 80032b0:	0800339f 	.word	0x0800339f
 80032b4:	08003265 	.word	0x08003265
 80032b8:	08003265 	.word	0x08003265
 80032bc:	0800340b 	.word	0x0800340b
 80032c0:	08003265 	.word	0x08003265
 80032c4:	08003313 	.word	0x08003313
 80032c8:	08003265 	.word	0x08003265
 80032cc:	08003265 	.word	0x08003265
 80032d0:	080033a7 	.word	0x080033a7
 80032d4:	6833      	ldr	r3, [r6, #0]
 80032d6:	1d1a      	adds	r2, r3, #4
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	6032      	str	r2, [r6, #0]
 80032dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032e4:	2301      	movs	r3, #1
 80032e6:	e09d      	b.n	8003424 <_printf_i+0x1e8>
 80032e8:	6833      	ldr	r3, [r6, #0]
 80032ea:	6820      	ldr	r0, [r4, #0]
 80032ec:	1d19      	adds	r1, r3, #4
 80032ee:	6031      	str	r1, [r6, #0]
 80032f0:	0606      	lsls	r6, r0, #24
 80032f2:	d501      	bpl.n	80032f8 <_printf_i+0xbc>
 80032f4:	681d      	ldr	r5, [r3, #0]
 80032f6:	e003      	b.n	8003300 <_printf_i+0xc4>
 80032f8:	0645      	lsls	r5, r0, #25
 80032fa:	d5fb      	bpl.n	80032f4 <_printf_i+0xb8>
 80032fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003300:	2d00      	cmp	r5, #0
 8003302:	da03      	bge.n	800330c <_printf_i+0xd0>
 8003304:	232d      	movs	r3, #45	@ 0x2d
 8003306:	426d      	negs	r5, r5
 8003308:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800330c:	4859      	ldr	r0, [pc, #356]	@ (8003474 <_printf_i+0x238>)
 800330e:	230a      	movs	r3, #10
 8003310:	e010      	b.n	8003334 <_printf_i+0xf8>
 8003312:	6821      	ldr	r1, [r4, #0]
 8003314:	6833      	ldr	r3, [r6, #0]
 8003316:	0608      	lsls	r0, r1, #24
 8003318:	f853 5b04 	ldr.w	r5, [r3], #4
 800331c:	d402      	bmi.n	8003324 <_printf_i+0xe8>
 800331e:	0649      	lsls	r1, r1, #25
 8003320:	bf48      	it	mi
 8003322:	b2ad      	uxthmi	r5, r5
 8003324:	2f6f      	cmp	r7, #111	@ 0x6f
 8003326:	4853      	ldr	r0, [pc, #332]	@ (8003474 <_printf_i+0x238>)
 8003328:	6033      	str	r3, [r6, #0]
 800332a:	d159      	bne.n	80033e0 <_printf_i+0x1a4>
 800332c:	2308      	movs	r3, #8
 800332e:	2100      	movs	r1, #0
 8003330:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003334:	6866      	ldr	r6, [r4, #4]
 8003336:	60a6      	str	r6, [r4, #8]
 8003338:	2e00      	cmp	r6, #0
 800333a:	db05      	blt.n	8003348 <_printf_i+0x10c>
 800333c:	6821      	ldr	r1, [r4, #0]
 800333e:	432e      	orrs	r6, r5
 8003340:	f021 0104 	bic.w	r1, r1, #4
 8003344:	6021      	str	r1, [r4, #0]
 8003346:	d04d      	beq.n	80033e4 <_printf_i+0x1a8>
 8003348:	4616      	mov	r6, r2
 800334a:	fbb5 f1f3 	udiv	r1, r5, r3
 800334e:	fb03 5711 	mls	r7, r3, r1, r5
 8003352:	5dc7      	ldrb	r7, [r0, r7]
 8003354:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003358:	462f      	mov	r7, r5
 800335a:	42bb      	cmp	r3, r7
 800335c:	460d      	mov	r5, r1
 800335e:	d9f4      	bls.n	800334a <_printf_i+0x10e>
 8003360:	2b08      	cmp	r3, #8
 8003362:	d10b      	bne.n	800337c <_printf_i+0x140>
 8003364:	6823      	ldr	r3, [r4, #0]
 8003366:	07df      	lsls	r7, r3, #31
 8003368:	d508      	bpl.n	800337c <_printf_i+0x140>
 800336a:	6923      	ldr	r3, [r4, #16]
 800336c:	6861      	ldr	r1, [r4, #4]
 800336e:	4299      	cmp	r1, r3
 8003370:	bfde      	ittt	le
 8003372:	2330      	movle	r3, #48	@ 0x30
 8003374:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003378:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800337c:	1b92      	subs	r2, r2, r6
 800337e:	6122      	str	r2, [r4, #16]
 8003380:	f8cd a000 	str.w	sl, [sp]
 8003384:	464b      	mov	r3, r9
 8003386:	aa03      	add	r2, sp, #12
 8003388:	4621      	mov	r1, r4
 800338a:	4640      	mov	r0, r8
 800338c:	f7ff fee8 	bl	8003160 <_printf_common>
 8003390:	3001      	adds	r0, #1
 8003392:	d14c      	bne.n	800342e <_printf_i+0x1f2>
 8003394:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003398:	b004      	add	sp, #16
 800339a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f043 0320 	orr.w	r3, r3, #32
 80033a4:	6023      	str	r3, [r4, #0]
 80033a6:	4834      	ldr	r0, [pc, #208]	@ (8003478 <_printf_i+0x23c>)
 80033a8:	2778      	movs	r7, #120	@ 0x78
 80033aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	6831      	ldr	r1, [r6, #0]
 80033b2:	061f      	lsls	r7, r3, #24
 80033b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80033b8:	d402      	bmi.n	80033c0 <_printf_i+0x184>
 80033ba:	065f      	lsls	r7, r3, #25
 80033bc:	bf48      	it	mi
 80033be:	b2ad      	uxthmi	r5, r5
 80033c0:	6031      	str	r1, [r6, #0]
 80033c2:	07d9      	lsls	r1, r3, #31
 80033c4:	bf44      	itt	mi
 80033c6:	f043 0320 	orrmi.w	r3, r3, #32
 80033ca:	6023      	strmi	r3, [r4, #0]
 80033cc:	b11d      	cbz	r5, 80033d6 <_printf_i+0x19a>
 80033ce:	2310      	movs	r3, #16
 80033d0:	e7ad      	b.n	800332e <_printf_i+0xf2>
 80033d2:	4828      	ldr	r0, [pc, #160]	@ (8003474 <_printf_i+0x238>)
 80033d4:	e7e9      	b.n	80033aa <_printf_i+0x16e>
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	f023 0320 	bic.w	r3, r3, #32
 80033dc:	6023      	str	r3, [r4, #0]
 80033de:	e7f6      	b.n	80033ce <_printf_i+0x192>
 80033e0:	230a      	movs	r3, #10
 80033e2:	e7a4      	b.n	800332e <_printf_i+0xf2>
 80033e4:	4616      	mov	r6, r2
 80033e6:	e7bb      	b.n	8003360 <_printf_i+0x124>
 80033e8:	6833      	ldr	r3, [r6, #0]
 80033ea:	6825      	ldr	r5, [r4, #0]
 80033ec:	6961      	ldr	r1, [r4, #20]
 80033ee:	1d18      	adds	r0, r3, #4
 80033f0:	6030      	str	r0, [r6, #0]
 80033f2:	062e      	lsls	r6, r5, #24
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	d501      	bpl.n	80033fc <_printf_i+0x1c0>
 80033f8:	6019      	str	r1, [r3, #0]
 80033fa:	e002      	b.n	8003402 <_printf_i+0x1c6>
 80033fc:	0668      	lsls	r0, r5, #25
 80033fe:	d5fb      	bpl.n	80033f8 <_printf_i+0x1bc>
 8003400:	8019      	strh	r1, [r3, #0]
 8003402:	2300      	movs	r3, #0
 8003404:	6123      	str	r3, [r4, #16]
 8003406:	4616      	mov	r6, r2
 8003408:	e7ba      	b.n	8003380 <_printf_i+0x144>
 800340a:	6833      	ldr	r3, [r6, #0]
 800340c:	1d1a      	adds	r2, r3, #4
 800340e:	6032      	str	r2, [r6, #0]
 8003410:	681e      	ldr	r6, [r3, #0]
 8003412:	6862      	ldr	r2, [r4, #4]
 8003414:	2100      	movs	r1, #0
 8003416:	4630      	mov	r0, r6
 8003418:	f7fc fee2 	bl	80001e0 <memchr>
 800341c:	b108      	cbz	r0, 8003422 <_printf_i+0x1e6>
 800341e:	1b80      	subs	r0, r0, r6
 8003420:	6060      	str	r0, [r4, #4]
 8003422:	6863      	ldr	r3, [r4, #4]
 8003424:	6123      	str	r3, [r4, #16]
 8003426:	2300      	movs	r3, #0
 8003428:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800342c:	e7a8      	b.n	8003380 <_printf_i+0x144>
 800342e:	6923      	ldr	r3, [r4, #16]
 8003430:	4632      	mov	r2, r6
 8003432:	4649      	mov	r1, r9
 8003434:	4640      	mov	r0, r8
 8003436:	47d0      	blx	sl
 8003438:	3001      	adds	r0, #1
 800343a:	d0ab      	beq.n	8003394 <_printf_i+0x158>
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	079b      	lsls	r3, r3, #30
 8003440:	d413      	bmi.n	800346a <_printf_i+0x22e>
 8003442:	68e0      	ldr	r0, [r4, #12]
 8003444:	9b03      	ldr	r3, [sp, #12]
 8003446:	4298      	cmp	r0, r3
 8003448:	bfb8      	it	lt
 800344a:	4618      	movlt	r0, r3
 800344c:	e7a4      	b.n	8003398 <_printf_i+0x15c>
 800344e:	2301      	movs	r3, #1
 8003450:	4632      	mov	r2, r6
 8003452:	4649      	mov	r1, r9
 8003454:	4640      	mov	r0, r8
 8003456:	47d0      	blx	sl
 8003458:	3001      	adds	r0, #1
 800345a:	d09b      	beq.n	8003394 <_printf_i+0x158>
 800345c:	3501      	adds	r5, #1
 800345e:	68e3      	ldr	r3, [r4, #12]
 8003460:	9903      	ldr	r1, [sp, #12]
 8003462:	1a5b      	subs	r3, r3, r1
 8003464:	42ab      	cmp	r3, r5
 8003466:	dcf2      	bgt.n	800344e <_printf_i+0x212>
 8003468:	e7eb      	b.n	8003442 <_printf_i+0x206>
 800346a:	2500      	movs	r5, #0
 800346c:	f104 0619 	add.w	r6, r4, #25
 8003470:	e7f5      	b.n	800345e <_printf_i+0x222>
 8003472:	bf00      	nop
 8003474:	08003bb2 	.word	0x08003bb2
 8003478:	08003bc3 	.word	0x08003bc3

0800347c <__sflush_r>:
 800347c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003484:	0716      	lsls	r6, r2, #28
 8003486:	4605      	mov	r5, r0
 8003488:	460c      	mov	r4, r1
 800348a:	d451      	bmi.n	8003530 <__sflush_r+0xb4>
 800348c:	684b      	ldr	r3, [r1, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	dc02      	bgt.n	8003498 <__sflush_r+0x1c>
 8003492:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003494:	2b00      	cmp	r3, #0
 8003496:	dd49      	ble.n	800352c <__sflush_r+0xb0>
 8003498:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800349a:	2e00      	cmp	r6, #0
 800349c:	d046      	beq.n	800352c <__sflush_r+0xb0>
 800349e:	2300      	movs	r3, #0
 80034a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80034a4:	682f      	ldr	r7, [r5, #0]
 80034a6:	602b      	str	r3, [r5, #0]
 80034a8:	d031      	beq.n	800350e <__sflush_r+0x92>
 80034aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034ac:	89a3      	ldrh	r3, [r4, #12]
 80034ae:	0759      	lsls	r1, r3, #29
 80034b0:	d505      	bpl.n	80034be <__sflush_r+0x42>
 80034b2:	6863      	ldr	r3, [r4, #4]
 80034b4:	1ad2      	subs	r2, r2, r3
 80034b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034b8:	b10b      	cbz	r3, 80034be <__sflush_r+0x42>
 80034ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80034bc:	1ad2      	subs	r2, r2, r3
 80034be:	2300      	movs	r3, #0
 80034c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034c2:	6a21      	ldr	r1, [r4, #32]
 80034c4:	4628      	mov	r0, r5
 80034c6:	47b0      	blx	r6
 80034c8:	1c42      	adds	r2, r0, #1
 80034ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034ce:	d106      	bne.n	80034de <__sflush_r+0x62>
 80034d0:	6829      	ldr	r1, [r5, #0]
 80034d2:	291d      	cmp	r1, #29
 80034d4:	d846      	bhi.n	8003564 <__sflush_r+0xe8>
 80034d6:	4a29      	ldr	r2, [pc, #164]	@ (800357c <__sflush_r+0x100>)
 80034d8:	40ca      	lsrs	r2, r1
 80034da:	07d6      	lsls	r6, r2, #31
 80034dc:	d542      	bpl.n	8003564 <__sflush_r+0xe8>
 80034de:	2200      	movs	r2, #0
 80034e0:	6062      	str	r2, [r4, #4]
 80034e2:	04d9      	lsls	r1, r3, #19
 80034e4:	6922      	ldr	r2, [r4, #16]
 80034e6:	6022      	str	r2, [r4, #0]
 80034e8:	d504      	bpl.n	80034f4 <__sflush_r+0x78>
 80034ea:	1c42      	adds	r2, r0, #1
 80034ec:	d101      	bne.n	80034f2 <__sflush_r+0x76>
 80034ee:	682b      	ldr	r3, [r5, #0]
 80034f0:	b903      	cbnz	r3, 80034f4 <__sflush_r+0x78>
 80034f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80034f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034f6:	602f      	str	r7, [r5, #0]
 80034f8:	b1c1      	cbz	r1, 800352c <__sflush_r+0xb0>
 80034fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80034fe:	4299      	cmp	r1, r3
 8003500:	d002      	beq.n	8003508 <__sflush_r+0x8c>
 8003502:	4628      	mov	r0, r5
 8003504:	f7ff fbf2 	bl	8002cec <_free_r>
 8003508:	2300      	movs	r3, #0
 800350a:	6363      	str	r3, [r4, #52]	@ 0x34
 800350c:	e00e      	b.n	800352c <__sflush_r+0xb0>
 800350e:	6a21      	ldr	r1, [r4, #32]
 8003510:	2301      	movs	r3, #1
 8003512:	4628      	mov	r0, r5
 8003514:	47b0      	blx	r6
 8003516:	4602      	mov	r2, r0
 8003518:	1c50      	adds	r0, r2, #1
 800351a:	d1c7      	bne.n	80034ac <__sflush_r+0x30>
 800351c:	682b      	ldr	r3, [r5, #0]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0c4      	beq.n	80034ac <__sflush_r+0x30>
 8003522:	2b1d      	cmp	r3, #29
 8003524:	d001      	beq.n	800352a <__sflush_r+0xae>
 8003526:	2b16      	cmp	r3, #22
 8003528:	d11a      	bne.n	8003560 <__sflush_r+0xe4>
 800352a:	602f      	str	r7, [r5, #0]
 800352c:	2000      	movs	r0, #0
 800352e:	e01e      	b.n	800356e <__sflush_r+0xf2>
 8003530:	690f      	ldr	r7, [r1, #16]
 8003532:	2f00      	cmp	r7, #0
 8003534:	d0fa      	beq.n	800352c <__sflush_r+0xb0>
 8003536:	0793      	lsls	r3, r2, #30
 8003538:	680e      	ldr	r6, [r1, #0]
 800353a:	bf08      	it	eq
 800353c:	694b      	ldreq	r3, [r1, #20]
 800353e:	600f      	str	r7, [r1, #0]
 8003540:	bf18      	it	ne
 8003542:	2300      	movne	r3, #0
 8003544:	eba6 0807 	sub.w	r8, r6, r7
 8003548:	608b      	str	r3, [r1, #8]
 800354a:	f1b8 0f00 	cmp.w	r8, #0
 800354e:	dded      	ble.n	800352c <__sflush_r+0xb0>
 8003550:	6a21      	ldr	r1, [r4, #32]
 8003552:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003554:	4643      	mov	r3, r8
 8003556:	463a      	mov	r2, r7
 8003558:	4628      	mov	r0, r5
 800355a:	47b0      	blx	r6
 800355c:	2800      	cmp	r0, #0
 800355e:	dc08      	bgt.n	8003572 <__sflush_r+0xf6>
 8003560:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003564:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003568:	81a3      	strh	r3, [r4, #12]
 800356a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800356e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003572:	4407      	add	r7, r0
 8003574:	eba8 0800 	sub.w	r8, r8, r0
 8003578:	e7e7      	b.n	800354a <__sflush_r+0xce>
 800357a:	bf00      	nop
 800357c:	20400001 	.word	0x20400001

08003580 <_fflush_r>:
 8003580:	b538      	push	{r3, r4, r5, lr}
 8003582:	690b      	ldr	r3, [r1, #16]
 8003584:	4605      	mov	r5, r0
 8003586:	460c      	mov	r4, r1
 8003588:	b913      	cbnz	r3, 8003590 <_fflush_r+0x10>
 800358a:	2500      	movs	r5, #0
 800358c:	4628      	mov	r0, r5
 800358e:	bd38      	pop	{r3, r4, r5, pc}
 8003590:	b118      	cbz	r0, 800359a <_fflush_r+0x1a>
 8003592:	6a03      	ldr	r3, [r0, #32]
 8003594:	b90b      	cbnz	r3, 800359a <_fflush_r+0x1a>
 8003596:	f7ff faa1 	bl	8002adc <__sinit>
 800359a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f3      	beq.n	800358a <_fflush_r+0xa>
 80035a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80035a4:	07d0      	lsls	r0, r2, #31
 80035a6:	d404      	bmi.n	80035b2 <_fflush_r+0x32>
 80035a8:	0599      	lsls	r1, r3, #22
 80035aa:	d402      	bmi.n	80035b2 <_fflush_r+0x32>
 80035ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035ae:	f7ff fb9a 	bl	8002ce6 <__retarget_lock_acquire_recursive>
 80035b2:	4628      	mov	r0, r5
 80035b4:	4621      	mov	r1, r4
 80035b6:	f7ff ff61 	bl	800347c <__sflush_r>
 80035ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035bc:	07da      	lsls	r2, r3, #31
 80035be:	4605      	mov	r5, r0
 80035c0:	d4e4      	bmi.n	800358c <_fflush_r+0xc>
 80035c2:	89a3      	ldrh	r3, [r4, #12]
 80035c4:	059b      	lsls	r3, r3, #22
 80035c6:	d4e1      	bmi.n	800358c <_fflush_r+0xc>
 80035c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035ca:	f7ff fb8d 	bl	8002ce8 <__retarget_lock_release_recursive>
 80035ce:	e7dd      	b.n	800358c <_fflush_r+0xc>

080035d0 <__swbuf_r>:
 80035d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035d2:	460e      	mov	r6, r1
 80035d4:	4614      	mov	r4, r2
 80035d6:	4605      	mov	r5, r0
 80035d8:	b118      	cbz	r0, 80035e2 <__swbuf_r+0x12>
 80035da:	6a03      	ldr	r3, [r0, #32]
 80035dc:	b90b      	cbnz	r3, 80035e2 <__swbuf_r+0x12>
 80035de:	f7ff fa7d 	bl	8002adc <__sinit>
 80035e2:	69a3      	ldr	r3, [r4, #24]
 80035e4:	60a3      	str	r3, [r4, #8]
 80035e6:	89a3      	ldrh	r3, [r4, #12]
 80035e8:	071a      	lsls	r2, r3, #28
 80035ea:	d501      	bpl.n	80035f0 <__swbuf_r+0x20>
 80035ec:	6923      	ldr	r3, [r4, #16]
 80035ee:	b943      	cbnz	r3, 8003602 <__swbuf_r+0x32>
 80035f0:	4621      	mov	r1, r4
 80035f2:	4628      	mov	r0, r5
 80035f4:	f000 f82a 	bl	800364c <__swsetup_r>
 80035f8:	b118      	cbz	r0, 8003602 <__swbuf_r+0x32>
 80035fa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80035fe:	4638      	mov	r0, r7
 8003600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	6922      	ldr	r2, [r4, #16]
 8003606:	1a98      	subs	r0, r3, r2
 8003608:	6963      	ldr	r3, [r4, #20]
 800360a:	b2f6      	uxtb	r6, r6
 800360c:	4283      	cmp	r3, r0
 800360e:	4637      	mov	r7, r6
 8003610:	dc05      	bgt.n	800361e <__swbuf_r+0x4e>
 8003612:	4621      	mov	r1, r4
 8003614:	4628      	mov	r0, r5
 8003616:	f7ff ffb3 	bl	8003580 <_fflush_r>
 800361a:	2800      	cmp	r0, #0
 800361c:	d1ed      	bne.n	80035fa <__swbuf_r+0x2a>
 800361e:	68a3      	ldr	r3, [r4, #8]
 8003620:	3b01      	subs	r3, #1
 8003622:	60a3      	str	r3, [r4, #8]
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	1c5a      	adds	r2, r3, #1
 8003628:	6022      	str	r2, [r4, #0]
 800362a:	701e      	strb	r6, [r3, #0]
 800362c:	6962      	ldr	r2, [r4, #20]
 800362e:	1c43      	adds	r3, r0, #1
 8003630:	429a      	cmp	r2, r3
 8003632:	d004      	beq.n	800363e <__swbuf_r+0x6e>
 8003634:	89a3      	ldrh	r3, [r4, #12]
 8003636:	07db      	lsls	r3, r3, #31
 8003638:	d5e1      	bpl.n	80035fe <__swbuf_r+0x2e>
 800363a:	2e0a      	cmp	r6, #10
 800363c:	d1df      	bne.n	80035fe <__swbuf_r+0x2e>
 800363e:	4621      	mov	r1, r4
 8003640:	4628      	mov	r0, r5
 8003642:	f7ff ff9d 	bl	8003580 <_fflush_r>
 8003646:	2800      	cmp	r0, #0
 8003648:	d0d9      	beq.n	80035fe <__swbuf_r+0x2e>
 800364a:	e7d6      	b.n	80035fa <__swbuf_r+0x2a>

0800364c <__swsetup_r>:
 800364c:	b538      	push	{r3, r4, r5, lr}
 800364e:	4b28      	ldr	r3, [pc, #160]	@ (80036f0 <__swsetup_r+0xa4>)
 8003650:	4605      	mov	r5, r0
 8003652:	6818      	ldr	r0, [r3, #0]
 8003654:	460c      	mov	r4, r1
 8003656:	b118      	cbz	r0, 8003660 <__swsetup_r+0x14>
 8003658:	6a03      	ldr	r3, [r0, #32]
 800365a:	b90b      	cbnz	r3, 8003660 <__swsetup_r+0x14>
 800365c:	f7ff fa3e 	bl	8002adc <__sinit>
 8003660:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003664:	071a      	lsls	r2, r3, #28
 8003666:	d421      	bmi.n	80036ac <__swsetup_r+0x60>
 8003668:	06d8      	lsls	r0, r3, #27
 800366a:	d407      	bmi.n	800367c <__swsetup_r+0x30>
 800366c:	2209      	movs	r2, #9
 800366e:	602a      	str	r2, [r5, #0]
 8003670:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003674:	81a3      	strh	r3, [r4, #12]
 8003676:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800367a:	e030      	b.n	80036de <__swsetup_r+0x92>
 800367c:	0759      	lsls	r1, r3, #29
 800367e:	d512      	bpl.n	80036a6 <__swsetup_r+0x5a>
 8003680:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003682:	b141      	cbz	r1, 8003696 <__swsetup_r+0x4a>
 8003684:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003688:	4299      	cmp	r1, r3
 800368a:	d002      	beq.n	8003692 <__swsetup_r+0x46>
 800368c:	4628      	mov	r0, r5
 800368e:	f7ff fb2d 	bl	8002cec <_free_r>
 8003692:	2300      	movs	r3, #0
 8003694:	6363      	str	r3, [r4, #52]	@ 0x34
 8003696:	2200      	movs	r2, #0
 8003698:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800369c:	6062      	str	r2, [r4, #4]
 800369e:	6922      	ldr	r2, [r4, #16]
 80036a0:	6022      	str	r2, [r4, #0]
 80036a2:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80036a6:	f043 0308 	orr.w	r3, r3, #8
 80036aa:	81a3      	strh	r3, [r4, #12]
 80036ac:	6922      	ldr	r2, [r4, #16]
 80036ae:	b93a      	cbnz	r2, 80036c0 <__swsetup_r+0x74>
 80036b0:	059a      	lsls	r2, r3, #22
 80036b2:	d501      	bpl.n	80036b8 <__swsetup_r+0x6c>
 80036b4:	0618      	lsls	r0, r3, #24
 80036b6:	d503      	bpl.n	80036c0 <__swsetup_r+0x74>
 80036b8:	4621      	mov	r1, r4
 80036ba:	4628      	mov	r0, r5
 80036bc:	f000 f84e 	bl	800375c <__smakebuf_r>
 80036c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c4:	f013 0201 	ands.w	r2, r3, #1
 80036c8:	d00a      	beq.n	80036e0 <__swsetup_r+0x94>
 80036ca:	2200      	movs	r2, #0
 80036cc:	60a2      	str	r2, [r4, #8]
 80036ce:	6962      	ldr	r2, [r4, #20]
 80036d0:	4252      	negs	r2, r2
 80036d2:	61a2      	str	r2, [r4, #24]
 80036d4:	6922      	ldr	r2, [r4, #16]
 80036d6:	b942      	cbnz	r2, 80036ea <__swsetup_r+0x9e>
 80036d8:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80036dc:	d1c8      	bne.n	8003670 <__swsetup_r+0x24>
 80036de:	bd38      	pop	{r3, r4, r5, pc}
 80036e0:	0799      	lsls	r1, r3, #30
 80036e2:	bf58      	it	pl
 80036e4:	6962      	ldrpl	r2, [r4, #20]
 80036e6:	60a2      	str	r2, [r4, #8]
 80036e8:	e7f4      	b.n	80036d4 <__swsetup_r+0x88>
 80036ea:	2000      	movs	r0, #0
 80036ec:	e7f7      	b.n	80036de <__swsetup_r+0x92>
 80036ee:	bf00      	nop
 80036f0:	20000018 	.word	0x20000018

080036f4 <_sbrk_r>:
 80036f4:	b538      	push	{r3, r4, r5, lr}
 80036f6:	4d06      	ldr	r5, [pc, #24]	@ (8003710 <_sbrk_r+0x1c>)
 80036f8:	2300      	movs	r3, #0
 80036fa:	4604      	mov	r4, r0
 80036fc:	4608      	mov	r0, r1
 80036fe:	602b      	str	r3, [r5, #0]
 8003700:	f7fe ffa6 	bl	8002650 <_sbrk>
 8003704:	1c43      	adds	r3, r0, #1
 8003706:	d102      	bne.n	800370e <_sbrk_r+0x1a>
 8003708:	682b      	ldr	r3, [r5, #0]
 800370a:	b103      	cbz	r3, 800370e <_sbrk_r+0x1a>
 800370c:	6023      	str	r3, [r4, #0]
 800370e:	bd38      	pop	{r3, r4, r5, pc}
 8003710:	200002cc 	.word	0x200002cc

08003714 <__swhatbuf_r>:
 8003714:	b570      	push	{r4, r5, r6, lr}
 8003716:	460c      	mov	r4, r1
 8003718:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800371c:	2900      	cmp	r1, #0
 800371e:	b096      	sub	sp, #88	@ 0x58
 8003720:	4615      	mov	r5, r2
 8003722:	461e      	mov	r6, r3
 8003724:	da0a      	bge.n	800373c <__swhatbuf_r+0x28>
 8003726:	89a1      	ldrh	r1, [r4, #12]
 8003728:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800372c:	d113      	bne.n	8003756 <__swhatbuf_r+0x42>
 800372e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003732:	2000      	movs	r0, #0
 8003734:	6031      	str	r1, [r6, #0]
 8003736:	602a      	str	r2, [r5, #0]
 8003738:	b016      	add	sp, #88	@ 0x58
 800373a:	bd70      	pop	{r4, r5, r6, pc}
 800373c:	466a      	mov	r2, sp
 800373e:	f000 f847 	bl	80037d0 <_fstat_r>
 8003742:	2800      	cmp	r0, #0
 8003744:	dbef      	blt.n	8003726 <__swhatbuf_r+0x12>
 8003746:	9901      	ldr	r1, [sp, #4]
 8003748:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800374c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003750:	4259      	negs	r1, r3
 8003752:	4159      	adcs	r1, r3
 8003754:	e7eb      	b.n	800372e <__swhatbuf_r+0x1a>
 8003756:	2100      	movs	r1, #0
 8003758:	2240      	movs	r2, #64	@ 0x40
 800375a:	e7ea      	b.n	8003732 <__swhatbuf_r+0x1e>

0800375c <__smakebuf_r>:
 800375c:	898b      	ldrh	r3, [r1, #12]
 800375e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003760:	079e      	lsls	r6, r3, #30
 8003762:	4605      	mov	r5, r0
 8003764:	460c      	mov	r4, r1
 8003766:	d507      	bpl.n	8003778 <__smakebuf_r+0x1c>
 8003768:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800376c:	6023      	str	r3, [r4, #0]
 800376e:	6123      	str	r3, [r4, #16]
 8003770:	2301      	movs	r3, #1
 8003772:	6163      	str	r3, [r4, #20]
 8003774:	b002      	add	sp, #8
 8003776:	bd70      	pop	{r4, r5, r6, pc}
 8003778:	ab01      	add	r3, sp, #4
 800377a:	466a      	mov	r2, sp
 800377c:	f7ff ffca 	bl	8003714 <__swhatbuf_r>
 8003780:	9e00      	ldr	r6, [sp, #0]
 8003782:	4628      	mov	r0, r5
 8003784:	4631      	mov	r1, r6
 8003786:	f7ff fb1d 	bl	8002dc4 <_malloc_r>
 800378a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800378e:	b938      	cbnz	r0, 80037a0 <__smakebuf_r+0x44>
 8003790:	059a      	lsls	r2, r3, #22
 8003792:	d4ef      	bmi.n	8003774 <__smakebuf_r+0x18>
 8003794:	f023 0303 	bic.w	r3, r3, #3
 8003798:	f043 0302 	orr.w	r3, r3, #2
 800379c:	81a3      	strh	r3, [r4, #12]
 800379e:	e7e3      	b.n	8003768 <__smakebuf_r+0xc>
 80037a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037a4:	81a3      	strh	r3, [r4, #12]
 80037a6:	9b01      	ldr	r3, [sp, #4]
 80037a8:	6020      	str	r0, [r4, #0]
 80037aa:	e9c4 0604 	strd	r0, r6, [r4, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d0e0      	beq.n	8003774 <__smakebuf_r+0x18>
 80037b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037b6:	4628      	mov	r0, r5
 80037b8:	f000 f81c 	bl	80037f4 <_isatty_r>
 80037bc:	2800      	cmp	r0, #0
 80037be:	d0d9      	beq.n	8003774 <__smakebuf_r+0x18>
 80037c0:	89a3      	ldrh	r3, [r4, #12]
 80037c2:	f023 0303 	bic.w	r3, r3, #3
 80037c6:	f043 0301 	orr.w	r3, r3, #1
 80037ca:	81a3      	strh	r3, [r4, #12]
 80037cc:	e7d2      	b.n	8003774 <__smakebuf_r+0x18>
	...

080037d0 <_fstat_r>:
 80037d0:	b538      	push	{r3, r4, r5, lr}
 80037d2:	4d07      	ldr	r5, [pc, #28]	@ (80037f0 <_fstat_r+0x20>)
 80037d4:	2300      	movs	r3, #0
 80037d6:	4604      	mov	r4, r0
 80037d8:	4608      	mov	r0, r1
 80037da:	4611      	mov	r1, r2
 80037dc:	602b      	str	r3, [r5, #0]
 80037de:	f7fe ff2e 	bl	800263e <_fstat>
 80037e2:	1c43      	adds	r3, r0, #1
 80037e4:	d102      	bne.n	80037ec <_fstat_r+0x1c>
 80037e6:	682b      	ldr	r3, [r5, #0]
 80037e8:	b103      	cbz	r3, 80037ec <_fstat_r+0x1c>
 80037ea:	6023      	str	r3, [r4, #0]
 80037ec:	bd38      	pop	{r3, r4, r5, pc}
 80037ee:	bf00      	nop
 80037f0:	200002cc 	.word	0x200002cc

080037f4 <_isatty_r>:
 80037f4:	b538      	push	{r3, r4, r5, lr}
 80037f6:	4d06      	ldr	r5, [pc, #24]	@ (8003810 <_isatty_r+0x1c>)
 80037f8:	2300      	movs	r3, #0
 80037fa:	4604      	mov	r4, r0
 80037fc:	4608      	mov	r0, r1
 80037fe:	602b      	str	r3, [r5, #0]
 8003800:	f7fe ff22 	bl	8002648 <_isatty>
 8003804:	1c43      	adds	r3, r0, #1
 8003806:	d102      	bne.n	800380e <_isatty_r+0x1a>
 8003808:	682b      	ldr	r3, [r5, #0]
 800380a:	b103      	cbz	r3, 800380e <_isatty_r+0x1a>
 800380c:	6023      	str	r3, [r4, #0]
 800380e:	bd38      	pop	{r3, r4, r5, pc}
 8003810:	200002cc 	.word	0x200002cc

08003814 <__udivmoddi4>:
 8003814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003818:	9d08      	ldr	r5, [sp, #32]
 800381a:	460f      	mov	r7, r1
 800381c:	4604      	mov	r4, r0
 800381e:	468c      	mov	ip, r1
 8003820:	2b00      	cmp	r3, #0
 8003822:	d148      	bne.n	80038b6 <__udivmoddi4+0xa2>
 8003824:	428a      	cmp	r2, r1
 8003826:	4616      	mov	r6, r2
 8003828:	d961      	bls.n	80038ee <__udivmoddi4+0xda>
 800382a:	fab2 f382 	clz	r3, r2
 800382e:	b14b      	cbz	r3, 8003844 <__udivmoddi4+0x30>
 8003830:	f1c3 0220 	rsb	r2, r3, #32
 8003834:	fa01 fc03 	lsl.w	ip, r1, r3
 8003838:	fa20 f202 	lsr.w	r2, r0, r2
 800383c:	409e      	lsls	r6, r3
 800383e:	ea42 0c0c 	orr.w	ip, r2, ip
 8003842:	409c      	lsls	r4, r3
 8003844:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003848:	b2b7      	uxth	r7, r6
 800384a:	fbbc f1fe 	udiv	r1, ip, lr
 800384e:	0c22      	lsrs	r2, r4, #16
 8003850:	fb0e cc11 	mls	ip, lr, r1, ip
 8003854:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8003858:	fb01 f007 	mul.w	r0, r1, r7
 800385c:	4290      	cmp	r0, r2
 800385e:	d909      	bls.n	8003874 <__udivmoddi4+0x60>
 8003860:	18b2      	adds	r2, r6, r2
 8003862:	f101 3cff 	add.w	ip, r1, #4294967295	@ 0xffffffff
 8003866:	f080 80ee 	bcs.w	8003a46 <__udivmoddi4+0x232>
 800386a:	4290      	cmp	r0, r2
 800386c:	f240 80eb 	bls.w	8003a46 <__udivmoddi4+0x232>
 8003870:	3902      	subs	r1, #2
 8003872:	4432      	add	r2, r6
 8003874:	1a12      	subs	r2, r2, r0
 8003876:	b2a4      	uxth	r4, r4
 8003878:	fbb2 f0fe 	udiv	r0, r2, lr
 800387c:	fb0e 2210 	mls	r2, lr, r0, r2
 8003880:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003884:	fb00 f707 	mul.w	r7, r0, r7
 8003888:	42a7      	cmp	r7, r4
 800388a:	d909      	bls.n	80038a0 <__udivmoddi4+0x8c>
 800388c:	1934      	adds	r4, r6, r4
 800388e:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8003892:	f080 80da 	bcs.w	8003a4a <__udivmoddi4+0x236>
 8003896:	42a7      	cmp	r7, r4
 8003898:	f240 80d7 	bls.w	8003a4a <__udivmoddi4+0x236>
 800389c:	4434      	add	r4, r6
 800389e:	3802      	subs	r0, #2
 80038a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80038a4:	1be4      	subs	r4, r4, r7
 80038a6:	2100      	movs	r1, #0
 80038a8:	b11d      	cbz	r5, 80038b2 <__udivmoddi4+0x9e>
 80038aa:	40dc      	lsrs	r4, r3
 80038ac:	2300      	movs	r3, #0
 80038ae:	e9c5 4300 	strd	r4, r3, [r5]
 80038b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b6:	428b      	cmp	r3, r1
 80038b8:	d906      	bls.n	80038c8 <__udivmoddi4+0xb4>
 80038ba:	b10d      	cbz	r5, 80038c0 <__udivmoddi4+0xac>
 80038bc:	e9c5 0100 	strd	r0, r1, [r5]
 80038c0:	2100      	movs	r1, #0
 80038c2:	4608      	mov	r0, r1
 80038c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038c8:	fab3 f183 	clz	r1, r3
 80038cc:	2900      	cmp	r1, #0
 80038ce:	d148      	bne.n	8003962 <__udivmoddi4+0x14e>
 80038d0:	42bb      	cmp	r3, r7
 80038d2:	d302      	bcc.n	80038da <__udivmoddi4+0xc6>
 80038d4:	4282      	cmp	r2, r0
 80038d6:	f200 8107 	bhi.w	8003ae8 <__udivmoddi4+0x2d4>
 80038da:	1a84      	subs	r4, r0, r2
 80038dc:	eb67 0203 	sbc.w	r2, r7, r3
 80038e0:	2001      	movs	r0, #1
 80038e2:	4694      	mov	ip, r2
 80038e4:	2d00      	cmp	r5, #0
 80038e6:	d0e4      	beq.n	80038b2 <__udivmoddi4+0x9e>
 80038e8:	e9c5 4c00 	strd	r4, ip, [r5]
 80038ec:	e7e1      	b.n	80038b2 <__udivmoddi4+0x9e>
 80038ee:	2a00      	cmp	r2, #0
 80038f0:	f000 8092 	beq.w	8003a18 <__udivmoddi4+0x204>
 80038f4:	fab2 f382 	clz	r3, r2
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f040 80a8 	bne.w	8003a4e <__udivmoddi4+0x23a>
 80038fe:	1a8a      	subs	r2, r1, r2
 8003900:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003904:	fa1f fc86 	uxth.w	ip, r6
 8003908:	2101      	movs	r1, #1
 800390a:	0c20      	lsrs	r0, r4, #16
 800390c:	fbb2 f7fe 	udiv	r7, r2, lr
 8003910:	fb0e 2217 	mls	r2, lr, r7, r2
 8003914:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8003918:	fb0c f007 	mul.w	r0, ip, r7
 800391c:	4290      	cmp	r0, r2
 800391e:	d907      	bls.n	8003930 <__udivmoddi4+0x11c>
 8003920:	18b2      	adds	r2, r6, r2
 8003922:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8003926:	d202      	bcs.n	800392e <__udivmoddi4+0x11a>
 8003928:	4290      	cmp	r0, r2
 800392a:	f200 80e2 	bhi.w	8003af2 <__udivmoddi4+0x2de>
 800392e:	4647      	mov	r7, r8
 8003930:	1a12      	subs	r2, r2, r0
 8003932:	b2a4      	uxth	r4, r4
 8003934:	fbb2 f0fe 	udiv	r0, r2, lr
 8003938:	fb0e 2210 	mls	r2, lr, r0, r2
 800393c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003940:	fb0c fc00 	mul.w	ip, ip, r0
 8003944:	45a4      	cmp	ip, r4
 8003946:	d907      	bls.n	8003958 <__udivmoddi4+0x144>
 8003948:	1934      	adds	r4, r6, r4
 800394a:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800394e:	d202      	bcs.n	8003956 <__udivmoddi4+0x142>
 8003950:	45a4      	cmp	ip, r4
 8003952:	f200 80cb 	bhi.w	8003aec <__udivmoddi4+0x2d8>
 8003956:	4610      	mov	r0, r2
 8003958:	eba4 040c 	sub.w	r4, r4, ip
 800395c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8003960:	e7a2      	b.n	80038a8 <__udivmoddi4+0x94>
 8003962:	f1c1 0620 	rsb	r6, r1, #32
 8003966:	408b      	lsls	r3, r1
 8003968:	fa22 fc06 	lsr.w	ip, r2, r6
 800396c:	ea4c 0c03 	orr.w	ip, ip, r3
 8003970:	fa07 f401 	lsl.w	r4, r7, r1
 8003974:	fa20 f306 	lsr.w	r3, r0, r6
 8003978:	40f7      	lsrs	r7, r6
 800397a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800397e:	4323      	orrs	r3, r4
 8003980:	fa00 f801 	lsl.w	r8, r0, r1
 8003984:	fa1f fe8c 	uxth.w	lr, ip
 8003988:	fbb7 f0f9 	udiv	r0, r7, r9
 800398c:	0c1c      	lsrs	r4, r3, #16
 800398e:	fb09 7710 	mls	r7, r9, r0, r7
 8003992:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8003996:	fb00 f70e 	mul.w	r7, r0, lr
 800399a:	42a7      	cmp	r7, r4
 800399c:	fa02 f201 	lsl.w	r2, r2, r1
 80039a0:	d90a      	bls.n	80039b8 <__udivmoddi4+0x1a4>
 80039a2:	eb1c 0404 	adds.w	r4, ip, r4
 80039a6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80039aa:	f080 809b 	bcs.w	8003ae4 <__udivmoddi4+0x2d0>
 80039ae:	42a7      	cmp	r7, r4
 80039b0:	f240 8098 	bls.w	8003ae4 <__udivmoddi4+0x2d0>
 80039b4:	3802      	subs	r0, #2
 80039b6:	4464      	add	r4, ip
 80039b8:	1be4      	subs	r4, r4, r7
 80039ba:	b29f      	uxth	r7, r3
 80039bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80039c0:	fb09 4413 	mls	r4, r9, r3, r4
 80039c4:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 80039c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80039cc:	45a6      	cmp	lr, r4
 80039ce:	d909      	bls.n	80039e4 <__udivmoddi4+0x1d0>
 80039d0:	eb1c 0404 	adds.w	r4, ip, r4
 80039d4:	f103 37ff 	add.w	r7, r3, #4294967295	@ 0xffffffff
 80039d8:	f080 8082 	bcs.w	8003ae0 <__udivmoddi4+0x2cc>
 80039dc:	45a6      	cmp	lr, r4
 80039de:	d97f      	bls.n	8003ae0 <__udivmoddi4+0x2cc>
 80039e0:	3b02      	subs	r3, #2
 80039e2:	4464      	add	r4, ip
 80039e4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80039e8:	eba4 040e 	sub.w	r4, r4, lr
 80039ec:	fba0 e702 	umull	lr, r7, r0, r2
 80039f0:	42bc      	cmp	r4, r7
 80039f2:	4673      	mov	r3, lr
 80039f4:	46b9      	mov	r9, r7
 80039f6:	d363      	bcc.n	8003ac0 <__udivmoddi4+0x2ac>
 80039f8:	d060      	beq.n	8003abc <__udivmoddi4+0x2a8>
 80039fa:	b15d      	cbz	r5, 8003a14 <__udivmoddi4+0x200>
 80039fc:	ebb8 0203 	subs.w	r2, r8, r3
 8003a00:	eb64 0409 	sbc.w	r4, r4, r9
 8003a04:	fa04 f606 	lsl.w	r6, r4, r6
 8003a08:	fa22 f301 	lsr.w	r3, r2, r1
 8003a0c:	431e      	orrs	r6, r3
 8003a0e:	40cc      	lsrs	r4, r1
 8003a10:	e9c5 6400 	strd	r6, r4, [r5]
 8003a14:	2100      	movs	r1, #0
 8003a16:	e74c      	b.n	80038b2 <__udivmoddi4+0x9e>
 8003a18:	0862      	lsrs	r2, r4, #1
 8003a1a:	0848      	lsrs	r0, r1, #1
 8003a1c:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8003a20:	0c0b      	lsrs	r3, r1, #16
 8003a22:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003a26:	b28a      	uxth	r2, r1
 8003a28:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003a2c:	fbb3 f1f6 	udiv	r1, r3, r6
 8003a30:	07e4      	lsls	r4, r4, #31
 8003a32:	46b4      	mov	ip, r6
 8003a34:	4637      	mov	r7, r6
 8003a36:	46b6      	mov	lr, r6
 8003a38:	231f      	movs	r3, #31
 8003a3a:	fbb0 f0f6 	udiv	r0, r0, r6
 8003a3e:	1bd2      	subs	r2, r2, r7
 8003a40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003a44:	e761      	b.n	800390a <__udivmoddi4+0xf6>
 8003a46:	4661      	mov	r1, ip
 8003a48:	e714      	b.n	8003874 <__udivmoddi4+0x60>
 8003a4a:	4610      	mov	r0, r2
 8003a4c:	e728      	b.n	80038a0 <__udivmoddi4+0x8c>
 8003a4e:	f1c3 0120 	rsb	r1, r3, #32
 8003a52:	fa20 f201 	lsr.w	r2, r0, r1
 8003a56:	409e      	lsls	r6, r3
 8003a58:	fa27 f101 	lsr.w	r1, r7, r1
 8003a5c:	409f      	lsls	r7, r3
 8003a5e:	433a      	orrs	r2, r7
 8003a60:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003a64:	fa1f fc86 	uxth.w	ip, r6
 8003a68:	fbb1 f7fe 	udiv	r7, r1, lr
 8003a6c:	fb0e 1017 	mls	r0, lr, r7, r1
 8003a70:	0c11      	lsrs	r1, r2, #16
 8003a72:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003a76:	fb07 f80c 	mul.w	r8, r7, ip
 8003a7a:	4588      	cmp	r8, r1
 8003a7c:	fa04 f403 	lsl.w	r4, r4, r3
 8003a80:	d93a      	bls.n	8003af8 <__udivmoddi4+0x2e4>
 8003a82:	1871      	adds	r1, r6, r1
 8003a84:	f107 30ff 	add.w	r0, r7, #4294967295	@ 0xffffffff
 8003a88:	d201      	bcs.n	8003a8e <__udivmoddi4+0x27a>
 8003a8a:	4588      	cmp	r8, r1
 8003a8c:	d81f      	bhi.n	8003ace <__udivmoddi4+0x2ba>
 8003a8e:	eba1 0108 	sub.w	r1, r1, r8
 8003a92:	fbb1 f8fe 	udiv	r8, r1, lr
 8003a96:	fb08 f70c 	mul.w	r7, r8, ip
 8003a9a:	fb0e 1118 	mls	r1, lr, r8, r1
 8003a9e:	b292      	uxth	r2, r2
 8003aa0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003aa4:	42ba      	cmp	r2, r7
 8003aa6:	d22f      	bcs.n	8003b08 <__udivmoddi4+0x2f4>
 8003aa8:	18b2      	adds	r2, r6, r2
 8003aaa:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8003aae:	d2c6      	bcs.n	8003a3e <__udivmoddi4+0x22a>
 8003ab0:	42ba      	cmp	r2, r7
 8003ab2:	d2c4      	bcs.n	8003a3e <__udivmoddi4+0x22a>
 8003ab4:	f1a8 0102 	sub.w	r1, r8, #2
 8003ab8:	4432      	add	r2, r6
 8003aba:	e7c0      	b.n	8003a3e <__udivmoddi4+0x22a>
 8003abc:	45f0      	cmp	r8, lr
 8003abe:	d29c      	bcs.n	80039fa <__udivmoddi4+0x1e6>
 8003ac0:	ebbe 0302 	subs.w	r3, lr, r2
 8003ac4:	eb67 070c 	sbc.w	r7, r7, ip
 8003ac8:	3801      	subs	r0, #1
 8003aca:	46b9      	mov	r9, r7
 8003acc:	e795      	b.n	80039fa <__udivmoddi4+0x1e6>
 8003ace:	eba6 0808 	sub.w	r8, r6, r8
 8003ad2:	4441      	add	r1, r8
 8003ad4:	1eb8      	subs	r0, r7, #2
 8003ad6:	fbb1 f8fe 	udiv	r8, r1, lr
 8003ada:	fb08 f70c 	mul.w	r7, r8, ip
 8003ade:	e7dc      	b.n	8003a9a <__udivmoddi4+0x286>
 8003ae0:	463b      	mov	r3, r7
 8003ae2:	e77f      	b.n	80039e4 <__udivmoddi4+0x1d0>
 8003ae4:	4650      	mov	r0, sl
 8003ae6:	e767      	b.n	80039b8 <__udivmoddi4+0x1a4>
 8003ae8:	4608      	mov	r0, r1
 8003aea:	e6fb      	b.n	80038e4 <__udivmoddi4+0xd0>
 8003aec:	4434      	add	r4, r6
 8003aee:	3802      	subs	r0, #2
 8003af0:	e732      	b.n	8003958 <__udivmoddi4+0x144>
 8003af2:	3f02      	subs	r7, #2
 8003af4:	4432      	add	r2, r6
 8003af6:	e71b      	b.n	8003930 <__udivmoddi4+0x11c>
 8003af8:	eba1 0108 	sub.w	r1, r1, r8
 8003afc:	4638      	mov	r0, r7
 8003afe:	fbb1 f8fe 	udiv	r8, r1, lr
 8003b02:	fb08 f70c 	mul.w	r7, r8, ip
 8003b06:	e7c8      	b.n	8003a9a <__udivmoddi4+0x286>
 8003b08:	4641      	mov	r1, r8
 8003b0a:	e798      	b.n	8003a3e <__udivmoddi4+0x22a>

08003b0c <_init>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	bf00      	nop
 8003b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b12:	bc08      	pop	{r3}
 8003b14:	469e      	mov	lr, r3
 8003b16:	4770      	bx	lr

08003b18 <_fini>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	bf00      	nop
 8003b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1e:	bc08      	pop	{r3}
 8003b20:	469e      	mov	lr, r3
 8003b22:	4770      	bx	lr
