$date
	Fri Oct 30 17:40:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module FlipFlop $end
$var wire 1 " En $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module U1 $end
$var wire 1 % D $end
$var wire 1 " En $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0"
0$
1#
#2
0#
#3
1%
0!
1#
1$
#4
0#
#5
1#
0$
#6
0#
#7
0%
1!
1#
1"
#8
0#
#9
1%
0!
1#
#10
0#
#11
1#
0"
#12
0#
#13
0%
1!
1#
1"
#14
0#
#15
1%
0!
1#
#16
0#
#17
0%
1!
1#
#18
0#
#19
1%
0!
1#
#20
0#
