#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr 18 18:20:08 2023
# Process ID: 8236
# Current directory: C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7112 C:\Users\bvoc5\CRYSTALS_NTT\Dilithium_R2_CT_NTT\Dilithium_R2_CT_NTT.xpr
# Log file: C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/vivado.log
# Journal file: C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.xpr
update_compile_order -fileset sources_1
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
reset_property board_connections [get_projects Dilithium_R2_CT_NTT]
reset_run mult_gen_49_bit_synth_1
reset_run mult_gen_27_bit_synth_1
reset_run c_sub_51_bit_synth_1
reset_run mult_gen_0_synth_1
reset_run clk_mmcm_wiz_synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
reset_run mult_gen_27_bit_synth_1
reset_run c_sub_51_bit_synth_1
reset_run mult_gen_0_synth_1
reset_run clk_mmcm_wiz_synth_1
reset_run mult_gen_49_bit_synth_1
launch_runs synth_1
wait_on_run synth_1
close [ open C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/ntt_core_demux.v w ]
add_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/ntt_core_demux.v
close [ open C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/Dilithium_R2_CT_NTT_top.v w ]
add_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/Dilithium_R2_CT_NTT_top.v
close [ open C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/ntt_core_mux.v w ]
add_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/new/ntt_core_mux.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ntt_butterfly_8x8_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz/clk_mmcm_wiz.xci]
set_property is_enabled true [get_files  C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz/clk_mmcm_wiz.xci]
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz/clk_mmcm_wiz.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_mmcm_wiz C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz/clk_mmcm_wiz.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_mmcm_wiz
set_property -dict [list CONFIG.Component_Name {clk_mmcm_wiz} CONFIG.CLK_OUT1_PORT {clk_100_Mhz}] [get_ips clk_mmcm_wiz]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci]
catch { config_ip_cache -export [get_ips -all clk_mmcm_wiz] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci]
launch_runs clk_mmcm_wiz_synth_1
wait_on_run clk_mmcm_wiz_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0/c_add_0.xci] -no_script -reset -force -quiet
remove_files  C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0/c_add_0.xci
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {24} CONFIG.PortBType {Unsigned} CONFIG.PortBWidth {24} CONFIG.OptGoal {Area} CONFIG.OutputWidthHigh {47}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_add_0
set_property -dict [list CONFIG.Component_Name {c_add_0} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {48} CONFIG.B_Width {24} CONFIG.Out_Width {49} CONFIG.Latency {1} CONFIG.B_Value {000000000000000000000000}] [get_ips c_add_0]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0_1/c_add_0.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0_1/c_add_0.xci]
catch { config_ip_cache -export [get_ips -all c_add_0] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0_1/c_add_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0_1/c_add_0.xci]
launch_runs c_add_0_synth_1
wait_on_run c_add_0_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_add_0_1/c_add_0.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit/c_sub_51_bit.xci] -no_script -reset -force -quiet
remove_files  -fileset c_sub_51_bit C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit/c_sub_51_bit.xci
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_sub_51_bit
set_property -dict [list CONFIG.Component_Name {c_sub_51_bit} CONFIG.A_Type {Unsigned} CONFIG.B_Type {Unsigned} CONFIG.A_Width {49} CONFIG.B_Width {51} CONFIG.Add_Mode {Subtract} CONFIG.Out_Width {51} CONFIG.Latency {1} CONFIG.B_Value {000000000000000000000000000000000000000000000000000}] [get_ips c_sub_51_bit]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit_1/c_sub_51_bit.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit_1/c_sub_51_bit.xci]
catch { config_ip_cache -export [get_ips -all c_sub_51_bit] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit_1/c_sub_51_bit.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit_1/c_sub_51_bit.xci]
launch_runs c_sub_51_bit_synth_1
wait_on_run c_sub_51_bit_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/c_sub_51_bit_1/c_sub_51_bit.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit/mult_gen_27_bit.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_27_bit C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit/mult_gen_27_bit.xci
export_ip_user_files -of_objects  [get_files C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit/mult_gen_49_bit.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_49_bit C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit/mult_gen_49_bit.xci
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_27_bit
set_property -dict [list CONFIG.Component_Name {mult_gen_27_bit} CONFIG.MultType {Constant_Coefficient_Multiplier} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {27} CONFIG.ConstValue {8380417} CONFIG.OutputWidthHigh {49}] [get_ips mult_gen_27_bit]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit_1/mult_gen_27_bit.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit_1/mult_gen_27_bit.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_27_bit] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit_1/mult_gen_27_bit.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit_1/mult_gen_27_bit.xci]
launch_runs mult_gen_27_bit_synth_1
wait_on_run mult_gen_27_bit_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_27_bit_1/mult_gen_27_bit.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_49_bit
set_property -dict [list CONFIG.Component_Name {mult_gen_49_bit} CONFIG.MultType {Constant_Coefficient_Multiplier} CONFIG.PortAType {Unsigned} CONFIG.PortAWidth {49} CONFIG.ConstValue {8396807} CONFIG.OutputWidthHigh {72}] [get_ips mult_gen_49_bit]
generate_target {instantiation_template} [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit_1/mult_gen_49_bit.xci]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit_1/mult_gen_49_bit.xci]
catch { config_ip_cache -export [get_ips -all mult_gen_49_bit] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit_1/mult_gen_49_bit.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit_1/mult_gen_49_bit.xci]
launch_runs mult_gen_49_bit_synth_1
wait_on_run mult_gen_49_bit_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/mult_gen_49_bit_1/mult_gen_49_bit.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_100Mhz}] [get_ips clk_mmcm_wiz]
generate_target all [get_files  c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci]
catch { config_ip_cache -export [get_ips -all clk_mmcm_wiz] }
export_ip_user_files -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci] -no_script -sync -force -quiet
reset_run clk_mmcm_wiz_synth_1
launch_runs clk_mmcm_wiz_synth_1
wait_on_run clk_mmcm_wiz_synth_1
export_simulation -of_objects [get_files c:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.srcs/sources_1/ip/clk_mmcm_wiz_1/clk_mmcm_wiz.xci] -directory C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files -ipstatic_source_dir C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/modelsim} {questa=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/questa} {riviera=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/riviera} {activehdl=C:/Users/bvoc5/CRYSTALS_NTT/Dilithium_R2_CT_NTT/Dilithium_R2_CT_NTT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run impl_1
launch_simulation
source ntt_butterfly_8x8_unit_tb.tcl
close_sim
