Source Block: hdl/library/axi_dmac/response_handler.v@66:76@HdlStmAssign
assign resp_resp = bresp;
assign resp_eot = eot;

wire active = id != request_id;

assign bready = active && resp_ready;
assign resp_valid = active && bvalid;

// We have to wait for all responses before we can disable the response handler
always @(posedge clk) begin
  if (resetn == 1'b0) begin

Diff Content:
- 71 assign bready = active && resp_ready;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/response_handler.v@64:74
`include "inc_id.vh"

assign resp_resp = bresp;
assign resp_eot = eot;

wire active = id != request_id;

assign bready = active && resp_ready;
assign resp_valid = active && bvalid;

// We have to wait for all responses before we can disable the response handler

Clone Blocks 2:
hdl/library/axi_dmac/response_handler.v@62:72

`include "resp.vh"
`include "inc_id.vh"

assign resp_resp = bresp;
assign resp_eot = eot;

wire active = id != request_id;

assign bready = active && resp_ready;
assign resp_valid = active && bvalid;

Clone Blocks 3:
hdl/library/axi_dmac/response_handler.v@67:77
assign resp_eot = eot;

wire active = id != request_id;

assign bready = active && resp_ready;
assign resp_valid = active && bvalid;

// We have to wait for all responses before we can disable the response handler
always @(posedge clk) begin
  if (resetn == 1'b0) begin
    enabled <= 1'b0;

