ğŸ›° ROM-Based Morse Code Challenge on FPGA

An interactive Morse code challenge game implemented on the Intel Cyclone V FPGA (5CEBA4F23C7N) using Verilog, combining hardware design, embedded system architecture, memory-mapped logic, and real-time simulation. Features include multi-user authentication (via EPCS64 flash), time-limited levels, score tracking (via on-chip RAM), progressive difficulty, and full testbench verification (using ModelSim). Synthesised using Intel Quartus Prime.

ğŸ® 1. Project Overview

This project serves as a compact but complete hardware/firmware design for a game logic system on an FPGA. Key capabilities:

ROM-based storage of Morse-code phrases

EPCS64 flash for user authentication & profile data

On-chip RAM for dynamic levels / score tracking

Time-limited challenges and progressive game difficulty

Modular Verilog architecture (logic, memory, control)

Full simulation coverage and testbench suite in ModelSim

Quartus Prime design flow: synthesis, place & route, timing closure

The repository includes all HDL sources, testbenches, simulation scripts, and project files for Quartus Prime.

ğŸ›  2. Tools & Versions
Tool	Recommended Version
Intel Quartus Prime	20.1 (or earlier 18.x)
ModelSim-Intel	10.7 or matching version
FPGA Board	Cyclone V 5CEBA4F23C7N or equivalent

These versions ensure compatibility with the EPCS64 IP core, Cyclone V device family, and the simulation models used.

ğŸ“ 3. Repository Structure
ROM-FPGA-MorseGame/
â”‚
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ auth/              # EPCS64 flash authentication logic
â”‚   â”œâ”€â”€ memory/            # ROM, RAM, memory-mapping modules
â”‚   â”œâ”€â”€ control/           # Game control FSMs, timer logic
â”‚   â”œâ”€â”€ game/              # Morse-code phrase logic, levels
â”‚
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ testbench/         # ModelSim testbenches
â”‚   â”œâ”€â”€ scripts/           # Simulation run scripts
â”‚
â”œâ”€â”€ quartus_project/
â”‚   â”œâ”€â”€ MorseGame.qpf      # Quartus project file
â”‚   â”œâ”€â”€ MorseGame.qsf      # Quartus settings file
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ Wiring_Diagram.pdf
â”‚   â”œâ”€â”€ Architecture_Overview.pdf
â”‚   â”œâ”€â”€ BOM_and_FPGA_board.pdf
â”‚
â””â”€â”€ README.md

ğŸ“¦ 4. Getting Started

Clone the repository

git clone https://github.com/ANIL-RONGALA/ROM-FPGA-MorseGame.git
cd ROM-FPGA-MorseGame


Simulate in ModelSim

Open sim/testbench in ModelSim

Run relevant .do script to verify modules (e.g., run_auth.do, run_game.do)

Check waveforms, assertion logs, and coverage reports

Synthesize in Quartus Prime

Open quartus_project/MorseGame.qpf in Quartus Prime

Set device to 5CEBA4F23C7N (Cyclone V)

Compile full design

Ensure timing constraints are met, no critical warnings

Program FPGA

Connect your FPGA board (Cyclone V dev board)

Use Quartus Programmer to load the .sof file onto the device

Ensure EPCS64 flash contains correct user database (as described in docs)

Power on and run the game

âœ… 5. Game Operation

On powerâ€up, the FPGA reads user credentials from EPCS64 flash

After successful authentication, user selects a level

A Morse code sequence is played back (via on-board LEDs/outputs)

Player must decode the Morse code within a fixed time limit

Score is incremented in RAM and displayed (via output port or console)

Levels increase in difficulty (shorter intervals, more characters, faster pace)

After game over, score is stored and user may replay or logout

ğŸ” 6. Design Highlights

Modular Verilog Architecture â€” separates memory modules, control FSMs, game logic

Memory Mapping â€” ROM for static phrases, RAM for dynamic data, flash for persistent storage

Time-Critical Logic â€” all synchronous design, no asynchronous resets beyond global reset

Testbench Coverage â€” full coverage for authentication, timer logic, phrase decoding, level transitions

Board Integration â€” ready to deploy on Cyclone V dev board; includes pin assignment, constraints, and I/O mapping

ğŸ¯ 7. Future Research & Expansion

Integrate SPI/I2C sensors (microphone, accelerometer) to enrich gameplay

Expand to FPGA-based learning platform: Morse game â†’ state-machine training tool

Use the architecture for educational FPGA labs: memory hierarchy, timing, authentication

Adapt design for low-cost SoC+FPGA board â†’ embed in mobile device or drone controller

Implement networked multiplayer mode using Ethernet/USB-UART to connect multiple FPGA boards

ğŸ“„ 8. License & Credits

This project is made available for educational, research, and academic use.
Contributions and derivatives are welcome under the terms of the LICENSE
 file.

âœ Acknowledgment

This repositoryâ€™s structure, documentation, and design were drafted utilizing conventional digital design practices. A minor portion of the documentation text was refined using AI-based tools for clarity and polish; all hardware logic, Verilog code, simulation frameworks, and overall architecture are original work of the author.
