//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_6
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<27>;
	.reg .b32 	%r<145>;
	.reg .f32 	%f<89>;
	.reg .b64 	%rd<37>;
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_0];
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_1];
$L__tmp0:
	.loc	1 22 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:33
	shl.b32 	%r91, %r1, 10;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_2];
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	mov.u32 	%r92, %tid.x;
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_3];
	shl.b32 	%r94, %r92, 2;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_4];
	and.b32  	%r95, %r94, 508;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_5];
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r96, %r91, %r95;
	or.b32  	%r97, %r96, 512;
	.loc	1 25 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 30 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:30:19
	bfe.s32 	%r98, %r1, 21, 1;
	shr.u32 	%r99, %r98, 21;
	add.s32 	%r100, %r96, %r99;
	.loc	1 29 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:29:19
	and.b32  	%r101, %r100, -2048;
	sub.s32 	%r102, %r96, %r101;
	.loc	1 30 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:30:19
	add.s32 	%r103, %r97, %r99;
	.loc	1 29 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:29:19
	and.b32  	%r104, %r103, -2048;
	sub.s32 	%r105, %r97, %r104;
	.loc	1 32 40                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:40
	shl.b32 	%r106, %r2, 11;
	.loc	1 32 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:35
	add.s32 	%r107, %r102, %r106;
	.loc	1 32 53                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:53
	shl.b32 	%r108, %r100, 12;
	and.b32  	%r109, %r108, -8388608;
	shl.b32 	%r110, %r103, 12;
	and.b32  	%r111, %r110, -8388608;
	.loc	1 32 45                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:45
	add.s32 	%r112, %r107, %r109;
	.loc	1 32 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:35
	add.s32 	%r113, %r111, %r105;
	.loc	1 32 45                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:45
	add.s32 	%r114, %r113, %r106;
	.loc	1 32 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:30
	mul.wide.s32 	%rd25, %r112, 4;
	add.s64 	%rd1, %rd19, %rd25;
	mul.wide.s32 	%rd26, %r114, 4;
	add.s64 	%rd2, %rd19, %rd26;
	mov.pred 	%p1, -1;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:30
	mul.wide.s32 	%rd27, %r102, 4;
	add.s64 	%rd3, %rd20, %rd27;
	mul.wide.s32 	%rd28, %r105, 4;
	add.s64 	%rd4, %rd20, %rd28;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:30
	add.s64 	%rd5, %rd21, %rd27;
	add.s64 	%rd6, %rd21, %rd28;
	.loc	1 34 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r19;
	mov.b32 	%f2, %r20;
	mov.b32 	%f3, %r21;
	mov.b32 	%f4, %r22;
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r23;
	mov.b32 	%f6, %r24;
	mov.b32 	%f7, %r25;
	mov.b32 	%f8, %r26;
	.loc	1 35 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:31
	add.s64 	%rd7, %rd22, %rd27;
	add.s64 	%rd8, %rd22, %rd28;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:31
	add.s64 	%rd9, %rd23, %rd27;
	add.s64 	%rd10, %rd23, %rd28;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:39:18
	add.f32 	%f9, %f1, 0f3727C5AC;
	add.f32 	%f10, %f2, 0f3727C5AC;
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	add.f32 	%f13, %f5, 0f3727C5AC;
	add.f32 	%f14, %f6, 0f3727C5AC;
	add.f32 	%f15, %f7, 0f3727C5AC;
	add.f32 	%f16, %f8, 0f3727C5AC;
	.loc	1 40 26                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:40:26
	sqrt.approx.ftz.f32 	%f17, %f9;
	sqrt.approx.ftz.f32 	%f18, %f10;
	sqrt.approx.ftz.f32 	%f19, %f11;
	sqrt.approx.ftz.f32 	%f20, %f12;
	sqrt.approx.ftz.f32 	%f21, %f13;
	sqrt.approx.ftz.f32 	%f22, %f14;
	sqrt.approx.ftz.f32 	%f23, %f15;
	sqrt.approx.ftz.f32 	%f24, %f16;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f25, %r10;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f26, %r18;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f27, %f25, %f26;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f28, %r9;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f29, %r17;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f30, %f28, %f29;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f31, %r8;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f32, %r16;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f33, %f31, %f32;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f34, %r7;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f35, %r15;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f36, %f34, %f35;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f37, %r6;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f38, %r14;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f39, %f37, %f38;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f40, %r5;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f41, %r13;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f42, %f40, %f41;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f43, %r4;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f44, %r12;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f45, %f43, %f44;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f46, %r3;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f47, %r11;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f48, %f46, %f47;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	mov.b32 	%f49, %r42;
	mov.b32 	%f50, %r41;
	mov.b32 	%f51, %r40;
	mov.b32 	%f52, %r39;
	mov.b32 	%f53, %r38;
	mov.b32 	%f54, %r37;
	mov.b32 	%f55, %r36;
	mov.b32 	%f56, %r35;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	mov.b32 	%f57, %r34;
	mov.b32 	%f58, %r33;
	mov.b32 	%f59, %r32;
	mov.b32 	%f60, %r31;
	mov.b32 	%f61, %r30;
	mov.b32 	%f62, %r29;
	mov.b32 	%f63, %r28;
	mov.b32 	%f64, %r27;
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	and.b32  	%r115, %r92, 127;
	or.b32  	%r116, %r115, 384;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r117, %r91, %r116;
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	or.b32  	%r118, %r115, 256;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r119, %r91, %r118;
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	or.b32  	%r120, %r115, 128;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r121, %r91, %r120;
	or.b32  	%r122, %r91, %r115;
	.loc	1 42 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:42:18
	mov.b32 	%r45, %f17;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f65, %r43;
	mov.b32 	%r48, %f18;
	// begin inline asm
	div.full.f32 %r46, %r44, %r48;
	// end inline asm
	mov.b32 	%f66, %r46;
	mov.b32 	%r51, %f19;
	// begin inline asm
	div.full.f32 %r49, %r44, %r51;
	// end inline asm
	mov.b32 	%f67, %r49;
	mov.b32 	%r54, %f20;
	// begin inline asm
	div.full.f32 %r52, %r44, %r54;
	// end inline asm
	mov.b32 	%f68, %r52;
	mov.b32 	%r57, %f21;
	// begin inline asm
	div.full.f32 %r55, %r44, %r57;
	// end inline asm
	mov.b32 	%f69, %r55;
	mov.b32 	%r60, %f22;
	// begin inline asm
	div.full.f32 %r58, %r44, %r60;
	// end inline asm
	mov.b32 	%f70, %r58;
	mov.b32 	%r63, %f23;
	// begin inline asm
	div.full.f32 %r61, %r44, %r63;
	// end inline asm
	mov.b32 	%f71, %r61;
	mov.b32 	%r66, %f24;
	// begin inline asm
	div.full.f32 %r64, %r44, %r66;
	// end inline asm
	mov.b32 	%f72, %r64;
	.loc	1 45 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:45:19
	mul.f32 	%f73, %f48, %f65;
	mul.f32 	%f74, %f45, %f66;
	mul.f32 	%f75, %f42, %f67;
	mul.f32 	%f76, %f39, %f68;
	mul.f32 	%f77, %f36, %f69;
	mul.f32 	%f78, %f33, %f70;
	mul.f32 	%f79, %f30, %f71;
	mul.f32 	%f80, %f27, %f72;
	.loc	1 47 20                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:47:20
	fma.rn.f32 	%f81, %f73, %f64, %f56;
	fma.rn.f32 	%f82, %f74, %f63, %f55;
	fma.rn.f32 	%f83, %f75, %f62, %f54;
	fma.rn.f32 	%f84, %f76, %f61, %f53;
	fma.rn.f32 	%f85, %f77, %f60, %f52;
	fma.rn.f32 	%f86, %f78, %f59, %f51;
	fma.rn.f32 	%f87, %f79, %f58, %f50;
	fma.rn.f32 	%f88, %f80, %f57, %f49;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	shl.b32 	%r123, %r122, 12;
	.loc	1 48 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:35
	shl.b32 	%r124, %r121, 12;
	shl.b32 	%r125, %r119, 12;
	shl.b32 	%r126, %r117, 12;
	.loc	1 48 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:30
	add.s32 	%r127, %r123, %r2;
	add.s32 	%r128, %r124, %r2;
	add.s32 	%r129, %r125, %r2;
	add.s32 	%r130, %r126, %r2;
	add.s32 	%r131, %r127, 2097152;
	add.s32 	%r132, %r127, 2621440;
	add.s32 	%r133, %r127, 3145728;
	add.s32 	%r134, %r127, 3670016;
	.loc	1 48 25                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:25
	mul.wide.s32 	%rd29, %r127, 4;
	add.s64 	%rd11, %rd24, %rd29;
	mul.wide.s32 	%rd30, %r128, 4;
	add.s64 	%rd12, %rd24, %rd30;
	mul.wide.s32 	%rd31, %r129, 4;
	add.s64 	%rd13, %rd24, %rd31;
	mul.wide.s32 	%rd32, %r130, 4;
	add.s64 	%rd14, %rd24, %rd32;
	mul.wide.s32 	%rd33, %r131, 4;
	add.s64 	%rd15, %rd24, %rd33;
	mul.wide.s32 	%rd34, %r132, 4;
	add.s64 	%rd16, %rd24, %rd34;
	mul.wide.s32 	%rd35, %r133, 4;
	add.s64 	%rd17, %rd24, %rd35;
	mul.wide.s32 	%rd36, %r134, 4;
	add.s64 	%rd18, %rd24, %rd36;
	.loc	1 48 47                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:47
	shl.b32 	%r135, %r95, 3;
	mov.u32 	%r136, global_smem;
	add.s32 	%r67, %r136, %r135;
	mov.b32 	%r68, %f81;
	// begin inline asm
	@%p1 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r67, 8;
	mov.b32 	%r70, %f82;
	// begin inline asm
	@%p1 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r67, 16;
	mov.b32 	%r72, %f83;
	// begin inline asm
	@%p1 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r67, 24;
	mov.b32 	%r74, %f84;
	// begin inline asm
	@%p1 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r137, %r115, 3;
	add.s32 	%r138, %r136, %r137;
	ld.shared.u32 	%r83, [%r138];
	shl.b32 	%r139, %r120, 3;
	add.s32 	%r140, %r136, %r139;
	ld.shared.u32 	%r84, [%r140];
	shl.b32 	%r141, %r118, 3;
	add.s32 	%r142, %r136, %r141;
	ld.shared.u32 	%r85, [%r142];
	shl.b32 	%r143, %r116, 3;
	add.s32 	%r144, %r136, %r143;
	ld.shared.u32 	%r86, [%r144];
	bar.sync 	0;
	mov.b32 	%r76, %f85;
	// begin inline asm
	@%p1 st.shared.b32 [ %r67 + 0 ], %r76;
	// end inline asm
	mov.b32 	%r78, %f86;
	// begin inline asm
	@%p1 st.shared.b32 [ %r69 + 0 ], %r78;
	// end inline asm
	mov.b32 	%r80, %f87;
	// begin inline asm
	@%p1 st.shared.b32 [ %r71 + 0 ], %r80;
	// end inline asm
	mov.b32 	%r82, %f88;
	// begin inline asm
	@%p1 st.shared.b32 [ %r73 + 0 ], %r82;
	// end inline asm
	bar.sync 	0;
	ld.shared.u32 	%r87, [%r138];
	ld.shared.u32 	%r88, [%r140];
	ld.shared.u32 	%r89, [%r142];
	ld.shared.u32 	%r90, [%r144];
	// begin inline asm
	@%p1 st.global.b32 [ %rd11 + 0 ], { %r83 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd12 + 0 ], { %r84 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd13 + 0 ], { %r85 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd14 + 0 ], { %r86 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd15 + 0 ], { %r87 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd16 + 0 ], { %r88 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd17 + 0 ], { %r89 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.b32 [ %rd18 + 0 ], { %r90 };
	// end inline asm
	.loc	1 48 4                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/el/cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 108
.b8 55
.b8 53
.b8 122
.b8 108
.b8 104
.b8 105
.b8 109
.b8 115
.b8 105
.b8 102
.b8 55
.b8 55
.b8 54
.b8 98
.b8 105
.b8 113
.b8 117
.b8 117
.b8 102
.b8 51
.b8 118
.b8 121
.b8 106
.b8 52
.b8 99
.b8 98
.b8 54
.b8 116
.b8 98
.b8 122
.b8 118
.b8 51
.b8 55
.b8 50
.b8 109
.b8 101
.b8 119
.b8 54
.b8 54
.b8 120
.b8 101
.b8 108
.b8 55
.b8 117
.b8 112
.b8 117
.b8 112
.b8 107
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
