#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56313813a790 .scope module, "microc_tb" "microc_tb" 2 3;
 .timescale -9 -11;
v0x563138190c60_0 .var "clk", 0 0;
v0x563138190d20_0 .var "op", 2 0;
v0x563138190e30_0 .net "opcode", 5 0, L_0x5631381a1b90;  1 drivers
v0x563138190ed0_0 .var "reset", 0 0;
v0x563138190f70_0 .var "s_abs", 0 0;
v0x5631381910b0_0 .var "s_inc", 0 0;
v0x5631381911a0_0 .var "s_inm", 0 0;
v0x563138191290_0 .var "we3", 0 0;
v0x563138191380_0 .var "wez", 0 0;
v0x563138191420_0 .net "z", 0 0, v0x56313818bc00_0;  1 drivers
S_0x56313813aa70 .scope module, "microc" "microc" 2 10, 3 1 0, S_0x56313813a790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x56313818f950_0 .net "alu_out", 7 0, v0x56313818b3e0_0;  1 drivers
v0x56313818fa60_0 .net "clk", 0 0, v0x563138190c60_0;  1 drivers
v0x56313818fb20_0 .net "inm", 7 0, L_0x5631381a1e00;  1 drivers
v0x56313818fbf0_0 .net "instruction", 15 0, L_0x5631381679a0;  1 drivers
v0x56313818fcc0_0 .net "mux_out", 9 0, L_0x563138191710;  1 drivers
v0x56313818fdb0_0 .net "op", 2 0, v0x563138190d20_0;  1 drivers
v0x56313818fe50_0 .net "opcode", 5 0, L_0x5631381a1b90;  alias, 1 drivers
v0x56313818ff10_0 .net "pc_in", 9 0, L_0x563138191510;  1 drivers
v0x563138190020_0 .net "pc_out", 9 0, v0x563138167b10_0;  1 drivers
v0x563138190170_0 .net "rd1", 7 0, L_0x5631381a2530;  1 drivers
v0x563138190230_0 .net "rd2", 7 0, L_0x5631381a2c40;  1 drivers
v0x563138190340_0 .net "reset", 0 0, v0x563138190ed0_0;  1 drivers
v0x563138190430_0 .net "s_abs", 0 0, v0x563138190f70_0;  1 drivers
v0x5631381904d0_0 .net "s_inc", 0 0, v0x5631381910b0_0;  1 drivers
v0x563138190570_0 .net "s_inm", 0 0, v0x5631381911a0_0;  1 drivers
v0x563138190610_0 .net "sum_out", 9 0, L_0x5631381a1940;  1 drivers
v0x563138190700_0 .net "variableBasura", 7 0, L_0x5631381a1fb0;  1 drivers
v0x5631381907a0_0 .net "wd3", 7 0, L_0x5631381a1ef0;  1 drivers
v0x5631381908b0_0 .net "we3", 0 0, v0x563138191290_0;  1 drivers
v0x563138190950_0 .net "wez", 0 0, v0x563138191380_0;  1 drivers
v0x5631381909f0_0 .net "z", 0 0, v0x56313818bc00_0;  alias, 1 drivers
v0x563138190a90_0 .net "zalu", 0 0, L_0x5631381a3270;  1 drivers
L_0x5631381915d0 .part L_0x5631381679a0, 0, 10;
L_0x5631381917f0 .part L_0x5631381679a0, 0, 10;
L_0x5631381a1b90 .part L_0x5631381679a0, 10, 6;
L_0x5631381a1e00 .part L_0x5631381679a0, 4, 8;
L_0x5631381a1fb0 .part L_0x5631381679a0, 4, 8;
L_0x5631381a2d90 .part L_0x5631381a1fb0, 4, 4;
L_0x5631381a2ec0 .part L_0x5631381a1fb0, 0, 4;
L_0x5631381a2f60 .part L_0x5631381679a0, 0, 4;
S_0x563138141160 .scope module, "PC" "registro" 3 11, 4 35 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x56313813f2c0 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x563138166b30_0 .net "clk", 0 0, v0x563138190c60_0;  alias, 1 drivers
v0x563138166bd0_0 .net "d", 9 0, L_0x563138191510;  alias, 1 drivers
v0x563138167b10_0 .var "q", 9 0;
v0x563138167bb0_0 .net "reset", 0 0, v0x563138190ed0_0;  alias, 1 drivers
E_0x56313810cb20 .event posedge, v0x563138167bb0_0, v0x563138166b30_0;
S_0x56313818ae70 .scope module, "alu" "alu" 3 30, 5 1 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5631381a3270 .functor NOT 1, L_0x5631381a31d0, C4<0>, C4<0>, C4<0>;
v0x56313818b080_0 .net *"_s3", 0 0, L_0x5631381a31d0;  1 drivers
v0x56313818b160_0 .net "a", 7 0, L_0x5631381a2530;  alias, 1 drivers
v0x56313818b240_0 .net "b", 7 0, L_0x5631381a2c40;  alias, 1 drivers
v0x56313818b300_0 .net "op", 2 0, v0x563138190d20_0;  alias, 1 drivers
v0x56313818b3e0_0 .var "s", 7 0;
v0x56313818b510_0 .net "y", 7 0, v0x56313818b3e0_0;  alias, 1 drivers
v0x56313818b5f0_0 .net "zero", 0 0, L_0x5631381a3270;  alias, 1 drivers
E_0x563138141760 .event edge, v0x56313818b300_0, v0x56313818b240_0, v0x56313818b160_0;
L_0x5631381a31d0 .reduce/or v0x56313818b3e0_0;
S_0x56313818b750 .scope module, "ffz" "ffd" 3 32, 4 56 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x56313818b950_0 .net "carga", 0 0, v0x563138191380_0;  alias, 1 drivers
v0x56313818ba10_0 .net "clk", 0 0, v0x563138190c60_0;  alias, 1 drivers
v0x56313818bb00_0 .net "d", 0 0, L_0x5631381a3270;  alias, 1 drivers
v0x56313818bc00_0 .var "q", 0 0;
v0x56313818bca0_0 .net "reset", 0 0, v0x563138190ed0_0;  alias, 1 drivers
S_0x56313818bde0 .scope module, "memory" "memprog" 3 19, 6 3 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5631381679a0 .functor BUFZ 16, L_0x5631381a1cc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x56313818c020_0 .net *"_s0", 15 0, L_0x5631381a1cc0;  1 drivers
v0x56313818c120_0 .net *"_s2", 11 0, L_0x5631381a1d60;  1 drivers
L_0x7f655ab36060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56313818c200_0 .net *"_s5", 1 0, L_0x7f655ab36060;  1 drivers
v0x56313818c2c0_0 .net "a", 9 0, v0x563138167b10_0;  alias, 1 drivers
v0x56313818c3b0_0 .net "clk", 0 0, v0x563138190c60_0;  alias, 1 drivers
v0x56313818c4f0 .array "mem", 1023 0, 15 0;
v0x56313818c590_0 .net "rd", 15 0, L_0x5631381679a0;  alias, 1 drivers
L_0x5631381a1cc0 .array/port v0x56313818c4f0, L_0x5631381a1d60;
L_0x5631381a1d60 .concat [ 10 2 0 0], v0x563138167b10_0, L_0x7f655ab36060;
S_0x56313818c6f0 .scope module, "muxINM" "mux2" 3 23, 4 46 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x56313818c910 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x56313818c9b0_0 .net "d0", 7 0, v0x56313818b3e0_0;  alias, 1 drivers
v0x56313818ca70_0 .net "d1", 7 0, L_0x5631381a1e00;  alias, 1 drivers
v0x56313818cb30_0 .net "s", 0 0, v0x5631381911a0_0;  alias, 1 drivers
v0x56313818cc00_0 .net "y", 7 0, L_0x5631381a1ef0;  alias, 1 drivers
L_0x5631381a1ef0 .functor MUXZ 8, v0x56313818b3e0_0, L_0x5631381a1e00, v0x5631381911a0_0, C4<>;
S_0x56313818cd90 .scope module, "muxPC" "mux2" 3 13, 4 46 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56313818cf60 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x56313818d030_0 .net "d0", 9 0, L_0x5631381a1940;  alias, 1 drivers
v0x56313818d130_0 .net "d1", 9 0, L_0x5631381915d0;  1 drivers
v0x56313818d210_0 .net "s", 0 0, v0x563138190f70_0;  alias, 1 drivers
v0x56313818d2e0_0 .net "y", 9 0, L_0x563138191510;  alias, 1 drivers
L_0x563138191510 .functor MUXZ 10, L_0x5631381a1940, L_0x5631381915d0, v0x563138190f70_0, C4<>;
S_0x56313818d460 .scope module, "muxSUM" "mux2" 3 14, 4 46 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x56313818d630 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x56313818d700_0 .net "d0", 9 0, L_0x5631381917f0;  1 drivers
L_0x7f655ab36018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x56313818d800_0 .net "d1", 9 0, L_0x7f655ab36018;  1 drivers
v0x56313818d8e0_0 .net "s", 0 0, v0x5631381910b0_0;  alias, 1 drivers
v0x56313818d9b0_0 .net "y", 9 0, L_0x563138191710;  alias, 1 drivers
L_0x563138191710 .functor MUXZ 10, L_0x5631381917f0, L_0x7f655ab36018, v0x5631381910b0_0, C4<>;
S_0x56313818db40 .scope module, "register" "regfile" 3 28, 4 4 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x56313818de70_0 .net *"_s0", 31 0, L_0x5631381a2050;  1 drivers
v0x56313818df70_0 .net *"_s10", 5 0, L_0x5631381a2320;  1 drivers
L_0x7f655ab36138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56313818e050_0 .net *"_s13", 1 0, L_0x7f655ab36138;  1 drivers
L_0x7f655ab36180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56313818e110_0 .net/2u *"_s14", 7 0, L_0x7f655ab36180;  1 drivers
v0x56313818e1f0_0 .net *"_s18", 31 0, L_0x5631381a26c0;  1 drivers
L_0x7f655ab361c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56313818e320_0 .net *"_s21", 27 0, L_0x7f655ab361c8;  1 drivers
L_0x7f655ab36210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56313818e400_0 .net/2u *"_s22", 31 0, L_0x7f655ab36210;  1 drivers
v0x56313818e4e0_0 .net *"_s24", 0 0, L_0x5631381a27f0;  1 drivers
v0x56313818e5a0_0 .net *"_s26", 7 0, L_0x5631381a2930;  1 drivers
v0x56313818e680_0 .net *"_s28", 5 0, L_0x5631381a2a20;  1 drivers
L_0x7f655ab360a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56313818e760_0 .net *"_s3", 27 0, L_0x7f655ab360a8;  1 drivers
L_0x7f655ab36258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56313818e840_0 .net *"_s31", 1 0, L_0x7f655ab36258;  1 drivers
L_0x7f655ab362a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x56313818e920_0 .net/2u *"_s32", 7 0, L_0x7f655ab362a0;  1 drivers
L_0x7f655ab360f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56313818ea00_0 .net/2u *"_s4", 31 0, L_0x7f655ab360f0;  1 drivers
v0x56313818eae0_0 .net *"_s6", 0 0, L_0x5631381a2140;  1 drivers
v0x56313818eba0_0 .net *"_s8", 7 0, L_0x5631381a2280;  1 drivers
v0x56313818ec80_0 .net "clk", 0 0, v0x563138190c60_0;  alias, 1 drivers
v0x56313818ed20_0 .net "ra1", 3 0, L_0x5631381a2d90;  1 drivers
v0x56313818ee00_0 .net "ra2", 3 0, L_0x5631381a2ec0;  1 drivers
v0x56313818eee0_0 .net "rd1", 7 0, L_0x5631381a2530;  alias, 1 drivers
v0x56313818efa0_0 .net "rd2", 7 0, L_0x5631381a2c40;  alias, 1 drivers
v0x56313818f070 .array "regb", 15 0, 7 0;
v0x56313818f110_0 .net "wa3", 3 0, L_0x5631381a2f60;  1 drivers
v0x56313818f1f0_0 .net "wd3", 7 0, L_0x5631381a1ef0;  alias, 1 drivers
v0x56313818f2e0_0 .net "we3", 0 0, v0x563138191290_0;  alias, 1 drivers
E_0x563138142070 .event posedge, v0x563138166b30_0;
L_0x5631381a2050 .concat [ 4 28 0 0], L_0x5631381a2d90, L_0x7f655ab360a8;
L_0x5631381a2140 .cmp/ne 32, L_0x5631381a2050, L_0x7f655ab360f0;
L_0x5631381a2280 .array/port v0x56313818f070, L_0x5631381a2320;
L_0x5631381a2320 .concat [ 4 2 0 0], L_0x5631381a2d90, L_0x7f655ab36138;
L_0x5631381a2530 .functor MUXZ 8, L_0x7f655ab36180, L_0x5631381a2280, L_0x5631381a2140, C4<>;
L_0x5631381a26c0 .concat [ 4 28 0 0], L_0x5631381a2ec0, L_0x7f655ab361c8;
L_0x5631381a27f0 .cmp/ne 32, L_0x5631381a26c0, L_0x7f655ab36210;
L_0x5631381a2930 .array/port v0x56313818f070, L_0x5631381a2a20;
L_0x5631381a2a20 .concat [ 4 2 0 0], L_0x5631381a2ec0, L_0x7f655ab36258;
L_0x5631381a2c40 .functor MUXZ 8, L_0x7f655ab362a0, L_0x5631381a2930, L_0x5631381a27f0, C4<>;
S_0x56313818f480 .scope module, "sum" "sum" 3 15, 4 28 0, S_0x56313813aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x56313818f620_0 .net "a", 9 0, v0x563138167b10_0;  alias, 1 drivers
v0x56313818f750_0 .net "b", 9 0, L_0x563138191710;  alias, 1 drivers
v0x56313818f810_0 .net "y", 9 0, L_0x5631381a1940;  alias, 1 drivers
L_0x5631381a1940 .arith/sum 10, v0x563138167b10_0, L_0x563138191710;
    .scope S_0x563138141160;
T_0 ;
    %wait E_0x56313810cb20;
    %load/vec4 v0x563138167bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563138167b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563138166bd0_0;
    %assign/vec4 v0x563138167b10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56313818bde0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x56313818c4f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56313818db40;
T_2 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x56313818f070 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x56313818db40;
T_3 ;
    %wait E_0x563138142070;
    %load/vec4 v0x56313818f2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x56313818f1f0_0;
    %load/vec4 v0x56313818f110_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56313818f070, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56313818ae70;
T_4 ;
    %wait E_0x563138141760;
    %load/vec4 v0x56313818b300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x56313818b160_0;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x56313818b160_0;
    %inv;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x56313818b160_0;
    %load/vec4 v0x56313818b240_0;
    %add;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x56313818b160_0;
    %load/vec4 v0x56313818b240_0;
    %sub;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x56313818b160_0;
    %load/vec4 v0x56313818b240_0;
    %and;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x56313818b160_0;
    %load/vec4 v0x56313818b240_0;
    %or;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x56313818b160_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x56313818b240_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x56313818b3e0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56313818b750;
T_5 ;
    %wait E_0x56313810cb20;
    %load/vec4 v0x56313818bca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56313818bc00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56313818b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56313818bb00_0;
    %assign/vec4 v0x56313818bc00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56313813a790;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138190c60_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190c60_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56313813a790;
T_7 ;
    %vpi_call 2 22 "$monitor", "tiempo=%0d z=b s_abs=%b wez=%b reset=%b s_inc=%b we3=%b op=%0d clk=%b s_inm=%b opcode=%0d", $time, v0x563138190c60_0, v0x563138190f70_0, v0x5631381910b0_0, v0x5631381911a0_0, v0x563138191380_0, v0x563138190ed0_0, v0x563138190d20_0, v0x563138191420_0, v0x563138190e30_0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138190ed0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190ed0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138190f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631381910b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5631381911a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563138191380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563138190d20_0, 0, 3;
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./microc_tb.v";
    "./microc.v";
    "./componentes.v";
    "./alu.v";
    "./memprog.v";
