// Seed: 1058861370
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  not primCall (id_0, id_1);
  module_2 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    output wor id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10
);
  assign id_2 = id_1 * -1;
  assign id_7 = id_1;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri0 id_2,
    input tri module_2,
    output wand id_4,
    input tri id_5,
    input supply1 id_6
    , id_14,
    input supply0 id_7,
    input wor id_8,
    output tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    input wand id_12
);
  wire [1 : -1] id_15;
endmodule
