=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.002562 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000618/0 sec (0.000303/0 sec, 0.000315/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 6.6e-05/0 sec (2.5e-05/2.5e-05 sec, 4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (2.8e-05/2.8e-05 sec, 7e-05/7e-05 sec )
[LOG] Total clause size reduction: 112 --> 8 (28 --> 2, 84 --> 6 )
[LOG] Average clause size reduction: 18.6667 --> 1.33333 (14 --> 1, 21 --> 1.5 )
[LOG] Overall execution time: 0.003867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002342 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00046/0 sec (0.000267/0 sec, 0.000193/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 4.2e-05/0 sec (2.7e-05/2.7e-05 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 4e-05/0 sec (2.3e-05/2.3e-05 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 66 --> 3 (44 --> 2, 22 --> 1 )
[LOG] Average clause size reduction: 13.2 --> 0.6 (14.6667 --> 0.666667, 11 --> 0.5 )
[LOG] Overall execution time: 0.003415 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.005585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 74 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002996/0 sec (0.000704/0 sec, 0.00087/0 sec, 0.000708/0 sec, 0.000714/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 4, 4 )
[LOG] Total clause computation time: 0.000432/0 sec (6.8e-05/6.8e-05 sec, 0.000146/0.000146 sec, 0.000109/0.000109 sec, 0.000109/0.000109 sec )
[LOG] Total clause minimization time: 0.000725/0 sec (8e-05/8e-05 sec, 0.000307/0.000307 sec, 0.000176/0.000176 sec, 0.000162/0.000162 sec )
[LOG] Total clause size reduction: 989 --> 31 (140 --> 2, 420 --> 14, 213 --> 8, 216 --> 7 )
[LOG] Average clause size reduction: 54.9444 --> 1.72222 (46.6667 --> 0.666667, 60 --> 2, 53.25 --> 2, 54 --> 1.75 )
[LOG] Overall execution time: 0.006903 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 102 8 2 1 90
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.004193 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002012/0 sec (0.000598/0 sec, 0.000444/0 sec, 0.000516/0 sec, 0.000454/0 sec )
[LOG] Nr of iterations: 13 (3, 3, 4, 3 )
[LOG] Total clause computation time: 0.000249/0 sec (6.5e-05/6.5e-05 sec, 5.4e-05/5.4e-05 sec, 6.8e-05/6.8e-05 sec, 6.2e-05/6.2e-05 sec )
[LOG] Total clause minimization time: 0.000359/0 sec (7.6e-05/7.6e-05 sec, 8.3e-05/8.3e-05 sec, 0.000134/0.000134 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause size reduction: 493 --> 17 (108 --> 3, 108 --> 4, 165 --> 7, 112 --> 3 )
[LOG] Average clause size reduction: 37.9231 --> 1.30769 (36 --> 1, 36 --> 1.33333, 41.25 --> 1.75, 37.3333 --> 1 )
[LOG] Overall execution time: 0.005301 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 73
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.010674 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 47 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006732/0 sec (0.000964/0 sec, 0.000928/0 sec, 0.000681/0 sec, 0.001721/0 sec, 0.001075/0 sec, 0.001363/0 sec )
[LOG] Nr of iterations: 27 (2, 4, 2, 10, 3, 6 )
[LOG] Total clause computation time: 0.000941/0 sec (7.8e-05/7.8e-05 sec, 0.00013/0.00013 sec, 6.5e-05/6.5e-05 sec, 0.000325/0.000325 sec, 0.000115/0.000115 sec, 0.000228/0.000228 sec )
[LOG] Total clause minimization time: 0.001781/0 sec (7e-05/7e-05 sec, 0.000191/0.000191 sec, 5.3e-05/5.3e-05 sec, 0.000772/0.000772 sec, 0.000245/0.000245 sec, 0.00045/0.00045 sec )
[LOG] Total clause size reduction: 2387 --> 55 (112 --> 1, 336 --> 6, 113 --> 1, 1026 --> 26, 220 --> 7, 580 --> 14 )
[LOG] Average clause size reduction: 88.4074 --> 2.03704 (56 --> 0.5, 84 --> 1.5, 56.5 --> 0.5, 102.6 --> 2.6, 73.3333 --> 2.33333, 96.6667 --> 2.33333 )
[LOG] Overall execution time: 0.012053 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 166 12 2 1 151
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.007003 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 67 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004294/0 sec (0.000802/0 sec, 0.000721/0 sec, 0.000654/0 sec, 0.000754/0 sec, 0.000684/0 sec, 0.000679/0 sec )
[LOG] Nr of iterations: 20 (3, 4, 3, 4, 3, 3 )
[LOG] Total clause computation time: 0.000563/0 sec (8.6e-05/8.6e-05 sec, 9.5e-05/9.5e-05 sec, 8.2e-05/8.2e-05 sec, 0.000103/0.000103 sec, 0.000101/0.000101 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause minimization time: 0.000764/0 sec (7.8e-05/7.8e-05 sec, 0.000166/0.000166 sec, 0.000119/0.000119 sec, 0.000174/0.000174 sec, 0.000122/0.000122 sec, 0.000105/0.000105 sec )
[LOG] Total clause size reduction: 1226 --> 23 (172 --> 2, 258 --> 6, 174 --> 3, 264 --> 7, 178 --> 2, 180 --> 3 )
[LOG] Average clause size reduction: 61.3 --> 1.15 (57.3333 --> 0.666667, 64.5 --> 1.5, 58 --> 1, 66 --> 1.75, 59.3333 --> 0.666667, 60 --> 1 )
[LOG] Overall execution time: 0.008312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.016505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 170 AND gates.
[LOG] Size after ABC: 66 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.011697/0 sec (0.001313/0 sec, 0.001458/0 sec, 0.002276/0 sec, 0.001081/0 sec, 0.001137/0 sec, 0.001813/0 sec, 0.001075/0 sec, 0.001544/0 sec )
[LOG] Nr of iterations: 36 (2, 6, 10, 2, 3, 7, 2, 4 )
[LOG] Total clause computation time: 0.001431/0 sec (0.000104/0.000104 sec, 0.000189/0.000189 sec, 0.000446/0.000446 sec, 0.00012/0.00012 sec, 0.000103/0.000103 sec, 0.000237/0.000237 sec, 7.3e-05/7.3e-05 sec, 0.000159/0.000159 sec )
[LOG] Total clause minimization time: 0.003008/0 sec (9.7e-05/9.7e-05 sec, 0.000482/0.000482 sec, 0.000961/0.000961 sec, 0.000112/0.000112 sec, 0.000186/0.000186 sec, 0.000668/0.000668 sec, 8.4e-05/8.4e-05 sec, 0.000418/0.000418 sec )
[LOG] Total clause size reduction: 4366 --> 68 (154 --> 1, 770 --> 12, 1395 --> 25, 151 --> 2, 314 --> 3, 948 --> 15, 154 --> 1, 480 --> 9 )
[LOG] Average clause size reduction: 121.278 --> 1.88889 (77 --> 0.5, 128.333 --> 2, 139.5 --> 2.5, 75.5 --> 1, 104.667 --> 1, 135.429 --> 2.14286, 77 --> 0.5, 120 --> 2.25 )
[LOG] Overall execution time: 0.018166 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 229 16 2 1 207
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.009498 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006363/0 sec (0.001003/0 sec, 0.000832/0 sec, 0.000712/0 sec, 0.000705/0 sec, 0.000765/0 sec, 0.000857/0 sec, 0.000748/0 sec, 0.000741/0 sec )
[LOG] Nr of iterations: 19 (2, 3, 2, 2, 2, 4, 2, 2 )
[LOG] Total clause computation time: 0.000681/0 sec (9.2e-05/9.2e-05 sec, 9.6e-05/9.6e-05 sec, 7.3e-05/7.3e-05 sec, 7.4e-05/7.4e-05 sec, 7.3e-05/7.3e-05 sec, 0.000122/0.000122 sec, 7.5e-05/7.5e-05 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause minimization time: 0.000808/0 sec (7.1e-05/7.1e-05 sec, 0.000139/0.000139 sec, 8.1e-05/8.1e-05 sec, 8.1e-05/8.1e-05 sec, 0.000116/0.000116 sec, 0.000155/0.000155 sec, 8.8e-05/8.8e-05 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause size reduction: 1327 --> 13 (118 --> 1, 236 --> 3, 119 --> 1, 120 --> 1, 121 --> 1, 366 --> 4, 123 --> 1, 124 --> 1 )
[LOG] Average clause size reduction: 69.8421 --> 0.684211 (59 --> 0.5, 78.6667 --> 1, 59.5 --> 0.5, 60 --> 0.5, 60.5 --> 0.5, 91.5 --> 1, 61.5 --> 0.5, 62 --> 0.5 )
[LOG] Overall execution time: 0.010946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.027162 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 246 AND gates.
[LOG] Size after ABC: 88 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.021257/0 sec (0.002201/0 sec, 0.002488/0 sec, 0.001924/0 sec, 0.002724/0 sec, 0.00163/0 sec, 0.002013/0 sec, 0.002108/0 sec, 0.001419/0 sec, 0.00234/0 sec, 0.00241/0 sec )
[LOG] Nr of iterations: 56 (6, 8, 5, 8, 4, 5, 6, 2, 6, 6 )
[LOG] Total clause computation time: 0.00258/0 sec (0.000215/0.000215 sec, 0.000379/0.000379 sec, 0.000255/0.000255 sec, 0.00045/0.00045 sec, 0.000165/0.000165 sec, 0.000203/0.000203 sec, 0.000268/0.000268 sec, 8.5e-05/8.5e-05 sec, 0.000284/0.000284 sec, 0.000276/0.000276 sec )
[LOG] Total clause minimization time: 0.006613/0 sec (0.000532/0.000532 sec, 0.001062/0.001062 sec, 0.000585/0.000585 sec, 0.001133/0.001133 sec, 0.000307/0.000307 sec, 0.000591/0.000591 sec, 0.000662/0.000662 sec, 0.000115/0.000115 sec, 0.000859/0.000859 sec, 0.000767/0.000767 sec )
[LOG] Total clause size reduction: 9075 --> 112 (980 --> 9, 1372 --> 21, 768 --> 11, 1316 --> 20, 597 --> 5, 800 --> 10, 1005 --> 10, 202 --> 1, 1015 --> 13, 1020 --> 12 )
[LOG] Average clause size reduction: 162.054 --> 2 (163.333 --> 1.5, 171.5 --> 2.625, 153.6 --> 2.2, 164.5 --> 2.5, 149.25 --> 1.25, 160 --> 2, 167.5 --> 1.66667, 101 --> 0.5, 169.167 --> 2.16667, 170 --> 2 )
[LOG] Overall execution time: 0.029214 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 295 20 2 1 267
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.017749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 83 new AND gates.
[LOG] Size before ABC: 133 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01288/0 sec (0.001385/0 sec, 0.001035/0 sec, 0.0012/0 sec, 0.001418/0 sec, 0.001127/0 sec, 0.001002/0 sec, 0.001525/0 sec, 0.001479/0 sec, 0.001253/0 sec, 0.001456/0 sec )
[LOG] Nr of iterations: 38 (3, 3, 4, 5, 3, 2, 5, 5, 4, 4 )
[LOG] Total clause computation time: 0.00163/0 sec (0.000123/0.000123 sec, 0.000104/0.000104 sec, 0.000148/0.000148 sec, 0.000254/0.000254 sec, 0.000127/0.000127 sec, 9.7e-05/9.7e-05 sec, 0.000204/0.000204 sec, 0.000236/0.000236 sec, 0.000163/0.000163 sec, 0.000174/0.000174 sec )
[LOG] Total clause minimization time: 0.002742/0 sec (0.000151/0.000151 sec, 0.000178/0.000178 sec, 0.00028/0.00028 sec, 0.000387/0.000387 sec, 0.00016/0.00016 sec, 0.000116/0.000116 sec, 0.000491/0.000491 sec, 0.000375/0.000375 sec, 0.000237/0.000237 sec, 0.000367/0.000367 sec )
[LOG] Total clause size reduction: 4260 --> 53 (300 --> 2, 300 --> 4, 453 --> 5, 608 --> 9, 306 --> 2, 154 --> 1, 620 --> 11, 604 --> 8, 441 --> 4, 474 --> 7 )
[LOG] Average clause size reduction: 112.105 --> 1.39474 (100 --> 0.666667, 100 --> 1.33333, 113.25 --> 1.25, 121.6 --> 1.8, 102 --> 0.666667, 77 --> 0.5, 124 --> 2.2, 120.8 --> 1.6, 110.25 --> 1, 118.5 --> 1.75 )
[LOG] Overall execution time: 0.019425 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 238 20 2 1 212
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.031479 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 225 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02473/0 sec (0.002053/0 sec, 0.002034/0 sec, 0.002244/0 sec, 0.002368/0 sec, 0.001648/0 sec, 0.00161/0 sec, 0.001728/0 sec, 0.002377/0 sec, 0.001725/0 sec, 0.001752/0 sec, 0.002987/0 sec, 0.002204/0 sec )
[LOG] Nr of iterations: 42 (3, 4, 5, 5, 2, 2, 2, 5, 2, 2, 7, 3 )
[LOG] Total clause computation time: 0.002297/0 sec (0.000151/0.000151 sec, 0.000266/0.000266 sec, 0.000284/0.000284 sec, 0.000267/0.000267 sec, 9.6e-05/9.6e-05 sec, 9.2e-05/9.2e-05 sec, 9.5e-05/9.5e-05 sec, 0.000247/0.000247 sec, 0.000109/0.000109 sec, 0.000106/0.000106 sec, 0.000383/0.000383 sec, 0.000201/0.000201 sec )
[LOG] Total clause minimization time: 0.004313/0 sec (0.00018/0.00018 sec, 0.000365/0.000365 sec, 0.00053/0.00053 sec, 0.000649/0.000649 sec, 0.000102/0.000102 sec, 0.0001/0.0001 sec, 0.000114/0.000114 sec, 0.00063/0.00063 sec, 0.000126/0.000126 sec, 0.000118/0.000118 sec, 0.001053/0.001053 sec, 0.000346/0.000346 sec )
[LOG] Total clause size reduction: 7277 --> 64 (476 --> 2, 714 --> 6, 956 --> 9, 960 --> 11, 241 --> 1, 242 --> 1, 243 --> 1, 976 --> 10, 245 --> 1, 246 --> 1, 1482 --> 17, 496 --> 4 )
[LOG] Average clause size reduction: 173.262 --> 1.52381 (158.667 --> 0.666667, 178.5 --> 1.5, 191.2 --> 1.8, 192 --> 2.2, 120.5 --> 0.5, 121 --> 0.5, 121.5 --> 0.5, 195.2 --> 2, 122.5 --> 0.5, 123 --> 0.5, 211.714 --> 2.42857, 165.333 --> 1.33333 )
[LOG] Overall execution time: 0.033817 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.02624 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 106 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020483/0 sec (0.001668/0 sec, 0.001574/0 sec, 0.001266/0 sec, 0.001733/0 sec, 0.001716/0 sec, 0.001243/0 sec, 0.001475/0 sec, 0.002083/0 sec, 0.00229/0 sec, 0.001792/0 sec, 0.002328/0 sec, 0.001315/0 sec )
[LOG] Nr of iterations: 56 (4, 5, 3, 6, 5, 2, 3, 7, 7, 5, 7, 2 )
[LOG] Total clause computation time: 0.002891/0 sec (0.000193/0.000193 sec, 0.000226/0.000226 sec, 0.000145/0.000145 sec, 0.000301/0.000301 sec, 0.000253/0.000253 sec, 0.000119/0.000119 sec, 0.000156/0.000156 sec, 0.000362/0.000362 sec, 0.000385/0.000385 sec, 0.000248/0.000248 sec, 0.000411/0.000411 sec, 9.2e-05/9.2e-05 sec )
[LOG] Total clause minimization time: 0.005172/0 sec (0.000223/0.000223 sec, 0.000469/0.000469 sec, 0.000199/0.000199 sec, 0.000512/0.000512 sec, 0.000497/0.000497 sec, 0.000161/0.000161 sec, 0.000277/0.000277 sec, 0.000706/0.000706 sec, 0.000802/0.000802 sec, 0.000449/0.000449 sec, 0.000781/0.000781 sec, 9.6e-05/9.6e-05 sec )
[LOG] Total clause size reduction: 8140 --> 90 (546 --> 3, 728 --> 9, 366 --> 2, 920 --> 10, 740 --> 9, 186 --> 1, 374 --> 4, 1128 --> 14, 1134 --> 15, 740 --> 7, 1086 --> 15, 192 --> 1 )
[LOG] Average clause size reduction: 145.357 --> 1.60714 (136.5 --> 0.75, 145.6 --> 1.8, 122 --> 0.666667, 153.333 --> 1.66667, 148 --> 1.8, 93 --> 0.5, 124.667 --> 1.33333, 161.143 --> 2, 162 --> 2.14286, 148 --> 1.4, 155.143 --> 2.14286, 96 --> 0.5 )
[LOG] Overall execution time: 0.028146 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 296 24 2 1 263
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.042644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 120 new AND gates.
[LOG] Size before ABC: 263 AND gates.
[LOG] Size after ABC: 109 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035125/0 sec (0.002398/0 sec, 0.001862/0 sec, 0.002147/0 sec, 0.002336/0 sec, 0.002366/0 sec, 0.002952/0 sec, 0.002398/0 sec, 0.002285/0 sec, 0.002267/0 sec, 0.002547/0 sec, 0.002967/0 sec, 0.002412/0 sec, 0.003262/0 sec, 0.002926/0 sec )
[LOG] Nr of iterations: 54 (3, 2, 4, 4, 4, 6, 3, 3, 3, 4, 5, 3, 6, 4 )
[LOG] Total clause computation time: 0.003163/0 sec (0.000146/0.000146 sec, 9.8e-05/9.8e-05 sec, 0.000204/0.000204 sec, 0.000202/0.000202 sec, 0.0002/0.0002 sec, 0.000359/0.000359 sec, 0.000154/0.000154 sec, 0.000185/0.000185 sec, 0.000199/0.000199 sec, 0.000236/0.000236 sec, 0.000303/0.000303 sec, 0.000215/0.000215 sec, 0.000388/0.000388 sec, 0.000274/0.000274 sec )
[LOG] Total clause minimization time: 0.006915/0 sec (0.000261/0.000261 sec, 0.000128/0.000128 sec, 0.000359/0.000359 sec, 0.000452/0.000452 sec, 0.00052/0.00052 sec, 0.000884/0.000884 sec, 0.000386/0.000386 sec, 0.000339/0.000339 sec, 0.000319/0.000319 sec, 0.000522/0.000522 sec, 0.000782/0.000782 sec, 0.000345/0.000345 sec, 0.001005/0.001005 sec, 0.000613/0.000613 sec )
[LOG] Total clause size reduction: 11445 --> 86 (560 --> 3, 280 --> 1, 843 --> 5, 846 --> 6, 849 --> 7, 1420 --> 12, 570 --> 5, 572 --> 4, 574 --> 3, 864 --> 5, 1156 --> 10, 580 --> 4, 1455 --> 13, 876 --> 8 )
[LOG] Average clause size reduction: 211.944 --> 1.59259 (186.667 --> 1, 140 --> 0.5, 210.75 --> 1.25, 211.5 --> 1.5, 212.25 --> 1.75, 236.667 --> 2, 190 --> 1.66667, 190.667 --> 1.33333, 191.333 --> 1, 216 --> 1.25, 231.2 --> 2, 193.333 --> 1.33333, 242.5 --> 2.16667, 219 --> 2 )
[LOG] Overall execution time: 0.045362 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 404 28 2 1 371
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.034668 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 123 new AND gates.
[LOG] Size before ABC: 207 AND gates.
[LOG] Size after ABC: 110 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.028095/0 sec (0.00185/0 sec, 0.002116/0 sec, 0.001799/0 sec, 0.001413/0 sec, 0.002343/0 sec, 0.001551/0 sec, 0.002028/0 sec, 0.002061/0 sec, 0.002026/0 sec, 0.001846/0 sec, 0.001966/0 sec, 0.001943/0 sec, 0.003138/0 sec, 0.002015/0 sec )
[LOG] Nr of iterations: 54 (2, 5, 4, 2, 7, 2, 5, 4, 4, 3, 3, 3, 7, 3 )
[LOG] Total clause computation time: 0.003406/0 sec (0.000151/0.000151 sec, 0.000249/0.000249 sec, 0.000219/0.000219 sec, 0.000121/0.000121 sec, 0.000373/0.000373 sec, 0.000141/0.000141 sec, 0.000326/0.000326 sec, 0.000286/0.000286 sec, 0.000321/0.000321 sec, 0.00019/0.00019 sec, 0.000191/0.000191 sec, 0.000193/0.000193 sec, 0.000459/0.000459 sec, 0.000186/0.000186 sec )
[LOG] Total clause minimization time: 0.005852/0 sec (0.00014/0.00014 sec, 0.000654/0.000654 sec, 0.00045/0.00045 sec, 0.000144/0.000144 sec, 0.000804/0.000804 sec, 0.000159/0.000159 sec, 0.00052/0.00052 sec, 0.000359/0.000359 sec, 0.000312/0.000312 sec, 0.000252/0.000252 sec, 0.000354/0.000354 sec, 0.000308/0.000308 sec, 0.001108/0.001108 sec, 0.000288/0.000288 sec )
[LOG] Total clause size reduction: 8775 --> 84 (214 --> 1, 856 --> 12, 630 --> 7, 216 --> 1, 1302 --> 15, 218 --> 1, 876 --> 8, 660 --> 5, 663 --> 4, 444 --> 2, 446 --> 3, 448 --> 4, 1350 --> 18, 452 --> 3 )
[LOG] Average clause size reduction: 162.5 --> 1.55556 (107 --> 0.5, 171.2 --> 2.4, 157.5 --> 1.75, 108 --> 0.5, 186 --> 2.14286, 109 --> 0.5, 175.2 --> 1.6, 165 --> 1.25, 165.75 --> 1, 148 --> 0.666667, 148.667 --> 1, 149.333 --> 1.33333, 192.857 --> 2.57143, 150.667 --> 1 )
[LOG] Overall execution time: 0.037019 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 339 28 2 1 308
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.062249 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 124 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052509/0 sec (0.002711/0 sec, 0.002902/0 sec, 0.002554/0 sec, 0.003879/0 sec, 0.003664/0 sec, 0.002814/0 sec, 0.003402/0 sec, 0.002844/0 sec, 0.002849/0 sec, 0.003951/0 sec, 0.003597/0 sec, 0.002982/0 sec, 0.003708/0 sec, 0.004606/0 sec, 0.003156/0 sec, 0.00289/0 sec )
[LOG] Nr of iterations: 65 (3, 5, 3, 7, 5, 3, 5, 3, 3, 6, 4, 2, 5, 7, 2, 2 )
[LOG] Total clause computation time: 0.005711/0 sec (0.000211/0.000211 sec, 0.000388/0.000388 sec, 0.000215/0.000215 sec, 0.000544/0.000544 sec, 0.000366/0.000366 sec, 0.000276/0.000276 sec, 0.000382/0.000382 sec, 0.000254/0.000254 sec, 0.000281/0.000281 sec, 0.00051/0.00051 sec, 0.000372/0.000372 sec, 0.000213/0.000213 sec, 0.000438/0.000438 sec, 0.000779/0.000779 sec, 0.000238/0.000238 sec, 0.000244/0.000244 sec )
[LOG] Total clause minimization time: 0.010353/0 sec (0.000299/0.000299 sec, 0.000641/0.000641 sec, 0.000385/0.000385 sec, 0.001302/0.001302 sec, 0.001015/0.001015 sec, 0.00034/0.00034 sec, 0.000849/0.000849 sec, 0.000347/0.000347 sec, 0.000416/0.000416 sec, 0.001218/0.001218 sec, 0.000703/0.000703 sec, 0.000222/0.000222 sec, 0.000841/0.000841 sec, 0.001247/0.001247 sec, 0.000282/0.000282 sec, 0.000246/0.000246 sec )
[LOG] Total clause size reduction: 16068 --> 110 (644 --> 4, 1288 --> 8, 646 --> 4, 1944 --> 17, 1300 --> 12, 642 --> 3, 1308 --> 10, 656 --> 3, 658 --> 3, 1650 --> 13, 993 --> 8, 332 --> 1, 1332 --> 8, 2004 --> 14, 335 --> 1, 336 --> 1 )
[LOG] Average clause size reduction: 247.2 --> 1.69231 (214.667 --> 1.33333, 257.6 --> 1.6, 215.333 --> 1.33333, 277.714 --> 2.42857, 260 --> 2.4, 214 --> 1, 261.6 --> 2, 218.667 --> 1, 219.333 --> 1, 275 --> 2.16667, 248.25 --> 2, 166 --> 0.5, 266.4 --> 1.6, 286.286 --> 2, 167.5 --> 0.5, 168 --> 0.5 )
[LOG] Overall execution time: 0.06523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 463 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.043446 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.035981/0 sec (0.00224/0 sec, 0.001875/0 sec, 0.002172/0 sec, 0.001744/0 sec, 0.002389/0 sec, 0.001929/0 sec, 0.002046/0 sec, 0.002512/0 sec, 0.002699/0 sec, 0.002844/0 sec, 0.001919/0 sec, 0.002713/0 sec, 0.002069/0 sec, 0.002594/0 sec, 0.00209/0 sec, 0.002146/0 sec )
[LOG] Nr of iterations: 60 (4, 3, 5, 2, 5, 3, 3, 5, 5, 6, 2, 5, 2, 5, 2, 3 )
[LOG] Total clause computation time: 0.004276/0 sec (0.000259/0.000259 sec, 0.00019/0.00019 sec, 0.000295/0.000295 sec, 0.000152/0.000152 sec, 0.000334/0.000334 sec, 0.0002/0.0002 sec, 0.000204/0.000204 sec, 0.000363/0.000363 sec, 0.000353/0.000353 sec, 0.000418/0.000418 sec, 0.000168/0.000168 sec, 0.00038/0.00038 sec, 0.000175/0.000175 sec, 0.000367/0.000367 sec, 0.000185/0.000185 sec, 0.000233/0.000233 sec )
[LOG] Total clause minimization time: 0.007103/0 sec (0.000264/0.000264 sec, 0.000273/0.000273 sec, 0.000498/0.000498 sec, 0.000189/0.000189 sec, 0.000655/0.000655 sec, 0.000289/0.000289 sec, 0.000418/0.000418 sec, 0.000667/0.000667 sec, 0.000715/0.000715 sec, 0.00085/0.00085 sec, 0.000179/0.000179 sec, 0.000711/0.000711 sec, 0.000286/0.000286 sec, 0.000609/0.000609 sec, 0.000229/0.000229 sec, 0.000271/0.000271 sec )
[LOG] Total clause size reduction: 11101 --> 83 (738 --> 3, 492 --> 3, 988 --> 8, 248 --> 1, 996 --> 10, 500 --> 3, 502 --> 4, 1008 --> 9, 1012 --> 10, 1270 --> 11, 255 --> 1, 1024 --> 9, 257 --> 1, 1032 --> 7, 259 --> 1, 520 --> 2 )
[LOG] Average clause size reduction: 185.017 --> 1.38333 (184.5 --> 0.75, 164 --> 1, 197.6 --> 1.6, 124 --> 0.5, 199.2 --> 2, 166.667 --> 1, 167.333 --> 1.33333, 201.6 --> 1.8, 202.4 --> 2, 211.667 --> 1.83333, 127.5 --> 0.5, 204.8 --> 1.8, 128.5 --> 0.5, 206.4 --> 1.4, 129.5 --> 0.5, 173.333 --> 0.666667 )
[LOG] Overall execution time: 0.046069 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 349
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.073272 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 152 new AND gates.
[LOG] Size before ABC: 329 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.062583/0 sec (0.003451/0 sec, 0.003052/0 sec, 0.003564/0 sec, 0.002957/0 sec, 0.002931/0 sec, 0.004046/0 sec, 0.004135/0 sec, 0.003079/0 sec, 0.003043/0 sec, 0.003007/0 sec, 0.004311/0 sec, 0.003132/0 sec, 0.003029/0 sec, 0.004796/0 sec, 0.00413/0 sec, 0.003745/0 sec, 0.003092/0 sec, 0.003083/0 sec )
[LOG] Nr of iterations: 59 (3, 2, 4, 2, 2, 5, 5, 2, 2, 2, 6, 2, 2, 7, 5, 4, 2, 2 )
[LOG] Total clause computation time: 0.00497/0 sec (0.000184/0.000184 sec, 0.000189/0.000189 sec, 0.000327/0.000327 sec, 0.000188/0.000188 sec, 0.000193/0.000193 sec, 0.000452/0.000452 sec, 0.000355/0.000355 sec, 0.000157/0.000157 sec, 0.000155/0.000155 sec, 0.000156/0.000156 sec, 0.00053/0.00053 sec, 0.000156/0.000156 sec, 0.000158/0.000158 sec, 0.000595/0.000595 sec, 0.00046/0.00046 sec, 0.00031/0.00031 sec, 0.000156/0.000156 sec, 0.000249/0.000249 sec )
[LOG] Total clause minimization time: 0.009169/0 sec (0.000357/0.000357 sec, 0.000269/0.000269 sec, 0.000605/0.000605 sec, 0.000149/0.000149 sec, 0.000187/0.000187 sec, 0.001039/0.001039 sec, 0.001007/0.001007 sec, 0.00016/0.00016 sec, 0.000153/0.000153 sec, 0.000148/0.000148 sec, 0.001044/0.001044 sec, 0.000149/0.000149 sec, 0.000169/0.000169 sec, 0.001497/0.001497 sec, 0.000928/0.000928 sec, 0.000749/0.000749 sec, 0.000377/0.000377 sec, 0.000182/0.000182 sec )
[LOG] Total clause size reduction: 15252 --> 83 (728 --> 4, 364 --> 1, 1095 --> 6, 366 --> 1, 367 --> 1, 1472 --> 10, 1476 --> 10, 370 --> 1, 371 --> 1, 372 --> 1, 1865 --> 11, 374 --> 1, 375 --> 1, 2256 --> 16, 1508 --> 8, 1134 --> 6, 379 --> 3, 380 --> 1 )
[LOG] Average clause size reduction: 258.508 --> 1.40678 (242.667 --> 1.33333, 182 --> 0.5, 273.75 --> 1.5, 183 --> 0.5, 183.5 --> 0.5, 294.4 --> 2, 295.2 --> 2, 185 --> 0.5, 185.5 --> 0.5, 186 --> 0.5, 310.833 --> 1.83333, 187 --> 0.5, 187.5 --> 0.5, 322.286 --> 2.28571, 301.6 --> 1.6, 283.5 --> 1.5, 189.5 --> 1.5, 190 --> 0.5 )
[LOG] Overall execution time: 0.077082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 523 36 2 1 479
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.054742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0471/0 sec (0.002397/0 sec, 0.002567/0 sec, 0.002416/0 sec, 0.002207/0 sec, 0.002279/0 sec, 0.002507/0 sec, 0.003404/0 sec, 0.002175/0 sec, 0.002698/0 sec, 0.002739/0 sec, 0.002837/0 sec, 0.002217/0 sec, 0.003046/0 sec, 0.004066/0 sec, 0.002379/0 sec, 0.002253/0 sec, 0.002376/0 sec, 0.002537/0 sec )
[LOG] Nr of iterations: 69 (3, 5, 4, 3, 4, 4, 7, 2, 5, 4, 4, 2, 5, 7, 2, 2, 3, 3 )
[LOG] Total clause computation time: 0.005332/0 sec (0.000238/0.000238 sec, 0.000291/0.000291 sec, 0.000301/0.000301 sec, 0.00024/0.00024 sec, 0.000272/0.000272 sec, 0.000329/0.000329 sec, 0.000481/0.000481 sec, 0.000209/0.000209 sec, 0.000338/0.000338 sec, 0.000337/0.000337 sec, 0.000343/0.000343 sec, 0.000191/0.000191 sec, 0.000404/0.000404 sec, 0.000642/0.000642 sec, 0.000136/0.000136 sec, 0.000154/0.000154 sec, 0.000194/0.000194 sec, 0.000232/0.000232 sec )
[LOG] Total clause minimization time: 0.009442/0 sec (0.000252/0.000252 sec, 0.000631/0.000631 sec, 0.00052/0.00052 sec, 0.000339/0.000339 sec, 0.000415/0.000415 sec, 0.000482/0.000482 sec, 0.001158/0.001158 sec, 0.00019/0.00019 sec, 0.000647/0.000647 sec, 0.000597/0.000597 sec, 0.000658/0.000658 sec, 0.00022/0.00022 sec, 0.000793/0.000793 sec, 0.001461/0.001461 sec, 0.000214/0.000214 sec, 0.000209/0.000209 sec, 0.000295/0.000295 sec, 0.000361/0.000361 sec )
[LOG] Total clause size reduction: 14536 --> 100 (556 --> 2, 1112 --> 8, 837 --> 5, 560 --> 3, 843 --> 4, 846 --> 6, 1698 --> 15, 284 --> 1, 1140 --> 7, 858 --> 7, 861 --> 7, 288 --> 1, 1156 --> 10, 1740 --> 17, 291 --> 1, 292 --> 1, 586 --> 2, 588 --> 3 )
[LOG] Average clause size reduction: 210.667 --> 1.44928 (185.333 --> 0.666667, 222.4 --> 1.6, 209.25 --> 1.25, 186.667 --> 1, 210.75 --> 1, 211.5 --> 1.5, 242.571 --> 2.14286, 142 --> 0.5, 228 --> 1.4, 214.5 --> 1.75, 215.25 --> 1.75, 144 --> 0.5, 231.2 --> 2, 248.571 --> 2.42857, 145.5 --> 0.5, 146 --> 0.5, 195.333 --> 0.666667, 196 --> 1 )
[LOG] Overall execution time: 0.057487 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 436 36 2 1 395
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.103203 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 166 new AND gates.
[LOG] Size before ABC: 454 AND gates.
[LOG] Size after ABC: 155 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.090274/0 sec (0.003408/0 sec, 0.003121/0 sec, 0.003204/0 sec, 0.002941/0 sec, 0.002929/0 sec, 0.005381/0 sec, 0.003531/0 sec, 0.003811/0 sec, 0.003176/0 sec, 0.00465/0 sec, 0.004802/0 sec, 0.003907/0 sec, 0.004704/0 sec, 0.007696/0 sec, 0.006505/0 sec, 0.00675/0 sec, 0.004538/0 sec, 0.005883/0 sec, 0.005305/0 sec, 0.004032/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 3, 2, 2, 9, 3, 4, 2, 6, 6, 3, 6, 11, 8, 8, 4, 7, 6, 2 )
[LOG] Total clause computation time: 0.009048/0 sec (0.000139/0.000139 sec, 0.000134/0.000134 sec, 0.000229/0.000229 sec, 0.000147/0.000147 sec, 0.000148/0.000148 sec, 0.000786/0.000786 sec, 0.000228/0.000228 sec, 0.000364/0.000364 sec, 0.000153/0.000153 sec, 0.000522/0.000522 sec, 0.000482/0.000482 sec, 0.000247/0.000247 sec, 0.00054/0.00054 sec, 0.00124/0.00124 sec, 0.000951/0.000951 sec, 0.000926/0.000926 sec, 0.000348/0.000348 sec, 0.000641/0.000641 sec, 0.000597/0.000597 sec, 0.000226/0.000226 sec )
[LOG] Total clause minimization time: 0.019747/0 sec (0.000239/0.000239 sec, 0.000231/0.000231 sec, 0.000452/0.000452 sec, 0.000175/0.000175 sec, 0.000182/0.000182 sec, 0.001901/0.001901 sec, 0.000336/0.000336 sec, 0.000613/0.000613 sec, 0.000175/0.000175 sec, 0.001346/0.001346 sec, 0.001155/0.001155 sec, 0.000534/0.000534 sec, 0.001176/0.001176 sec, 0.00313/0.00313 sec, 0.001994/0.001994 sec, 0.00227/0.00227 sec, 0.000655/0.000655 sec, 0.001812/0.001812 sec, 0.001171/0.001171 sec, 0.0002/0.0002 sec )
[LOG] Total clause size reduction: 31608 --> 174 (406 --> 1, 406 --> 2, 814 --> 4, 408 --> 1, 409 --> 1, 3280 --> 19, 822 --> 3, 1236 --> 5, 413 --> 1, 2070 --> 13, 2075 --> 9, 832 --> 5, 2085 --> 11, 4180 --> 29, 2933 --> 18, 2905 --> 20, 1263 --> 5, 2532 --> 16, 2115 --> 10, 424 --> 1 )
[LOG] Average clause size reduction: 329.25 --> 1.8125 (203 --> 0.5, 203 --> 1, 271.333 --> 1.33333, 204 --> 0.5, 204.5 --> 0.5, 364.444 --> 2.11111, 274 --> 1, 309 --> 1.25, 206.5 --> 0.5, 345 --> 2.16667, 345.833 --> 1.5, 277.333 --> 1.66667, 347.5 --> 1.83333, 380 --> 2.63636, 366.625 --> 2.25, 363.125 --> 2.5, 315.75 --> 1.25, 361.714 --> 2.28571, 352.5 --> 1.66667, 212 --> 0.5 )
[LOG] Overall execution time: 0.107269 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 582 40 2 1 531
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.075151 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 314 AND gates.
[LOG] Size after ABC: 166 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065095/0 sec (0.00275/0 sec, 0.002843/0 sec, 0.003698/0 sec, 0.003875/0 sec, 0.003063/0 sec, 0.002709/0 sec, 0.00258/0 sec, 0.002793/0 sec, 0.003028/0 sec, 0.003306/0 sec, 0.003578/0 sec, 0.002947/0 sec, 0.003166/0 sec, 0.003708/0 sec, 0.00359/0 sec, 0.003859/0 sec, 0.00301/0 sec, 0.002754/0 sec, 0.00466/0 sec, 0.003178/0 sec )
[LOG] Nr of iterations: 88 (3, 4, 8, 7, 4, 3, 3, 4, 4, 5, 5, 3, 4, 5, 5, 5, 3, 2, 8, 3 )
[LOG] Total clause computation time: 0.007575/0 sec (0.000271/0.000271 sec, 0.000319/0.000319 sec, 0.000576/0.000576 sec, 0.000539/0.000539 sec, 0.000325/0.000325 sec, 0.000294/0.000294 sec, 0.000286/0.000286 sec, 0.000315/0.000315 sec, 0.00034/0.00034 sec, 0.000383/0.000383 sec, 0.000387/0.000387 sec, 0.000316/0.000316 sec, 0.000352/0.000352 sec, 0.000491/0.000491 sec, 0.000444/0.000444 sec, 0.000499/0.000499 sec, 0.000226/0.000226 sec, 0.000161/0.000161 sec, 0.000764/0.000764 sec, 0.000287/0.000287 sec )
[LOG] Total clause minimization time: 0.013375/0 sec (0.000272/0.000272 sec, 0.000591/0.000591 sec, 0.001169/0.001169 sec, 0.001269/0.001269 sec, 0.000672/0.000672 sec, 0.000392/0.000392 sec, 0.000308/0.000308 sec, 0.00045/0.00045 sec, 0.000522/0.000522 sec, 0.000728/0.000728 sec, 0.000912/0.000912 sec, 0.000393/0.000393 sec, 0.000607/0.000607 sec, 0.000941/0.000941 sec, 0.000788/0.000788 sec, 0.000933/0.000933 sec, 0.000359/0.000359 sec, 0.000245/0.000245 sec, 0.001479/0.001479 sec, 0.000345/0.000345 sec )
[LOG] Total clause size reduction: 21628 --> 136 (620 --> 2, 930 --> 7, 2177 --> 15, 1872 --> 15, 924 --> 8, 628 --> 3, 630 --> 2, 948 --> 4, 951 --> 5, 1272 --> 8, 1276 --> 10, 640 --> 3, 963 --> 5, 1288 --> 10, 1292 --> 7, 1296 --> 9, 650 --> 2, 326 --> 1, 2289 --> 17, 656 --> 3 )
[LOG] Average clause size reduction: 245.773 --> 1.54545 (206.667 --> 0.666667, 232.5 --> 1.75, 272.125 --> 1.875, 267.429 --> 2.14286, 231 --> 2, 209.333 --> 1, 210 --> 0.666667, 237 --> 1, 237.75 --> 1.25, 254.4 --> 1.6, 255.2 --> 2, 213.333 --> 1, 240.75 --> 1.25, 257.6 --> 2, 258.4 --> 1.4, 259.2 --> 1.8, 216.667 --> 0.666667, 163 --> 0.5, 286.125 --> 2.125, 218.667 --> 1 )
[LOG] Overall execution time: 0.078307 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 497 40 2 1 444
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.001938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000316/0 sec (0.000316/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002917 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001852 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000148/0 sec (0.000148/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002882 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002114 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000419/0 sec (0.000419/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.001816 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000203/0 sec (0.000203/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002784 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002444 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000558/0 sec (0.000558/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003582 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.002024 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000277/0 sec (0.000277/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003117 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002535 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000679/0 sec (0.000679/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003715 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.00207 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000318/0 sec (0.000318/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003181 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.002807 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000809/0 sec (0.000809/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004116 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002084 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000334/0 sec (0.000334/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.003094 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000932/0 sec (0.000932/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002255 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000382/0 sec (0.000382/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003457 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003467 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001031/0 sec (0.001031/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004978 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002562 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000462/0 sec (0.000462/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003852 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003694 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00118/0 sec (0.00118/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.73 sec (Real time) / 0.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002476 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00046/0 sec (0.00046/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003736 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003644 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00127/0 sec (0.00127/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005404 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.17 sec (Real time) / 2.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002355 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000533/0 sec (0.000533/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.61 sec (Real time) / 1.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003803 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001385/0 sec (0.001385/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005624 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.40 sec (Real time) / 6.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000589/0 sec (0.000589/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.83 sec (Real time) / 4.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004697 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001899/0 sec (0.001899/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006948 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 854.56 sec (Real time) / 839.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002451 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000635/0 sec (0.000635/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0037 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 518.85 sec (Real time) / 507.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005766 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002324/0 sec (0.002324/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 2e-06/0 sec (2e-06/2e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.008867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10002.00 sec (Real time) / 9906.52 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002895 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000865/0 sec (0.000865/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.004445 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.11 sec (Real time) / 9907.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.007298 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003151/0 sec (0.003151/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 7.8e-05/0 sec (7.8e-05/7.8e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.011788 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.30 sec (Real time) / 9904.49 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003536 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001187/0 sec (0.001187/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.005428 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10002.06 sec (Real time) / 9900.49 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.008849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003975/0 sec (0.003975/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 3e-06/0 sec (3e-06/3e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.01393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.20 sec (Real time) / 9910.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003987 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001359/0 sec (0.001359/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.006262 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.49 sec (Real time) / 9896.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001817 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000222/0 sec (0.000222/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.001792 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000196/0 sec (0.000196/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.0027 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001935 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000297/0 sec (0.000297/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1.9e-05/0 sec (1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.00291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.00164 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000143/0 sec (0.000143/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.002551 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003984 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001693/0 sec (0.000805/0 sec, 0.000462/0 sec, 0.000426/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000102/0 sec (6.8e-05/6.8e-05 sec, 3.3e-05/3.3e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 9.8e-05/0 sec (9.8e-05/9.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 128 --> 4 (128 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 25.6 --> 0.8 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005224 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.003207 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00128/0 sec (0.000582/0 sec, 0.000356/0 sec, 0.000342/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000161/0 sec (6.4e-05/6.4e-05 sec, 5.5e-05/5.5e-05 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.000113/0 sec (0.000113/0.000113 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 66 --> 4 (66 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13.2 --> 0.8 (22 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004241 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001574/0 sec (0.000748/0 sec, 0.000434/0 sec, 0.000392/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 0.000143/0 sec (7.6e-05/7.6e-05 sec, 3.7e-05/3.7e-05 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (0.00014/0.00014 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 4 (72 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 14.4 --> 0.8 (24 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004775 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.002607 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 6 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000845/0 sec (0.000391/0 sec, 0.000251/0 sec, 0.000203/0 sec )
[LOG] Nr of iterations: 5 (3, 1, 1 )
[LOG] Total clause computation time: 6.2e-05/0 sec (4.1e-05/4.1e-05 sec, 2e-05/2e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 4.3e-05/0 sec (4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 40 --> 4 (40 --> 4, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 8 --> 0.8 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003596 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.023761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018474/0 sec (0.009622/0 sec, 0.001853/0 sec, 0.001525/0 sec, 0.001418/0 sec, 0.001439/0 sec, 0.001366/0 sec, 0.001251/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002351/0 sec (0.001422/0.001422 sec, 0.000291/0.000291 sec, 0.000214/0.000214 sec, 0.000163/0.000163 sec, 0.000138/0.000138 sec, 0.000122/0.000122 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.006451/0 sec (0.006451/0.006451 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4864 --> 192 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 124.718 --> 4.92308 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.018221 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013626/0 sec (0.006618/0 sec, 0.001535/0 sec, 0.001171/0 sec, 0.001107/0 sec, 0.001054/0 sec, 0.001104/0 sec, 0.001037/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002792/0 sec (0.001248/0.001248 sec, 0.000439/0.000439 sec, 0.000285/0.000285 sec, 0.000241/0.000241 sec, 0.000178/0.000178 sec, 0.000239/0.000239 sec, 0.000162/0.000162 sec )
[LOG] Total clause minimization time: 0.004258/0 sec (0.004258/0.004258 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2336 --> 192 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 59.8974 --> 4.92308 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019723 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.017791 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012994/0 sec (0.005851/0 sec, 0.00147/0 sec, 0.001176/0 sec, 0.001179/0 sec, 0.00116/0 sec, 0.001092/0 sec, 0.001066/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001932/0 sec (0.000961/0.000961 sec, 0.000292/0.000292 sec, 0.000173/0.000173 sec, 0.000173/0.000173 sec, 0.000155/0.000155 sec, 9.7e-05/9.7e-05 sec, 8.1e-05/8.1e-05 sec )
[LOG] Total clause minimization time: 0.003584/0 sec (0.003584/0.003584 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2432 --> 192 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 62.359 --> 4.92308 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019353 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.0126 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008344/0 sec (0.003566/0 sec, 0.001098/0 sec, 0.0008/0 sec, 0.00077/0 sec, 0.000726/0 sec, 0.000709/0 sec, 0.000675/0 sec )
[LOG] Nr of iterations: 39 (33, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001201/0 sec (0.000666/0.000666 sec, 0.000235/0.000235 sec, 0.000118/0.000118 sec, 7.9e-05/7.9e-05 sec, 5.9e-05/5.9e-05 sec, 4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.00206/0 sec (0.00206/0.00206 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1280 --> 192 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.8205 --> 4.92308 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013933 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.531519 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.488268/1 sec (0.321854/0 sec, 0.033602/1 sec, 0.022628/0 sec, 0.017039/0 sec, 0.013025/0 sec, 0.013041/0 sec, 0.013263/0 sec, 0.013173/0 sec, 0.013754/0 sec, 0.014536/0 sec, 0.012353/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.069156/0 sec (0.034285/0.034285 sec, 0.020313/0.020313 sec, 0.00763/0.00763 sec, 0.002739/0.002739 sec, 0.001183/0.001183 sec, 0.000795/0.000795 sec, 0.000611/0.000611 sec, 0.00054/0.00054 sec, 0.000579/0.000579 sec, 0.000477/0.000477 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.276988/0 sec (0.276988/0.276988 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122880 --> 5120 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.952 --> 9.78967 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.53418 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.46834 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.427097/0 sec (0.270002/0 sec, 0.033237/0 sec, 0.021967/0 sec, 0.014625/0 sec, 0.012172/0 sec, 0.013124/0 sec, 0.013097/0 sec, 0.012904/0 sec, 0.013816/0 sec, 0.011956/0 sec, 0.010197/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.067013/0 sec (0.026608/0.026608 sec, 0.021301/0.021301 sec, 0.009878/0.009878 sec, 0.002874/0.002874 sec, 0.001526/0.001526 sec, 0.001032/0.001032 sec, 0.000916/0.000916 sec, 0.000823/0.000823 sec, 0.00077/0.00077 sec, 0.000729/0.000729 sec, 0.000556/0.000556 sec )
[LOG] Total clause minimization time: 0.235401/0 sec (0.235401/0.235401 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57856 --> 5120 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.623 --> 9.78967 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.470434 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.424066 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.384576/0 sec (0.228723/0 sec, 0.030765/0 sec, 0.020767/0 sec, 0.0149/0 sec, 0.013419/0 sec, 0.012913/0 sec, 0.012847/0 sec, 0.012432/0 sec, 0.012334/0 sec, 0.013394/0 sec, 0.012082/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.058614/0 sec (0.023933/0.023933 sec, 0.018785/0.018785 sec, 0.008748/0.008748 sec, 0.002762/0.002762 sec, 0.001226/0.001226 sec, 0.000778/0.000778 sec, 0.0006/0.0006 sec, 0.000502/0.000502 sec, 0.000467/0.000467 sec, 0.000438/0.000438 sec, 0.000375/0.000375 sec )
[LOG] Total clause minimization time: 0.196348/0 sec (0.196348/0.196348 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59392 --> 5120 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.56 --> 9.78967 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.42625 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.59 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.300172 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 5130 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.263534/1 sec (0.114655/1 sec, 0.037517/0 sec, 0.01852/0 sec, 0.013829/0 sec, 0.011996/0 sec, 0.011266/0 sec, 0.01125/0 sec, 0.011608/0 sec, 0.011156/0 sec, 0.011093/0 sec, 0.010644/0 sec )
[LOG] Nr of iterations: 523 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.056639/0 sec (0.016993/0.016993 sec, 0.0262/0.0262 sec, 0.007537/0.007537 sec, 0.002715/0.002715 sec, 0.001103/0.001103 sec, 0.000592/0.000592 sec, 0.000433/0.000433 sec, 0.00041/0.00041 sec, 0.000348/0.000348 sec, 0.000304/0.000304 sec, 4e-06/4e-06 sec )
[LOG] Total clause minimization time: 0.090946/1 sec (0.090946/0.090946 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30720 --> 5120 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.738 --> 9.78967 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.301778 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 23.11 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.5957/22 sec (8.95361/9 sec, 2.44802/2 sec, 3.80676/4 sec, 0.932517/1 sec, 0.552138/1 sec, 0.526399/1 sec, 0.47487/0 sec, 0.521934/1 sec, 0.46982/0 sec, 0.472977/1 sec, 0.466636/0 sec, 0.466994/0 sec, 0.506311/1 sec, 0.505978/0 sec, 0.490703/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 7.03079/8 sec (0.994592/0.994592 sec, 2.05478/2.05478 sec, 3.32018/3.32018 sec, 0.443652/0.443652 sec, 0.099259/0.099259 sec, 0.03759/0.03759 sec, 0.020592/0.020592 sec, 0.013475/0.013475 sec, 0.010012/0.010012 sec, 0.008279/0.008279 sec, 0.007435/0.007435 sec, 0.007179/0.007179 sec, 0.007177/0.007177 sec, 0.006577/0.006577 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 7.71197/6 sec (7.71197/7.71197 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686976 --> 114688 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.401 --> 13.9744 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 23.1136 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.33 sec (Real time) / 23.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 31.8861 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.7133/31 sec (6.88174/7 sec, 15.1819/16 sec, 2.82654/2 sec, 0.789467/0 sec, 0.50482/1 sec, 0.450371/0 sec, 0.443155/1 sec, 0.437035/0 sec, 0.433584/1 sec, 0.436212/0 sec, 0.433105/1 sec, 0.428047/0 sec, 0.433953/1 sec, 0.51219/0 sec, 0.521176/1 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 18.4664/18 sec (0.715685/0.715685 sec, 14.7836/14.7836 sec, 2.3857/2.3857 sec, 0.374254/0.374254 sec, 0.091637/0.091637 sec, 0.031881/0.031881 sec, 0.018291/0.018291 sec, 0.01216/0.01216 sec, 0.009326/0.009326 sec, 0.008469/0.008469 sec, 0.007254/0.007254 sec, 0.00669/0.00669 sec, 0.007387/0.007387 sec, 0.007124/0.007124 sec, 0.006961/0.006961 sec )
[LOG] Total clause minimization time: 5.94416/6 sec (5.94416/5.94416 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253376 --> 114688 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.72 --> 13.9744 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 31.889 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.12 sec (Real time) / 31.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 27.9906 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 26.7478/27 sec (6.59114/6 sec, 11.9483/12 sec, 2.36478/3 sec, 0.793796/1 sec, 0.564481/0 sec, 0.436355/1 sec, 0.464983/0 sec, 0.457572/1 sec, 0.452155/0 sec, 0.451286/1 sec, 0.451315/0 sec, 0.410021/1 sec, 0.473247/0 sec, 0.443461/1 sec, 0.444931/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 14.8015/14 sec (0.642621/0.642621 sec, 11.5952/11.5952 sec, 1.92793/1.92793 sec, 0.399158/0.399158 sec, 0.128722/0.128722 sec, 0.030823/0.030823 sec, 0.018267/0.018267 sec, 0.011359/0.011359 sec, 0.008416/0.008416 sec, 0.007426/0.007426 sec, 0.006878/0.006878 sec, 0.006381/0.006381 sec, 0.006298/0.006298 sec, 0.005903/0.005903 sec, 0.006079/0.006079 sec )
[LOG] Total clause minimization time: 5.73405/6 sec (5.73405/5.73405 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277952 --> 114688 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.715 --> 13.9744 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 27.9936 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 29.65 sec (Real time) / 27.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 22.9437 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 114702 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.7198/20 sec (3.32867/3 sec, 9.96343/10 sec, 2.26657/2 sec, 1.05609/1 sec, 0.519797/0 sec, 0.483686/1 sec, 0.464568/0 sec, 0.459073/1 sec, 0.507747/0 sec, 0.488084/1 sec, 0.455783/0 sec, 0.453147/1 sec, 0.454062/0 sec, 0.374953/0 sec, 0.4441/0 sec )
[LOG] Nr of iterations: 8207 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 12.7772/12 sec (0.519664/0.519664 sec, 9.61299/9.61299 sec, 1.82844/1.82844 sec, 0.622913/0.622913 sec, 0.080315/0.080315 sec, 0.042563/0.042563 sec, 0.018136/0.018136 sec, 0.011174/0.011174 sec, 0.008801/0.008801 sec, 0.007248/0.007248 sec, 0.006556/0.006556 sec, 0.006496/0.006496 sec, 0.00603/0.00603 sec, 0.005864/0.005864 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 2.62551/3 sec (2.62551/2.62551 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655360 --> 114688 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8538 --> 13.9744 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.9455 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.17 sec (Real time) / 22.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1279.01 sec CPU time.
[LOG] Relation determinization time: 1283 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1263.94/1267 sec (29.7978/30 sec, 1113.88/1117 sec, 80.0933/80 sec, 13.2019/13 sec, 6.23434/6 sec, 2.21367/2 sec, 1.81188/2 sec, 1.71715/2 sec, 1.70512/1 sec, 1.69658/2 sec, 1.64711/2 sec, 1.66714/2 sec, 1.65937/2 sec, 1.65032/1 sec, 1.66875/2 sec, 1.63951/1 sec, 1.65125/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1214.34/1215 sec (6.44902/6.44902 sec, 1112.27/1112.27 sec, 78.3052/78.3052 sec, 11.5301/11.5301 sec, 4.56742/4.56742 sec, 0.558084/0.558084 sec, 0.171358/0.171358 sec, 0.090448/0.090448 sec, 0.068947/0.068947 sec, 0.053081/0.053081 sec, 0.044278/0.044278 sec, 0.041069/0.041069 sec, 0.043083/0.043083 sec, 0.042837/0.042837 sec, 0.037124/0.037124 sec, 0.039979/0.039979 sec, 0.034999/0.034999 sec )
[LOG] Total clause minimization time: 20.8571/23 sec (20.8571/20.8571 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767168 --> 524288 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.909 --> 15.9917 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1279.01 sec CPU time.
[LOG] Overall execution time: 1283 sec real time.
Synthesis time: 1282.65 sec (Real time) / 1277.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1818.37 sec CPU time.
[LOG] Relation determinization time: 1823 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 524304 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1803.54/1807 sec (19.0913/19 sec, 1536.65/1541 sec, 207.737/208 sec, 15.1562/15 sec, 4.11482/4 sec, 2.28614/2 sec, 1.78556/2 sec, 1.72406/1 sec, 1.71619/2 sec, 1.68505/2 sec, 1.67798/1 sec, 1.67188/2 sec, 1.65956/1 sec, 1.67097/2 sec, 1.65804/1 sec, 1.64293/2 sec, 1.61744/2 sec )
[LOG] Nr of iterations: 32785 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1762.01/1764 sec (4.09266/4.09266 sec, 1534.81/1534.81 sec, 205.942/205.942 sec, 13.4709/13.4709 sec, 2.45702/2.45702 sec, 0.636814/0.636814 sec, 0.151173/0.151173 sec, 0.081227/0.081227 sec, 0.06836/0.06836 sec, 0.053776/0.053776 sec, 0.048504/0.048504 sec, 0.041979/0.041979 sec, 0.039602/0.039602 sec, 0.038435/0.038435 sec, 0.04199/0.04199 sec, 0.034399/0.034399 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 13.4227/15 sec (13.4227/13.4227 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949120 --> 524288 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9533 --> 15.9917 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1818.37 sec CPU time.
[LOG] Overall execution time: 1823 sec real time.
Synthesis time: 1823.52 sec (Real time) / 1815.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.96 sec (Real time) / 9967.56 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 8302.67 sec (Real time) / 8273.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs20n.aag =====================
Synthesis time: 10001.38 sec (Real time) / 9966.60 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10001.37 sec (Real time) / 9967.18 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 5861.85 sec (Real time) / 5830.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 4378.52 sec (Real time) / 4353.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9962.03 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10001.39 sec (Real time) / 9960.92 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10001.24 sec (Real time) / 9962.96 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.87 sec (Real time) / 9959.31 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.002856 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000965/0 sec (0.000319/0 sec, 0.000227/0 sec, 0.000206/0 sec, 0.000213/0 sec )
[LOG] Nr of iterations: 10 (3, 2, 2, 3 )
[LOG] Total clause computation time: 9.4e-05/0 sec (3e-05/3e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 9.1e-05/0 sec (3.2e-05/3.2e-05 sec, 2e-05/2e-05 sec, 1.8e-05/1.8e-05 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 153 --> 6 (50 --> 2, 26 --> 1, 27 --> 1, 50 --> 2 )
[LOG] Average clause size reduction: 15.3 --> 0.6 (16.6667 --> 0.666667, 13 --> 0.5, 13.5 --> 0.5, 16.6667 --> 0.666667 )
[LOG] Overall execution time: 0.003906 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.022528 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 114 new AND gates.
[LOG] Size before ABC: 230 AND gates.
[LOG] Size after ABC: 111 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017824/0 sec (0.001491/0 sec, 0.00179/0 sec, 0.001672/0 sec, 0.003809/0 sec, 0.001242/0 sec, 0.002487/0 sec, 0.003371/0 sec, 0.001962/0 sec )
[LOG] Nr of iterations: 54 (5, 6, 6, 13, 2, 6, 11, 5 )
[LOG] Total clause computation time: 0.002848/0 sec (0.000197/0.000197 sec, 0.00022/0.00022 sec, 0.000287/0.000287 sec, 0.000641/0.000641 sec, 0.000159/0.000159 sec, 0.000417/0.000417 sec, 0.000665/0.000665 sec, 0.000262/0.000262 sec )
[LOG] Total clause minimization time: 0.007626/0 sec (0.000293/0.000293 sec, 0.000801/0.000801 sec, 0.000617/0.000617 sec, 0.002249/0.002249 sec, 0.000194/0.000194 sec, 0.001168/0.001168 sec, 0.001692/0.001692 sec, 0.000612/0.000612 sec )
[LOG] Total clause size reduction: 6131 --> 132 (548 --> 6, 685 --> 12, 695 --> 12, 1584 --> 42, 128 --> 1, 635 --> 18, 1320 --> 32, 536 --> 9 )
[LOG] Average clause size reduction: 113.537 --> 2.44444 (109.6 --> 1.2, 114.167 --> 2, 115.833 --> 2, 121.846 --> 3.23077, 64 --> 0.5, 105.833 --> 3, 120 --> 2.90909, 107.2 --> 1.8 )
[LOG] Overall execution time: 0.024056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 255 8 0 1 242
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.064298 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 225 new AND gates.
[LOG] Size before ABC: 486 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.057182/0 sec (0.002063/0 sec, 0.007448/0 sec, 0.004223/0 sec, 0.003215/0 sec, 0.003498/0 sec, 0.003764/0 sec, 0.004491/0 sec, 0.012617/0 sec, 0.004948/0 sec, 0.010915/0 sec )
[LOG] Nr of iterations: 88 (2, 15, 9, 6, 5, 6, 6, 16, 7, 16 )
[LOG] Total clause computation time: 0.007325/0 sec (0.00012/0.00012 sec, 0.001079/0.001079 sec, 0.000631/0.000631 sec, 0.000477/0.000477 sec, 0.00037/0.00037 sec, 0.000486/0.000486 sec, 0.000422/0.000422 sec, 0.00152/0.00152 sec, 0.000561/0.000561 sec, 0.001659/0.001659 sec )
[LOG] Total clause minimization time: 0.031954/0 sec (0.000216/0.000216 sec, 0.004973/0.004973 sec, 0.001839/0.001839 sec, 0.001132/0.001132 sec, 0.001467/0.001467 sec, 0.001624/0.001624 sec, 0.002333/0.002333 sec, 0.009169/0.009169 sec, 0.00226/0.00226 sec, 0.006941/0.006941 sec )
[LOG] Total clause size reduction: 17378 --> 299 (228 --> 1, 3192 --> 58, 1784 --> 25, 1115 --> 14, 872 --> 16, 1135 --> 15, 1135 --> 19, 3420 --> 75, 1242 --> 21, 3255 --> 55 )
[LOG] Average clause size reduction: 197.477 --> 3.39773 (114 --> 0.5, 212.8 --> 3.86667, 198.222 --> 2.77778, 185.833 --> 2.33333, 174.4 --> 3.2, 189.167 --> 2.5, 189.167 --> 3.16667, 213.75 --> 4.6875, 177.429 --> 3, 203.438 --> 3.4375 )
[LOG] Overall execution time: 0.066258 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 459 10 0 1 442
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.187934 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 637 new AND gates.
[LOG] Size before ABC: 919 AND gates.
[LOG] Size after ABC: 635 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.174651/0 sec (0.010526/0 sec, 0.008682/0 sec, 0.011462/0 sec, 0.008913/0 sec, 0.006037/0 sec, 0.028556/0 sec, 0.031708/0 sec, 0.009352/0 sec, 0.023747/0 sec, 0.023623/0 sec, 0.006741/0 sec, 0.005304/0 sec )
[LOG] Nr of iterations: 144 (16, 7, 12, 9, 7, 26, 18, 6, 17, 19, 4, 3 )
[LOG] Total clause computation time: 0.021256/0 sec (0.001912/0.001912 sec, 0.000794/0.000794 sec, 0.001816/0.001816 sec, 0.001132/0.001132 sec, 0.000752/0.000752 sec, 0.003413/0.003413 sec, 0.002878/0.002878 sec, 0.000885/0.000885 sec, 0.003471/0.003471 sec, 0.002943/0.002943 sec, 0.000667/0.000667 sec, 0.000593/0.000593 sec )
[LOG] Total clause minimization time: 0.114151/0 sec (0.005954/0.005954 sec, 0.005375/0.005375 sec, 0.00695/0.00695 sec, 0.005/0.005 sec, 0.002513/0.002513 sec, 0.021992/0.021992 sec, 0.025346/0.025346 sec, 0.004897/0.004897 sec, 0.016489/0.016489 sec, 0.016768/0.016768 sec, 0.002047/0.002047 sec, 0.00082/0.00082 sec )
[LOG] Total clause size reduction: 42751 --> 644 (5070 --> 61, 2004 --> 30, 3762 --> 52, 2704 --> 37, 2004 --> 23, 8275 --> 135, 5406 --> 103, 1535 --> 24, 4832 --> 87, 5580 --> 77, 909 --> 10, 670 --> 5 )
[LOG] Average clause size reduction: 296.882 --> 4.47222 (316.875 --> 3.8125, 286.286 --> 4.28571, 313.5 --> 4.33333, 300.444 --> 4.11111, 286.286 --> 3.28571, 318.269 --> 5.19231, 300.333 --> 5.72222, 255.833 --> 4, 284.235 --> 5.11765, 293.684 --> 4.05263, 227.25 --> 2.5, 223.333 --> 1.66667 )
[LOG] Overall execution time: 0.190506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.79 sec (Real time) / 0.78 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.34 sec (Real time) / 1.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 981 12 0 1 959
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.347829 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 779 new AND gates.
[LOG] Size before ABC: 1236 AND gates.
[LOG] Size after ABC: 778 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.328257/0 sec (0.011147/0 sec, 0.034987/0 sec, 0.00751/0 sec, 0.022427/0 sec, 0.045145/0 sec, 0.010462/0 sec, 0.008143/0 sec, 0.02478/0 sec, 0.005492/0 sec, 0.00791/0 sec, 0.082908/0 sec, 0.040722/0 sec, 0.007751/0 sec, 0.018873/0 sec )
[LOG] Nr of iterations: 169 (6, 22, 5, 16, 29, 7, 3, 9, 2, 2, 35, 18, 3, 12 )
[LOG] Total clause computation time: 0.043793/0 sec (0.001552/0.001552 sec, 0.005046/0.005046 sec, 0.00133/0.00133 sec, 0.0039/0.0039 sec, 0.00548/0.00548 sec, 0.001059/0.001059 sec, 0.001949/0.001949 sec, 0.002568/0.002568 sec, 0.00047/0.00047 sec, 0.001483/0.001483 sec, 0.009373/0.009373 sec, 0.006468/0.006468 sec, 0.000597/0.000597 sec, 0.002518/0.002518 sec )
[LOG] Total clause minimization time: 0.219684/0 sec (0.005802/0.005802 sec, 0.026292/0.026292 sec, 0.002459/0.002459 sec, 0.014617/0.014617 sec, 0.035222/0.035222 sec, 0.004864/0.004864 sec, 0.00169/0.00169 sec, 0.017607/0.017607 sec, 0.00051/0.00051 sec, 0.002007/0.002007 sec, 0.068148/0.068148 sec, 0.028524/0.028524 sec, 0.001306/0.001306 sec, 0.010636/0.010636 sec )
[LOG] Total clause size reduction: 72103 --> 832 (2375 --> 32, 9975 --> 126, 1868 --> 17, 7125 --> 79, 12824 --> 164, 2706 --> 27, 948 --> 6, 3616 --> 42, 444 --> 1, 459 --> 1, 16048 --> 203, 8041 --> 87, 878 --> 4, 4796 --> 43 )
[LOG] Average clause size reduction: 426.645 --> 4.92308 (395.833 --> 5.33333, 453.409 --> 5.72727, 373.6 --> 3.4, 445.312 --> 4.9375, 442.207 --> 5.65517, 386.571 --> 3.85714, 316 --> 2, 401.778 --> 4.66667, 222 --> 0.5, 229.5 --> 0.5, 458.514 --> 5.8, 446.722 --> 4.83333, 292.667 --> 1.33333, 399.667 --> 3.58333 )
[LOG] Overall execution time: 0.351361 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.83 sec (Real time) / 2.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.12 sec (Real time) / 11.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 1261 14 0 1 1234
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.687616 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1506 new AND gates.
[LOG] Size before ABC: 1810 AND gates.
[LOG] Size after ABC: 1505 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.660061/1 sec (0.009413/0 sec, 0.051252/0 sec, 0.00645/0 sec, 0.009511/0 sec, 0.024218/0 sec, 0.034554/0 sec, 0.031673/1 sec, 0.071546/0 sec, 0.01304/0 sec, 0.092286/0 sec, 0.074539/0 sec, 0.013147/0 sec, 0.068376/0 sec, 0.014105/0 sec, 0.057947/0 sec, 0.088004/0 sec )
[LOG] Nr of iterations: 205 (5, 29, 2, 3, 10, 14, 12, 17, 4, 22, 17, 2, 18, 2, 17, 31 )
[LOG] Total clause computation time: 0.08894/0 sec (0.002176/0.002176 sec, 0.006021/0.006021 sec, 0.000891/0.000891 sec, 0.00319/0.00319 sec, 0.005206/0.005206 sec, 0.006064/0.006064 sec, 0.002555/0.002555 sec, 0.005975/0.005975 sec, 0.001296/0.001296 sec, 0.011636/0.011636 sec, 0.009955/0.009955 sec, 0.00318/0.00318 sec, 0.009291/0.009291 sec, 0.003418/0.003418 sec, 0.008043/0.008043 sec, 0.010043/0.010043 sec )
[LOG] Total clause minimization time: 0.474414/1 sec (0.002704/0.002704 sec, 0.040387/0.040387 sec, 0.000768/0.000768 sec, 0.001455/0.001455 sec, 0.013958/0.013958 sec, 0.023189/0.023189 sec, 0.023724/0.023724 sec, 0.059624/0.059624 sec, 0.005789/0.005789 sec, 0.074303/0.074303 sec, 0.057606/0.057606 sec, 0.003245/0.003245 sec, 0.051877/0.051877 sec, 0.003624/0.003624 sec, 0.042304/0.042304 sec, 0.069857/0.069857 sec )
[LOG] Total clause size reduction: 117125 --> 1265 (2512 --> 15, 17584 --> 186, 624 --> 1, 1258 --> 7, 5643 --> 51, 8099 --> 81, 6853 --> 93, 9904 --> 122, 1827 --> 14, 13062 --> 139, 9952 --> 133, 604 --> 1, 10659 --> 114, 624 --> 1, 9920 --> 108, 18000 --> 199 )
[LOG] Average clause size reduction: 571.341 --> 6.17073 (502.4 --> 3, 606.345 --> 6.41379, 312 --> 0.5, 419.333 --> 2.33333, 564.3 --> 5.1, 578.5 --> 5.78571, 571.083 --> 7.75, 582.588 --> 7.17647, 456.75 --> 3.5, 593.727 --> 6.31818, 585.412 --> 7.82353, 302 --> 0.5, 592.167 --> 6.33333, 312 --> 0.5, 583.529 --> 6.35294, 580.645 --> 6.41935 )
[LOG] Overall execution time: 0.691828 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.86 sec (Real time) / 1.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.04 sec (Real time) / 17.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 70.48 sec (Real time) / 70.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 2141 16 0 1 2110
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.32755 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2227 new AND gates.
[LOG] Size before ABC: 2998 AND gates.
[LOG] Size after ABC: 2227 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.27545/1 sec (0.209173/0 sec, 0.053318/0 sec, 0.030718/0 sec, 0.020658/0 sec, 0.015396/0 sec, 0.09114/0 sec, 0.054937/0 sec, 0.070743/0 sec, 0.03015/0 sec, 0.075229/0 sec, 0.091378/1 sec, 0.114157/0 sec, 0.068238/0 sec, 0.079558/0 sec, 0.028183/0 sec, 0.045797/0 sec, 0.079702/0 sec, 0.11697/0 sec )
[LOG] Nr of iterations: 309 (74, 16, 8, 6, 5, 28, 14, 16, 7, 15, 18, 20, 13, 14, 5, 10, 15, 25 )
[LOG] Total clause computation time: 0.14365/0 sec (0.021759/0.021759 sec, 0.005391/0.005391 sec, 0.005542/0.005542 sec, 0.001832/0.001832 sec, 0.001568/0.001568 sec, 0.010289/0.010289 sec, 0.005303/0.005303 sec, 0.006999/0.006999 sec, 0.002913/0.002913 sec, 0.007306/0.007306 sec, 0.01013/0.01013 sec, 0.011864/0.011864 sec, 0.008651/0.008651 sec, 0.009829/0.009829 sec, 0.002933/0.002933 sec, 0.007382/0.007382 sec, 0.011285/0.011285 sec, 0.012674/0.012674 sec )
[LOG] Total clause minimization time: 0.943169/0 sec (0.178782/0.178782 sec, 0.040084/0.040084 sec, 0.017275/0.017275 sec, 0.010731/0.010731 sec, 0.005896/0.005896 sec, 0.071871/0.071871 sec, 0.040547/0.040547 sec, 0.054271/0.054271 sec, 0.017245/0.017245 sec, 0.057347/0.057347 sec, 0.070522/0.070522 sec, 0.090048/0.090048 sec, 0.047459/0.047459 sec, 0.057256/0.057256 sec, 0.012747/0.012747 sec, 0.0255/0.0255 sec, 0.055261/0.055261 sec, 0.090327/0.090327 sec )
[LOG] Total clause size reduction: 224722 --> 2304 (57232 --> 600, 11685 --> 113, 5495 --> 56, 3900 --> 41, 3080 --> 19, 20979 --> 213, 10127 --> 100, 11625 --> 143, 4620 --> 49, 10906 --> 126, 13243 --> 162, 14345 --> 172, 9048 --> 104, 9607 --> 114, 3116 --> 28, 6588 --> 60, 10262 --> 78, 18864 --> 126 )
[LOG] Average clause size reduction: 727.256 --> 7.45631 (773.405 --> 8.10811, 730.312 --> 7.0625, 686.875 --> 7, 650 --> 6.83333, 616 --> 3.8, 749.25 --> 7.60714, 723.357 --> 7.14286, 726.562 --> 8.9375, 660 --> 7, 727.067 --> 8.4, 735.722 --> 9, 717.25 --> 8.6, 696 --> 8, 686.214 --> 8.14286, 623.2 --> 5.6, 658.8 --> 6, 684.133 --> 5.2, 754.56 --> 5.04 )
[LOG] Overall execution time: 1.33362 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.18 sec (Real time) / 2.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 27.91 sec (Real time) / 27.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2460.80 sec (Real time) / 2453.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 3022 18 0 1 2986
=====================  mult10.aag =====================
[LOG] Relation determinization time: 3.28294 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3821 new AND gates.
[LOG] Size before ABC: 4488 AND gates.
[LOG] Size after ABC: 3820 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3.21979/3 sec (0.02174/0 sec, 0.124992/0 sec, 0.115321/0 sec, 0.089395/0 sec, 0.02953/0 sec, 0.079876/0 sec, 0.104244/0 sec, 0.059794/0 sec, 0.231275/1 sec, 0.144819/0 sec, 0.034895/0 sec, 0.346337/0 sec, 0.09968/0 sec, 0.187351/1 sec, 0.053336/0 sec, 0.641328/0 sec, 0.309241/1 sec, 0.136183/0 sec, 0.327837/0 sec, 0.082614/0 sec )
[LOG] Nr of iterations: 440 (5, 35, 35, 18, 8, 19, 21, 10, 23, 22, 5, 22, 12, 18, 6, 62, 34, 20, 52, 13 )
[LOG] Total clause computation time: 0.267996/1 sec (0.004845/0.004845 sec, 0.011506/0.011506 sec, 0.011485/0.011485 sec, 0.009017/0.009017 sec, 0.004899/0.004899 sec, 0.010459/0.010459 sec, 0.009603/0.009603 sec, 0.004631/0.004631 sec, 0.014635/0.014635 sec, 0.015744/0.015744 sec, 0.003077/0.003077 sec, 0.0184/0.0184 sec, 0.007021/0.007021 sec, 0.014162/0.014162 sec, 0.005316/0.005316 sec, 0.039774/0.039774 sec, 0.022274/0.022274 sec, 0.016077/0.016077 sec, 0.032059/0.032059 sec, 0.013012/0.013012 sec )
[LOG] Total clause minimization time: 2.65479/2 sec (0.009521/0.009521 sec, 0.105238/0.105238 sec, 0.09482/0.09482 sec, 0.070775/0.070775 sec, 0.014831/0.014831 sec, 0.059019/0.059019 sec, 0.083304/0.083304 sec, 0.04364/0.04364 sec, 0.204076/0.204076 sec, 0.11534/0.11534 sec, 0.017537/0.017537 sec, 0.312774/0.312774 sec, 0.07661/0.07661 sec, 0.156208/0.156208 sec, 0.030408/0.030408 sec, 0.581653/0.581653 sec, 0.265938/0.265938 sec, 0.09777/0.09777 sec, 0.271406/0.271406 sec, 0.043924/0.043924 sec )
[LOG] Total clause size reduction: 406892 --> 3592 (3968 --> 30, 33728 --> 283, 33830 --> 256, 16830 --> 155, 6888 --> 36, 17676 --> 139, 19640 --> 174, 8775 --> 92, 21494 --> 243, 20370 --> 200, 3852 --> 19, 20874 --> 211, 10571 --> 89, 16796 --> 149, 4940 --> 41, 58255 --> 550, 31350 --> 301, 18753 --> 143, 47226 --> 413, 11076 --> 68 )
[LOG] Average clause size reduction: 924.755 --> 8.16364 (793.6 --> 6, 963.657 --> 8.08571, 966.571 --> 7.31429, 935 --> 8.61111, 861 --> 4.5, 930.316 --> 7.31579, 935.238 --> 8.28571, 877.5 --> 9.2, 934.522 --> 10.5652, 925.909 --> 9.09091, 770.4 --> 3.8, 948.818 --> 9.59091, 880.917 --> 7.41667, 933.111 --> 8.27778, 823.333 --> 6.83333, 939.597 --> 8.87097, 922.059 --> 8.85294, 937.65 --> 7.15, 908.192 --> 7.94231, 852 --> 5.23077 )
[LOG] Overall execution time: 3.28952 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.73 sec (Real time) / 4.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 502.56 sec (Real time) / 494.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8000.31 sec (Real time) / 7976.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 4824 20 0 1 4785
=====================  mult11.aag =====================
[LOG] Relation determinization time: 3.92909 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 3791 new AND gates.
[LOG] Size before ABC: 4875 AND gates.
[LOG] Size after ABC: 3788 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 3.83445/3 sec (0.029135/0 sec, 0.062134/0 sec, 0.153294/0 sec, 0.058884/0 sec, 0.061341/0 sec, 0.047218/0 sec, 0.180646/0 sec, 0.05988/0 sec, 0.395996/1 sec, 0.09918/0 sec, 0.516053/0 sec, 0.179397/0 sec, 0.247635/1 sec, 0.07864/0 sec, 0.14445/0 sec, 0.071634/0 sec, 0.17846/0 sec, 0.836081/1 sec, 0.082198/0 sec, 0.045762/0 sec, 0.216164/0 sec, 0.090271/0 sec )
[LOG] Nr of iterations: 395 (5, 9, 30, 10, 12, 7, 26, 7, 42, 12, 54, 16, 21, 6, 10, 6, 15, 65, 9, 4, 25, 4 )
[LOG] Total clause computation time: 0.37316/1 sec (0.006807/0.006807 sec, 0.00805/0.00805 sec, 0.020577/0.020577 sec, 0.008646/0.008646 sec, 0.010323/0.010323 sec, 0.0076/0.0076 sec, 0.016295/0.016295 sec, 0.007995/0.007995 sec, 0.024506/0.024506 sec, 0.010578/0.010578 sec, 0.032151/0.032151 sec, 0.019662/0.019662 sec, 0.034562/0.034562 sec, 0.009054/0.009054 sec, 0.017717/0.017717 sec, 0.008994/0.008994 sec, 0.025553/0.025553 sec, 0.064006/0.064006 sec, 0.010702/0.010702 sec, 0.004615/0.004615 sec, 0.017025/0.017025 sec, 0.007742/0.007742 sec )
[LOG] Total clause minimization time: 3.02335/2 sec (0.011965/0.011965 sec, 0.043389/0.043389 sec, 0.121738/0.121738 sec, 0.039976/0.039976 sec, 0.040744/0.040744 sec, 0.028842/0.028842 sec, 0.152925/0.152925 sec, 0.040106/0.040106 sec, 0.357884/0.357884 sec, 0.074479/0.074479 sec, 0.467548/0.467548 sec, 0.142045/0.142045 sec, 0.189388/0.189388 sec, 0.033462/0.033462 sec, 0.089654/0.089654 sec, 0.037059/0.037059 sec, 0.125658/0.125658 sec, 0.731385/0.731385 sec, 0.047514/0.047514 sec, 0.016653/0.016653 sec, 0.174127/0.174127 sec, 0.05681/0.05681 sec )
[LOG] Total clause size reduction: 422067 --> 3841 (4560 --> 19, 9120 --> 90, 33060 --> 260, 10224 --> 97, 12529 --> 85, 6810 --> 59, 28475 --> 259, 6744 --> 68, 45633 --> 477, 12430 --> 123, 60526 --> 602, 17070 --> 183, 22900 --> 222, 5670 --> 42, 10278 --> 100, 5400 --> 42, 14994 --> 139, 72960 --> 708, 9096 --> 53, 3204 --> 13, 26952 --> 189, 3432 --> 11 )
[LOG] Average clause size reduction: 1068.52 --> 9.72405 (912 --> 3.8, 1013.33 --> 10, 1102 --> 8.66667, 1022.4 --> 9.7, 1044.08 --> 7.08333, 972.857 --> 8.42857, 1095.19 --> 9.96154, 963.429 --> 9.71429, 1086.5 --> 11.3571, 1035.83 --> 10.25, 1120.85 --> 11.1481, 1066.88 --> 11.4375, 1090.48 --> 10.5714, 945 --> 7, 1027.8 --> 10, 900 --> 7, 999.6 --> 9.26667, 1122.46 --> 10.8923, 1010.67 --> 5.88889, 801 --> 3.25, 1078.08 --> 7.56, 858 --> 2.75 )
[LOG] Overall execution time: 3.93764 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.64 sec (Real time) / 5.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 135.66 sec (Real time) / 132.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.48 sec (Real time) / 9973.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 4939 22 0 1 4898
=====================  mult12.aag =====================
[LOG] Relation determinization time: 9.06031 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 6872 new AND gates.
[LOG] Size before ABC: 8347 AND gates.
[LOG] Size after ABC: 6870 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 8.91371/9 sec (0.035936/0 sec, 0.138054/1 sec, 0.124011/0 sec, 0.171372/0 sec, 0.288298/0 sec, 0.421529/1 sec, 0.147308/0 sec, 0.137296/0 sec, 0.038203/0 sec, 1.13965/1 sec, 0.282959/0 sec, 0.059741/0 sec, 0.823835/1 sec, 0.041604/0 sec, 0.434132/1 sec, 0.041693/0 sec, 0.647235/0 sec, 0.075495/1 sec, 0.922666/0 sec, 0.985905/1 sec, 0.084199/1 sec, 0.193144/0 sec, 0.777415/1 sec, 0.902033/0 sec )
[LOG] Nr of iterations: 693 (11, 26, 25, 26, 40, 44, 18, 18, 4, 81, 24, 4, 50, 3, 21, 2, 34, 5, 47, 51, 6, 16, 47, 90 )
[LOG] Total clause computation time: 0.797009/0 sec (0.00533/0.00533 sec, 0.017884/0.017884 sec, 0.016493/0.016493 sec, 0.020832/0.020832 sec, 0.033102/0.033102 sec, 0.039786/0.039786 sec, 0.017361/0.017361 sec, 0.016904/0.016904 sec, 0.00421/0.00421 sec, 0.091586/0.091586 sec, 0.025638/0.025638 sec, 0.004408/0.004408 sec, 0.061979/0.061979 sec, 0.003941/0.003941 sec, 0.030582/0.030582 sec, 0.002519/0.002519 sec, 0.046377/0.046377 sec, 0.006293/0.006293 sec, 0.064587/0.064587 sec, 0.078486/0.078486 sec, 0.01187/0.01187 sec, 0.022849/0.022849 sec, 0.058059/0.058059 sec, 0.115933/0.115933 sec )
[LOG] Total clause minimization time: 7.47257/7 sec (0.019282/0.019282 sec, 0.10793/0.10793 sec, 0.0946/0.0946 sec, 0.136662/0.136662 sec, 0.24115/0.24115 sec, 0.364449/0.364449 sec, 0.112012/0.112012 sec, 0.10206/0.10206 sec, 0.015097/0.015097 sec, 1.02452/1.02452 sec, 0.232816/0.232816 sec, 0.030078/0.030078 sec, 0.733537/0.733537 sec, 0.011893/0.011893 sec, 0.374682/0.374682 sec, 0.007334/0.007334 sec, 0.565807/0.565807 sec, 0.036205/0.036205 sec, 0.820458/0.820458 sec, 0.865212/0.865212 sec, 0.038964/0.038964 sec, 0.130162/0.130162 sec, 0.672895/0.672895 sec, 0.734758/0.734758 sec )
[LOG] Total clause size reduction: 929240 --> 7048 (14150 --> 50, 35375 --> 225, 33864 --> 191, 35450 --> 247, 55029 --> 412, 60501 --> 501, 23987 --> 173, 23851 --> 158, 4197 --> 27, 112080 --> 1084, 32154 --> 282, 4206 --> 30, 68257 --> 687, 2772 --> 14, 27720 --> 269, 1382 --> 1, 46266 --> 433, 5640 --> 43, 63710 --> 482, 69050 --> 534, 6870 --> 46, 20565 --> 121, 62192 --> 350, 119972 --> 688 )
[LOG] Average clause size reduction: 1340.89 --> 10.1703 (1286.36 --> 4.54545, 1360.58 --> 8.65385, 1354.56 --> 7.64, 1363.46 --> 9.5, 1375.72 --> 10.3, 1375.02 --> 11.3864, 1332.61 --> 9.61111, 1325.06 --> 8.77778, 1049.25 --> 6.75, 1383.7 --> 13.3827, 1339.75 --> 11.75, 1051.5 --> 7.5, 1365.14 --> 13.74, 924 --> 4.66667, 1320 --> 12.8095, 691 --> 0.5, 1360.76 --> 12.7353, 1128 --> 8.6, 1355.53 --> 10.2553, 1353.92 --> 10.4706, 1145 --> 7.66667, 1285.31 --> 7.5625, 1323.23 --> 7.44681, 1333.02 --> 7.64444 )
[LOG] Overall execution time: 9.07002 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.52 sec (Real time) / 12.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.46 sec (Real time) / 9917.95 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.85 sec (Real time) / 9969.62 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 8297 24 0 1 8251
=====================  mult13.aag =====================
[LOG] Relation determinization time: 8.02458 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 5416 new AND gates.
[LOG] Size before ABC: 6739 AND gates.
[LOG] Size after ABC: 5415 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 7.86283/8 sec (0.037758/0 sec, 0.056409/0 sec, 0.089594/1 sec, 0.118134/0 sec, 0.100011/0 sec, 0.138807/0 sec, 0.079048/0 sec, 0.583811/1 sec, 0.394462/0 sec, 0.146306/0 sec, 0.331565/0 sec, 0.318916/1 sec, 0.059849/0 sec, 0.167844/0 sec, 0.047328/0 sec, 0.577429/1 sec, 0.770623/0 sec, 0.340618/1 sec, 1.01932/1 sec, 0.770271/1 sec, 0.069987/0 sec, 0.142567/0 sec, 0.07001/0 sec, 1.16142/1 sec, 0.079122/0 sec, 0.19162/0 sec )
[LOG] Nr of iterations: 475 (9, 9, 14, 15, 13, 19, 9, 49, 35, 11, 22, 23, 4, 10, 3, 28, 32, 16, 37, 29, 3, 9, 3, 64, 4, 5 )
[LOG] Total clause computation time: 0.632932/0 sec (0.005232/0.005232 sec, 0.007312/0.007312 sec, 0.011963/0.011963 sec, 0.01355/0.01355 sec, 0.011318/0.011318 sec, 0.016781/0.016781 sec, 0.008741/0.008741 sec, 0.053255/0.053255 sec, 0.039216/0.039216 sec, 0.012707/0.012707 sec, 0.028731/0.028731 sec, 0.028785/0.028785 sec, 0.004595/0.004595 sec, 0.013346/0.013346 sec, 0.003556/0.003556 sec, 0.039192/0.039192 sec, 0.051117/0.051117 sec, 0.023879/0.023879 sec, 0.05661/0.05661 sec, 0.045781/0.045781 sec, 0.004388/0.004388 sec, 0.01318/0.01318 sec, 0.00448/0.00448 sec, 0.109863/0.109863 sec, 0.011166/0.011166 sec, 0.014188/0.014188 sec )
[LOG] Total clause minimization time: 6.45937/6 sec (0.01888/0.01888 sec, 0.035238/0.035238 sec, 0.063324/0.063324 sec, 0.0896/0.0896 sec, 0.071141/0.071141 sec, 0.105059/0.105059 sec, 0.053231/0.053231 sec, 0.510536/0.510536 sec, 0.333017/0.333017 sec, 0.111551/0.111551 sec, 0.277941/0.277941 sec, 0.264192/0.264192 sec, 0.029191/0.029191 sec, 0.125463/0.125463 sec, 0.013485/0.013485 sec, 0.508733/0.508733 sec, 0.685064/0.685064 sec, 0.281077/0.281077 sec, 0.915842/0.915842 sec, 0.683208/0.683208 sec, 0.024514/0.024514 sec, 0.086019/0.086019 sec, 0.020601/0.020601 sec, 1.00317/1.00317 sec, 0.020785/0.020785 sec, 0.128517/0.128517 sec )
[LOG] Total clause size reduction: 695909 --> 5305 (12512 --> 39, 12512 --> 63, 20371 --> 115, 21924 --> 161, 18720 --> 112, 28134 --> 199, 12480 --> 97, 74928 --> 592, 52904 --> 408, 15430 --> 127, 32739 --> 280, 34320 --> 297, 4662 --> 34, 14004 --> 107, 3112 --> 16, 42039 --> 384, 48019 --> 426, 23295 --> 216, 55908 --> 455, 43512 --> 351, 3112 --> 13, 12424 --> 78, 3106 --> 6, 95193 --> 697, 4521 --> 20, 6028 --> 12 )
[LOG] Average clause size reduction: 1465.07 --> 11.1684 (1390.22 --> 4.33333, 1390.22 --> 7, 1455.07 --> 8.21429, 1461.6 --> 10.7333, 1440 --> 8.61538, 1480.74 --> 10.4737, 1386.67 --> 10.7778, 1529.14 --> 12.0816, 1511.54 --> 11.6571, 1402.73 --> 11.5455, 1488.14 --> 12.7273, 1492.17 --> 12.913, 1165.5 --> 8.5, 1400.4 --> 10.7, 1037.33 --> 5.33333, 1501.39 --> 13.7143, 1500.59 --> 13.3125, 1455.94 --> 13.5, 1511.03 --> 12.2973, 1500.41 --> 12.1034, 1037.33 --> 4.33333, 1380.44 --> 8.66667, 1035.33 --> 2, 1487.39 --> 10.8906, 1130.25 --> 5, 1205.6 --> 2.4 )
[LOG] Overall execution time: 8.03618 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 10.91 sec (Real time) / 10.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.80 sec (Real time) / 9922.17 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.98 sec (Real time) / 9969.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 6987 26 0 1 6936
=====================  mult14.aag =====================
[LOG] Relation determinization time: 17.0772 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 9086 new AND gates.
[LOG] Size before ABC: 10504 AND gates.
[LOG] Size after ABC: 9086 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 16.8237/17 sec (0.035357/0 sec, 0.333914/1 sec, 0.297736/0 sec, 0.042147/0 sec, 0.204044/0 sec, 0.481861/1 sec, 0.599108/0 sec, 0.626574/1 sec, 0.091441/0 sec, 0.616054/1 sec, 1.27069/1 sec, 0.30624/0 sec, 0.688762/1 sec, 0.736025/1 sec, 0.694742/0 sec, 0.478364/1 sec, 0.062086/0 sec, 0.803394/1 sec, 0.297926/0 sec, 1.03348/1 sec, 0.599351/1 sec, 1.75364/1 sec, 0.336126/1 sec, 1.06167/1 sec, 0.21515/0 sec, 0.144632/0 sec, 2.30815/3 sec, 0.705029/0 sec )
[LOG] Nr of iterations: 709 (5, 33, 27, 7, 22, 41, 43, 42, 6, 35, 65, 15, 31, 31, 20, 19, 2, 26, 12, 27, 10, 49, 12, 36, 8, 5, 54, 26 )
[LOG] Total clause computation time: 1.23955/3 sec (0.004499/0.004499 sec, 0.036854/0.036854 sec, 0.032302/0.032302 sec, 0.006876/0.006876 sec, 0.026819/0.026819 sec, 0.05297/0.05297 sec, 0.061471/0.061471 sec, 0.063065/0.063065 sec, 0.008239/0.008239 sec, 0.052364/0.052364 sec, 0.108061/0.108061 sec, 0.024258/0.024258 sec, 0.054229/0.054229 sec, 0.057931/0.057931 sec, 0.037505/0.037505 sec, 0.036958/0.036958 sec, 0.003071/0.003071 sec, 0.054886/0.054886 sec, 0.029492/0.029492 sec, 0.057588/0.057588 sec, 0.025347/0.025347 sec, 0.09926/0.09926 sec, 0.023644/0.023644 sec, 0.074696/0.074696 sec, 0.022089/0.022089 sec, 0.016805/0.016805 sec, 0.110145/0.110145 sec, 0.058131/0.058131 sec )
[LOG] Total clause minimization time: 14.1832/14 sec (0.014867/0.014867 sec, 0.277882/0.277882 sec, 0.245271/0.245271 sec, 0.015693/0.015693 sec, 0.156108/0.156108 sec, 0.405365/0.405365 sec, 0.510853/0.510853 sec, 0.532661/0.532661 sec, 0.054069/0.054069 sec, 0.530425/0.530425 sec, 1.12494/1.12494 sec, 0.243296/0.243296 sec, 0.59015/0.59015 sec, 0.630713/0.630713 sec, 0.609056/0.609056 sec, 0.388236/0.388236 sec, 0.003861/0.003861 sec, 0.690659/0.690659 sec, 0.205451/0.205451 sec, 0.907884/0.907884 sec, 0.507516/0.507516 sec, 1.57359/1.57359 sec, 0.237467/0.237467 sec, 0.909172/0.909172 sec, 0.112478/0.112478 sec, 0.044439/0.044439 sec, 2.10116/2.10116 sec, 0.559963/0.559963 sec )
[LOG] Total clause size reduction: 1278770 --> 8750 (7584 --> 26, 60672 --> 371, 49374 --> 304, 11388 --> 26, 39417 --> 210, 74920 --> 465, 78834 --> 529, 76793 --> 553, 9335 --> 51, 63988 --> 501, 120448 --> 907, 26292 --> 211, 56820 --> 472, 56370 --> 456, 35454 --> 291, 33660 --> 250, 1894 --> 1, 45725 --> 408, 20086 --> 145, 49192 --> 399, 16659 --> 103, 90720 --> 711, 20790 --> 143, 66185 --> 441, 12635 --> 76, 7164 --> 21, 99746 --> 473, 46625 --> 206 )
[LOG] Average clause size reduction: 1803.62 --> 12.3413 (1516.8 --> 5.2, 1838.55 --> 11.2424, 1828.67 --> 11.2593, 1626.86 --> 3.71429, 1791.68 --> 9.54545, 1827.32 --> 11.3415, 1833.35 --> 12.3023, 1828.4 --> 13.1667, 1555.83 --> 8.5, 1828.23 --> 14.3143, 1853.05 --> 13.9538, 1752.8 --> 14.0667, 1832.9 --> 15.2258, 1818.39 --> 14.7097, 1772.7 --> 14.55, 1771.58 --> 13.1579, 947 --> 0.5, 1758.65 --> 15.6923, 1673.83 --> 12.0833, 1821.93 --> 14.7778, 1665.9 --> 10.3, 1851.43 --> 14.5102, 1732.5 --> 11.9167, 1838.47 --> 12.25, 1579.38 --> 9.5, 1432.8 --> 4.2, 1847.15 --> 8.75926, 1793.27 --> 7.92308 )
[LOG] Overall execution time: 17.0909 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.38 sec (Real time) / 22.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10001.14 sec (Real time) / 9927.62 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10001.64 sec (Real time) / 9969.00 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 10990 28 0 1 10934
=====================  mult15.aag =====================
[LOG] Relation determinization time: 32.3878 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 13858 new AND gates.
[LOG] Size before ABC: 15280 AND gates.
[LOG] Size after ABC: 13858 AND gates.
[LOG] Time for optimizing with ABC: 13 seconds.
[LOG] Total time for all control signals: 32.0766/32 sec (0.050621/0 sec, 0.042948/0 sec, 0.155654/0 sec, 0.713768/0 sec, 1.49011/2 sec, 0.194631/0 sec, 0.515034/1 sec, 0.350015/0 sec, 2.34838/2 sec, 0.790818/1 sec, 0.331256/1 sec, 0.560717/0 sec, 1.93896/2 sec, 0.257662/0 sec, 0.283307/1 sec, 1.03155/1 sec, 1.77238/1 sec, 1.25389/2 sec, 0.327501/0 sec, 0.349293/0 sec, 3.15518/4 sec, 0.544178/0 sec, 0.684852/1 sec, 0.252978/0 sec, 2.6964/3 sec, 1.08503/1 sec, 0.543323/0 sec, 0.673828/1 sec, 5.59203/6 sec, 2.09036/2 sec )
[LOG] Nr of iterations: 1008 (6, 6, 17, 54, 119, 15, 33, 19, 110, 37, 15, 24, 49, 10, 9, 29, 44, 26, 6, 12, 55, 8, 15, 7, 61, 35, 16, 19, 102, 50 )
[LOG] Total clause computation time: 1.86176/2 sec (0.005806/0.005806 sec, 0.006135/0.006135 sec, 0.019036/0.019036 sec, 0.067555/0.067555 sec, 0.153586/0.153586 sec, 0.019505/0.019505 sec, 0.043655/0.043655 sec, 0.028037/0.028037 sec, 0.181675/0.181675 sec, 0.070528/0.070528 sec, 0.032596/0.032596 sec, 0.047975/0.047975 sec, 0.088045/0.088045 sec, 0.018223/0.018223 sec, 0.017194/0.017194 sec, 0.059281/0.059281 sec, 0.100084/0.100084 sec, 0.060717/0.060717 sec, 0.011458/0.011458 sec, 0.022854/0.022854 sec, 0.11647/0.11647 sec, 0.016351/0.016351 sec, 0.036996/0.036996 sec, 0.021518/0.021518 sec, 0.122057/0.122057 sec, 0.07168/0.07168 sec, 0.034274/0.034274 sec, 0.046413/0.046413 sec, 0.225516/0.225516 sec, 0.116537/0.116537 sec )
[LOG] Total clause minimization time: 28.3507/27 sec (0.028489/0.028489 sec, 0.019927/0.019927 sec, 0.118484/0.118484 sec, 0.623285/0.623285 sec, 1.30552/1.30552 sec, 0.146409/0.146409 sec, 0.439523/0.439523 sec, 0.288461/0.288461 sec, 2.12548/2.12548 sec, 0.675362/0.675362 sec, 0.250998/0.250998 sec, 0.461862/0.461862 sec, 1.7974/1.7974 sec, 0.183952/0.183952 sec, 0.205644/0.205644 sec, 0.911939/0.911939 sec, 1.60473/1.60473 sec, 1.12017/1.12017 sec, 0.242072/0.242072 sec, 0.251546/0.251546 sec, 2.95885/2.95885 sec, 0.44378/0.44378 sec, 0.559691/0.559691 sec, 0.142798/0.142798 sec, 2.48036/2.48036 sec, 0.913617/0.913617 sec, 0.411287/0.411287 sec, 0.524348/0.524348 sec, 5.25591/5.25591 sec, 1.85877/1.85877 sec )
[LOG] Total clause size reduction: 1996334 --> 13374 (10270 --> 45, 10270 --> 20, 32928 --> 195, 109021 --> 693, 241664 --> 1456, 28560 --> 165, 65536 --> 434, 36594 --> 275, 222578 --> 1652, 73224 --> 574, 28476 --> 194, 46805 --> 365, 98496 --> 778, 18405 --> 130, 16392 --> 122, 56924 --> 472, 88365 --> 746, 51275 --> 405, 10255 --> 77, 21846 --> 157, 110376 --> 864, 14336 --> 69, 27650 --> 201, 11844 --> 68, 122040 --> 862, 69564 --> 436, 30540 --> 144, 35460 --> 218, 206141 --> 1039, 100499 --> 518 )
[LOG] Average clause size reduction: 1980.49 --> 13.2679 (1711.67 --> 7.5, 1711.67 --> 3.33333, 1936.94 --> 11.4706, 2018.91 --> 12.8333, 2030.79 --> 12.2353, 1904 --> 11, 1985.94 --> 13.1515, 1926 --> 14.4737, 2023.44 --> 15.0182, 1979.03 --> 15.5135, 1898.4 --> 12.9333, 1950.21 --> 15.2083, 2010.12 --> 15.8776, 1840.5 --> 13, 1821.33 --> 13.5556, 1962.9 --> 16.2759, 2008.3 --> 16.9545, 1972.12 --> 15.5769, 1709.17 --> 12.8333, 1820.5 --> 13.0833, 2006.84 --> 15.7091, 1792 --> 8.625, 1843.33 --> 13.4, 1692 --> 9.71429, 2000.66 --> 14.1311, 1987.54 --> 12.4571, 1908.75 --> 9, 1866.32 --> 11.4737, 2020.99 --> 10.1863, 2009.98 --> 10.36 )
[LOG] Overall execution time: 32.4026 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 45.24 sec (Real time) / 44.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10001.17 sec (Real time) / 9924.25 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.86 sec (Real time) / 9967.08 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 15921 30 0 1 15861
=====================  mult16.aag =====================
[LOG] Relation determinization time: 19.4772 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 8280 new AND gates.
[LOG] Size before ABC: 9885 AND gates.
[LOG] Size after ABC: 8280 AND gates.
[LOG] Time for optimizing with ABC: 8 seconds.
[LOG] Total time for all control signals: 19.1481/19 sec (0.588641/1 sec, 0.097433/0 sec, 0.610962/0 sec, 0.193704/0 sec, 0.601203/1 sec, 0.589081/1 sec, 0.347439/0 sec, 0.522273/1 sec, 0.392886/0 sec, 0.641636/1 sec, 0.199354/0 sec, 0.124598/0 sec, 0.219626/0 sec, 0.860256/1 sec, 0.83659/1 sec, 0.971609/1 sec, 0.696082/1 sec, 1.13935/1 sec, 1.29402/1 sec, 1.00409/1 sec, 0.703176/1 sec, 0.298684/0 sec, 1.34238/1 sec, 0.388967/1 sec, 0.22022/0 sec, 0.711198/1 sec, 0.71048/1 sec, 0.636138/0 sec, 0.233084/0 sec, 0.691659/1 sec, 0.156953/0 sec, 1.12433/1 sec )
[LOG] Nr of iterations: 569 (56, 6, 39, 13, 26, 32, 18, 21, 17, 22, 8, 5, 10, 21, 20, 22, 18, 23, 16, 21, 12, 6, 32, 10, 4, 19, 17, 15, 7, 24, 4, 5 )
[LOG] Total clause computation time: 1.39862/3 sec (0.088654/0.088654 sec, 0.015377/0.015377 sec, 0.067591/0.067591 sec, 0.02747/0.02747 sec, 0.055265/0.055265 sec, 0.067893/0.067893 sec, 0.033599/0.033599 sec, 0.038339/0.038339 sec, 0.04331/0.04331 sec, 0.042858/0.042858 sec, 0.014653/0.014653 sec, 0.016065/0.016065 sec, 0.026272/0.026272 sec, 0.052397/0.052397 sec, 0.051335/0.051335 sec, 0.057641/0.057641 sec, 0.049367/0.049367 sec, 0.066425/0.066425 sec, 0.047525/0.047525 sec, 0.064711/0.064711 sec, 0.035498/0.035498 sec, 0.021628/0.021628 sec, 0.085308/0.085308 sec, 0.03086/0.03086 sec, 0.016824/0.016824 sec, 0.053188/0.053188 sec, 0.049267/0.049267 sec, 0.047271/0.047271 sec, 0.022072/0.022072 sec, 0.070619/0.070619 sec, 0.018552/0.018552 sec, 0.020787/0.020787 sec )
[LOG] Total clause minimization time: 15.7255/14 sec (0.473649/0.473649 sec, 0.05638/0.05638 sec, 0.512817/0.512817 sec, 0.135998/0.135998 sec, 0.512718/0.512718 sec, 0.483537/0.483537 sec, 0.275628/0.275628 sec, 0.438775/0.438775 sec, 0.308282/0.308282 sec, 0.554076/0.554076 sec, 0.135397/0.135397 sec, 0.060973/0.060973 sec, 0.139465/0.139465 sec, 0.756377/0.756377 sec, 0.729393/0.729393 sec, 0.855843/0.855843 sec, 0.585465/0.585465 sec, 1.01047/1.01047 sec, 1.17718/1.17718 sec, 0.867744/0.867744 sec, 0.582872/0.582872 sec, 0.199914/0.199914 sec, 1.17505/1.17505 sec, 0.274819/0.274819 sec, 0.110418/0.110418 sec, 0.570678/0.570678 sec, 0.57154/0.57154 sec, 0.495488/0.495488 sec, 0.102676/0.102676 sec, 0.522666/0.522666 sec, 0.044292/0.044292 sec, 1.00489/1.00489 sec )
[LOG] Total clause size reduction: 1339799 --> 7550 (137775 --> 454, 12525 --> 68, 95152 --> 469, 29928 --> 158, 62600 --> 361, 77717 --> 398, 42500 --> 251, 49480 --> 322, 39776 --> 244, 51702 --> 346, 17213 --> 121, 10020 --> 50, 22545 --> 113, 50020 --> 349, 47519 --> 342, 52521 --> 358, 42483 --> 292, 54912 --> 353, 37395 --> 268, 49780 --> 354, 27269 --> 196, 12440 --> 83, 77376 --> 439, 22176 --> 119, 7437 --> 36, 44568 --> 238, 39968 --> 232, 34916 --> 201, 15030 --> 68, 57546 --> 226, 7506 --> 19, 10004 --> 22 )
[LOG] Average clause size reduction: 2354.66 --> 13.2689 (2460.27 --> 8.10714, 2087.5 --> 11.3333, 2439.79 --> 12.0256, 2302.15 --> 12.1538, 2407.69 --> 13.8846, 2428.66 --> 12.4375, 2361.11 --> 13.9444, 2356.19 --> 15.3333, 2339.76 --> 14.3529, 2350.09 --> 15.7273, 2151.62 --> 15.125, 2004 --> 10, 2254.5 --> 11.3, 2381.9 --> 16.619, 2375.95 --> 17.1, 2387.32 --> 16.2727, 2360.17 --> 16.2222, 2387.48 --> 15.3478, 2337.19 --> 16.75, 2370.48 --> 16.8571, 2272.42 --> 16.3333, 2073.33 --> 13.8333, 2418 --> 13.7188, 2217.6 --> 11.9, 1859.25 --> 9, 2345.68 --> 12.5263, 2351.06 --> 13.6471, 2327.73 --> 13.4, 2147.14 --> 9.71429, 2397.75 --> 9.41667, 1876.5 --> 4.75, 2000.8 --> 4.4 )
[LOG] Overall execution time: 19.4968 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.67 sec (Real time) / 26.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10001.51 sec (Real time) / 9922.46 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.81 sec (Real time) / 9968.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 10794 32 0 1 10730
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002726 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000773/0 sec (0.000773/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0 )
[LOG] Average clause size reduction: 35.5 --> 0 (35.5 --> 0 )
[LOG] Overall execution time: 0.003935 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002653 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000743/0 sec (0.000743/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 4.6e-05/0 sec (4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (7e-06/7e-06 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0 )
[LOG] Average clause size reduction: 34.5 --> 0 (34.5 --> 0 )
[LOG] Overall execution time: 0.003901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.004964 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002044/0 sec (0.002044/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000109/0 sec (0.000109/0.000109 sec )
[LOG] Total clause minimization time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0 )
[LOG] Average clause size reduction: 116.5 --> 0 (116.5 --> 0 )
[LOG] Overall execution time: 0.007193 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.004991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002028/0 sec (0.002028/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000112/0 sec (0.000112/0.000112 sec )
[LOG] Total clause minimization time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0 )
[LOG] Average clause size reduction: 115.5 --> 0 (115.5 --> 0 )
[LOG] Overall execution time: 0.007246 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.010426 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005119/0 sec (0.005119/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000259/0 sec (0.000259/0.000259 sec )
[LOG] Total clause minimization time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0 )
[LOG] Average clause size reduction: 277 --> 0 (277 --> 0 )
[LOG] Overall execution time: 0.015467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.010704 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.005247/0 sec (0.005247/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000272/0 sec (0.000272/0.000272 sec )
[LOG] Total clause minimization time: 5.2e-05/0 sec (5.2e-05/5.2e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0 )
[LOG] Average clause size reduction: 276 --> 0 (276 --> 0 )
[LOG] Overall execution time: 0.015829 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.025463 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013699/0 sec (0.013699/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000736/0 sec (0.000736/0.000736 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (6.6e-05/6.6e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0 )
[LOG] Average clause size reduction: 645.5 --> 0 (645.5 --> 0 )
[LOG] Overall execution time: 0.039058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.0258 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013895/0 sec (0.013895/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000724/0 sec (0.000724/0.000724 sec )
[LOG] Total clause minimization time: 6.8e-05/0 sec (6.8e-05/6.8e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0 )
[LOG] Average clause size reduction: 644.5 --> 0 (644.5 --> 0 )
[LOG] Overall execution time: 0.039541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.069354 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.038066/0 sec (0.038066/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002314/0 sec (0.002314/0.002314 sec )
[LOG] Total clause minimization time: 0.000135/0 sec (0.000135/0.000135 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0 )
[LOG] Average clause size reduction: 1478 --> 0 (1478 --> 0 )
[LOG] Overall execution time: 0.114798 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.06553 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036084/0 sec (0.036084/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.002225/0 sec (0.002225/0.002225 sec )
[LOG] Total clause minimization time: 0.000158/0 sec (0.000158/0.000158 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0 )
[LOG] Average clause size reduction: 1477 --> 0 (1477 --> 0 )
[LOG] Overall execution time: 0.108535 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002376 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000721/0 sec (0.000293/0 sec, 0.0002/0 sec, 0.000228/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 3.2e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 3e-05/3e-05 sec )
[LOG] Total clause minimization time: 4e-06/0 sec (0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 36 --> 0 (0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Average clause size reduction: 9 --> 0 (0 --> 0, 0 --> 0, 18 --> 0 )
[LOG] Overall execution time: 0.003363 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002161 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000488/0 sec (0.00021/0 sec, 0.00013/0 sec, 0.000148/0 sec )
[LOG] Nr of iterations: 4 (1, 1, 2 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 26 --> 0 (0 --> 0, 0 --> 0, 26 --> 0 )
[LOG] Average clause size reduction: 6.5 --> 0 (0 --> 0, 0 --> 0, 13 --> 0 )
[LOG] Overall execution time: 0.003153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.005034 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002699/0 sec (0.000694/0 sec, 0.000488/0 sec, 0.000483/0 sec, 0.000477/0 sec, 0.000557/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 6e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 5.8e-05/5.8e-05 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause size reduction: 95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 95 --> 0 )
[LOG] Average clause size reduction: 15.8333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47.5 --> 0 )
[LOG] Overall execution time: 0.006299 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.004006 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001927/0 sec (0.000495/0 sec, 0.000351/0 sec, 0.000352/0 sec, 0.000336/0 sec, 0.000393/0 sec )
[LOG] Nr of iterations: 6 (1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 5.3e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause size reduction: 72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 72 --> 0 )
[LOG] Average clause size reduction: 12 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 36 --> 0 )
[LOG] Overall execution time: 0.005153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.011811 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008028/0 sec (0.001479/0 sec, 0.001064/0 sec, 0.001112/0 sec, 0.001097/0 sec, 0.001064/0 sec, 0.001048/0 sec, 0.001164/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000114/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000108/0.000108 sec )
[LOG] Total clause minimization time: 3.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.5e-05/3.5e-05 sec )
[LOG] Total clause size reduction: 215 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 215 --> 0 )
[LOG] Average clause size reduction: 26.875 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 107.5 --> 0 )
[LOG] Overall execution time: 0.013659 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.008825 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005548/0 sec (0.001062/0 sec, 0.00073/0 sec, 0.000734/0 sec, 0.000726/0 sec, 0.000743/0 sec, 0.000745/0 sec, 0.000808/0 sec )
[LOG] Nr of iterations: 8 (1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 7e-05/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 149 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 149 --> 0 )
[LOG] Average clause size reduction: 18.625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 74.5 --> 0 )
[LOG] Overall execution time: 0.010424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.028332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022159/0 sec (0.002741/0 sec, 0.002467/0 sec, 0.002347/0 sec, 0.002375/0 sec, 0.002423/0 sec, 0.002524/0 sec, 0.002333/0 sec, 0.002349/0 sec, 0.0026/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000199/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000185/0.000185 sec )
[LOG] Total clause minimization time: 5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec )
[LOG] Total clause size reduction: 399 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 399 --> 0 )
[LOG] Average clause size reduction: 39.9 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 199.5 --> 0 )
[LOG] Overall execution time: 0.031318 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.01905 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01426/0 sec (0.00179/0 sec, 0.001561/0 sec, 0.001521/0 sec, 0.001535/0 sec, 0.001596/0 sec, 0.001509/0 sec, 0.001554/0 sec, 0.001518/0 sec, 0.001676/0 sec )
[LOG] Nr of iterations: 10 (1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000119/0 sec (1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0.000107/0.000107 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.6e-05/2.6e-05 sec )
[LOG] Total clause size reduction: 264 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 264 --> 0 )
[LOG] Average clause size reduction: 26.4 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 132 --> 0 )
[LOG] Overall execution time: 0.021296 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.058545 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.048164/1 sec (0.00462/0 sec, 0.004041/0 sec, 0.004167/0 sec, 0.004101/0 sec, 0.004327/0 sec, 0.004449/0 sec, 0.004367/0 sec, 0.004364/0 sec, 0.004559/0 sec, 0.00449/1 sec, 0.004679/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000374/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000341/0.000341 sec )
[LOG] Total clause minimization time: 3.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause size reduction: 647 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 647 --> 0 )
[LOG] Average clause size reduction: 53.9167 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 323.5 --> 0 )
[LOG] Overall execution time: 0.063195 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.035401 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028455/0 sec (0.002942/0 sec, 0.002457/0 sec, 0.002417/0 sec, 0.002428/0 sec, 0.002515/0 sec, 0.002537/0 sec, 0.002604/0 sec, 0.002527/0 sec, 0.0026/0 sec, 0.002733/0 sec, 0.002695/0 sec )
[LOG] Nr of iterations: 12 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000182/0 sec (2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.000161/0.000161 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 415 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 415 --> 0 )
[LOG] Average clause size reduction: 34.5833 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 207.5 --> 0 )
[LOG] Overall execution time: 0.038648 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.11082 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.092592/0 sec (0.007003/0 sec, 0.006587/0 sec, 0.006774/0 sec, 0.006951/0 sec, 0.007003/0 sec, 0.006968/0 sec, 0.007207/0 sec, 0.007221/0 sec, 0.007221/0 sec, 0.007264/0 sec, 0.007287/0 sec, 0.007483/0 sec, 0.007623/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000565/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000511/0.000511 sec )
[LOG] Total clause minimization time: 4.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.9e-05/4.9e-05 sec )
[LOG] Total clause size reduction: 959 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 959 --> 0 )
[LOG] Average clause size reduction: 68.5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 479.5 --> 0 )
[LOG] Overall execution time: 0.118371 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.063497 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052553/0 sec (0.004376/0 sec, 0.003905/0 sec, 0.003714/0 sec, 0.00386/0 sec, 0.004042/0 sec, 0.004146/0 sec, 0.004059/0 sec, 0.004007/0 sec, 0.004033/0 sec, 0.004181/0 sec, 0.004003/0 sec, 0.004046/0 sec, 0.004181/0 sec )
[LOG] Nr of iterations: 14 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000257/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 0.00022/0.00022 sec )
[LOG] Total clause minimization time: 3.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.2e-05/3.2e-05 sec )
[LOG] Total clause size reduction: 602 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 602 --> 0 )
[LOG] Average clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 301 --> 0 )
[LOG] Overall execution time: 0.068409 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.201903 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.168108/0 sec (0.010008/0 sec, 0.00985/0 sec, 0.009969/0 sec, 0.009468/0 sec, 0.010509/0 sec, 0.010677/0 sec, 0.010618/0 sec, 0.011336/0 sec, 0.011949/0 sec, 0.012113/0 sec, 0.012136/0 sec, 0.011864/0 sec, 0.012072/0 sec, 0.012384/0 sec, 0.013155/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000814/0 sec (5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 0.000746/0.000746 sec )
[LOG] Total clause minimization time: 6.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause size reduction: 1335 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1335 --> 0 )
[LOG] Average clause size reduction: 83.4375 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 667.5 --> 0 )
[LOG] Overall execution time: 0.212434 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.129325 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.10858/1 sec (0.006511/0 sec, 0.006446/0 sec, 0.006455/0 sec, 0.006671/0 sec, 0.006939/0 sec, 0.007026/0 sec, 0.007131/0 sec, 0.007372/0 sec, 0.007579/0 sec, 0.007607/0 sec, 0.007604/1 sec, 0.007595/0 sec, 0.007858/0 sec, 0.007746/0 sec, 0.00804/0 sec )
[LOG] Nr of iterations: 16 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000427/0 sec (5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 0.000348/0.000348 sec )
[LOG] Total clause minimization time: 4.8e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 825 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 825 --> 0 )
[LOG] Average clause size reduction: 51.5625 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 412.5 --> 0 )
[LOG] Overall execution time: 0.137182 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.312936 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.262714/0 sec (0.013258/0 sec, 0.013685/0 sec, 0.014226/0 sec, 0.014426/0 sec, 0.015182/0 sec, 0.015239/0 sec, 0.013462/0 sec, 0.015072/0 sec, 0.015781/0 sec, 0.015942/0 sec, 0.016945/0 sec, 0.015906/0 sec, 0.015968/0 sec, 0.016537/0 sec, 0.016517/0 sec, 0.016698/0 sec, 0.01787/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001353/0 sec (4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 0.001272/0.001272 sec )
[LOG] Total clause minimization time: 7.3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause size reduction: 1775 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1775 --> 0 )
[LOG] Average clause size reduction: 98.6111 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 887.5 --> 0 )
[LOG] Overall execution time: 0.327367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.170834 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.145306/0 sec (0.007993/0 sec, 0.007503/0 sec, 0.007735/0 sec, 0.007673/0 sec, 0.0081/0 sec, 0.00851/0 sec, 0.008341/0 sec, 0.008384/0 sec, 0.008581/0 sec, 0.008528/0 sec, 0.008754/0 sec, 0.008767/0 sec, 0.009151/0 sec, 0.009354/0 sec, 0.00931/0 sec, 0.009143/0 sec, 0.009479/0 sec )
[LOG] Nr of iterations: 18 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000492/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.000424/0.000424 sec )
[LOG] Total clause minimization time: 7.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 1084 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1084 --> 0 )
[LOG] Average clause size reduction: 60.2222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 542 --> 0 )
[LOG] Overall execution time: 0.180467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.473118 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.402859/0 sec (0.017125/0 sec, 0.018725/0 sec, 0.018755/0 sec, 0.01976/0 sec, 0.020911/0 sec, 0.020996/0 sec, 0.021463/0 sec, 0.021627/0 sec, 0.02266/0 sec, 0.022776/0 sec, 0.021893/0 sec, 0.020412/0 sec, 0.021505/0 sec, 0.02136/0 sec, 0.021962/0 sec, 0.021781/0 sec, 0.022447/0 sec, 0.02275/0 sec, 0.023951/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002753/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 0.002671/0.002671 sec )
[LOG] Total clause minimization time: 9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-05/9e-05 sec )
[LOG] Total clause size reduction: 2279 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2279 --> 0 )
[LOG] Average clause size reduction: 113.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1139.5 --> 0 )
[LOG] Overall execution time: 0.493556 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.253792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.216819/0 sec (0.00969/0 sec, 0.009747/0 sec, 0.009806/0 sec, 0.010352/0 sec, 0.010754/0 sec, 0.01143/0 sec, 0.010126/0 sec, 0.01053/0 sec, 0.010767/0 sec, 0.010845/0 sec, 0.011645/0 sec, 0.011883/0 sec, 0.013082/0 sec, 0.012742/0 sec, 0.012535/0 sec, 0.012979/0 sec, 0.012794/0 sec, 0.012304/0 sec, 0.012808/0 sec )
[LOG] Nr of iterations: 20 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00068/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000604/0.000604 sec )
[LOG] Total clause minimization time: 7.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 1379 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1379 --> 0 )
[LOG] Average clause size reduction: 68.95 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 689.5 --> 0 )
[LOG] Overall execution time: 0.265259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.659542 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.570737/0 sec (0.020518/0 sec, 0.022753/0 sec, 0.021989/0 sec, 0.022482/0 sec, 0.02366/0 sec, 0.023803/0 sec, 0.025702/0 sec, 0.028102/0 sec, 0.028753/0 sec, 0.030073/0 sec, 0.029538/0 sec, 0.028232/0 sec, 0.02972/0 sec, 0.032841/0 sec, 0.032682/0 sec, 0.030735/0 sec, 0.026563/0 sec, 0.027526/0 sec, 0.027737/0 sec, 0.028843/0 sec, 0.028485/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.00193/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 0.00184/0.00184 sec )
[LOG] Total clause minimization time: 0.000103/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000103/0.000103 sec )
[LOG] Total clause size reduction: 2847 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2847 --> 0 )
[LOG] Average clause size reduction: 129.409 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1423.5 --> 0 )
[LOG] Overall execution time: 0.686038 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.319297 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.275467/0 sec (0.011146/0 sec, 0.011427/0 sec, 0.011733/0 sec, 0.011866/0 sec, 0.01299/0 sec, 0.013239/0 sec, 0.012632/0 sec, 0.012518/0 sec, 0.013536/0 sec, 0.01305/0 sec, 0.012914/0 sec, 0.013105/0 sec, 0.013333/0 sec, 0.013577/0 sec, 0.013562/0 sec, 0.013671/0 sec, 0.013829/0 sec, 0.013898/0 sec, 0.014009/0 sec, 0.014313/0 sec, 0.015119/0 sec )
[LOG] Nr of iterations: 22 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.000847/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.000773/0.000773 sec )
[LOG] Total clause minimization time: 6.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause size reduction: 1710 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1710 --> 0 )
[LOG] Average clause size reduction: 77.7273 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 855 --> 0 )
[LOG] Overall execution time: 0.334523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.861225 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.754207/1 sec (0.024199/0 sec, 0.028111/0 sec, 0.028555/0 sec, 0.029857/0 sec, 0.032261/0 sec, 0.030472/0 sec, 0.030301/0 sec, 0.03116/0 sec, 0.032471/0 sec, 0.03345/1 sec, 0.032776/0 sec, 0.032795/0 sec, 0.031834/0 sec, 0.03263/0 sec, 0.033284/0 sec, 0.033716/0 sec, 0.035081/0 sec, 0.037547/0 sec, 0.035203/0 sec, 0.035716/0 sec, 0.036777/0 sec, 0.036538/0 sec, 0.039473/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.002512/0 sec (5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.002422/0.002422 sec )
[LOG] Total clause minimization time: 0.000128/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000128/0.000128 sec )
[LOG] Total clause size reduction: 3479 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3479 --> 0 )
[LOG] Average clause size reduction: 144.958 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1739.5 --> 0 )
[LOG] Overall execution time: 0.89369 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 1.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.490978 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.425209/1 sec (0.01424/0 sec, 0.014792/1 sec, 0.0147/0 sec, 0.015125/0 sec, 0.016352/0 sec, 0.017402/0 sec, 0.017865/0 sec, 0.018486/0 sec, 0.018614/0 sec, 0.018807/0 sec, 0.019162/0 sec, 0.018855/0 sec, 0.019447/0 sec, 0.019452/0 sec, 0.019675/0 sec, 0.021465/0 sec, 0.02226/0 sec, 0.021005/0 sec, 0.020521/0 sec, 0.019864/0 sec, 0.018751/0 sec, 0.019033/0 sec, 0.019336/0 sec )
[LOG] Nr of iterations: 24 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001173/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 2.6e-05/2.6e-05 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 0.001061/0.001061 sec )
[LOG] Total clause minimization time: 7.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.9e-05/7.9e-05 sec )
[LOG] Total clause size reduction: 2077 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2077 --> 0 )
[LOG] Average clause size reduction: 86.5417 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1038.5 --> 0 )
[LOG] Overall execution time: 0.51057 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.17409 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.03684/1 sec (0.029263/0 sec, 0.034885/0 sec, 0.041793/0 sec, 0.038085/0 sec, 0.037482/1 sec, 0.03767/0 sec, 0.038252/0 sec, 0.038659/0 sec, 0.039956/0 sec, 0.043955/0 sec, 0.042558/0 sec, 0.039702/0 sec, 0.040671/0 sec, 0.042075/0 sec, 0.04093/0 sec, 0.040185/0 sec, 0.042364/0 sec, 0.042706/0 sec, 0.043304/0 sec, 0.04424/0 sec, 0.045197/0 sec, 0.046872/0 sec, 0.046789/0 sec, 0.047786/0 sec, 0.051457/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.004305/0 sec (4e-06/4e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 2.8e-05/2.8e-05 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.004188/0.004188 sec )
[LOG] Total clause minimization time: 0.000155/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000155/0.000155 sec )
[LOG] Total clause size reduction: 4175 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 4175 --> 0 )
[LOG] Average clause size reduction: 160.577 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2087.5 --> 0 )
[LOG] Overall execution time: 1.21459 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.36 sec (Real time) / 1.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.609326 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.531987/1 sec (0.016697/0 sec, 0.019432/0 sec, 0.017996/0 sec, 0.018245/0 sec, 0.018996/0 sec, 0.01921/0 sec, 0.01976/0 sec, 0.019686/0 sec, 0.020611/0 sec, 0.020576/0 sec, 0.020896/0 sec, 0.021132/0 sec, 0.021247/0 sec, 0.021435/0 sec, 0.021734/0 sec, 0.022068/0 sec, 0.022806/0 sec, 0.024851/0 sec, 0.023678/0 sec, 0.02291/0 sec, 0.023026/0 sec, 0.023261/0 sec, 0.023371/0 sec, 0.024153/1 sec, 0.02421/0 sec )
[LOG] Nr of iterations: 26 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.001407/0 sec (4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001315/0.001315 sec )
[LOG] Total clause minimization time: 8.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.9e-05/8.9e-05 sec )
[LOG] Total clause size reduction: 2480 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2480 --> 0 )
[LOG] Average clause size reduction: 95.3846 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1240 --> 0 )
[LOG] Overall execution time: 0.634036 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.058074 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 144 AND gates.
[LOG] Size after ABC: 123 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039073/0 sec (0.007316/0 sec, 0.007473/0 sec, 0.003973/0 sec, 0.006023/0 sec, 0.008167/0 sec, 0.006121/0 sec )
[LOG] Nr of iterations: 50 (11, 12, 3, 2, 8, 14 )
[LOG] Total clause computation time: 0.009029/0 sec (0.001251/0.001251 sec, 0.001781/0.001781 sec, 0.000251/0.000251 sec, 0.001118/0.001118 sec, 0.003401/0.003401 sec, 0.001227/0.001227 sec )
[LOG] Total clause minimization time: 0.018821/0 sec (0.0041/0.0041 sec, 0.003897/0.003897 sec, 0.0019/0.0019 sec, 0.003039/0.003039 sec, 0.002907/0.002907 sec, 0.002978/0.002978 sec )
[LOG] Total clause size reduction: 5328 --> 92 (1380 --> 19, 1496 --> 29, 220 --> 3, 157 --> 0, 749 --> 13, 1326 --> 28 )
[LOG] Average clause size reduction: 106.56 --> 1.84 (125.455 --> 1.72727, 124.667 --> 2.41667, 73.3333 --> 1, 78.5 --> 0, 93.625 --> 1.625, 94.7143 --> 2 )
[LOG] Overall execution time: 0.05988 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 289 5 21 1 258
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.200197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 260 new AND gates.
[LOG] Size before ABC: 298 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.149841/0 sec (0.029214/0 sec, 0.033022/0 sec, 0.011803/0 sec, 0.014292/0 sec, 0.014177/0 sec, 0.041005/0 sec, 0.006328/0 sec )
[LOG] Nr of iterations: 82 (21, 24, 4, 4, 8, 16, 5 )
[LOG] Total clause computation time: 0.039533/0 sec (0.008365/0.008365 sec, 0.007589/0.007589 sec, 0.000742/0.000742 sec, 0.000765/0.000765 sec, 0.002739/0.002739 sec, 0.018719/0.018719 sec, 0.000614/0.000614 sec )
[LOG] Total clause minimization time: 0.085835/0 sec (0.017417/0.017417 sec, 0.022072/0.022072 sec, 0.007576/0.007576 sec, 0.0101/0.0101 sec, 0.007913/0.007913 sec, 0.018775/0.018775 sec, 0.001982/0.001982 sec )
[LOG] Total clause size reduction: 11474 --> 207 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8 )
[LOG] Average clause size reduction: 139.927 --> 2.52439 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6 )
[LOG] Overall execution time: 0.202572 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.67 sec (Real time) / 0.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 466 6 24 1 429
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 0.734529 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 381 new AND gates.
[LOG] Size before ABC: 431 AND gates.
[LOG] Size after ABC: 380 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.611599/0 sec (0.051728/0 sec, 0.090824/0 sec, 0.026152/0 sec, 0.024071/0 sec, 0.041321/0 sec, 0.025575/0 sec, 0.225952/0 sec, 0.116024/0 sec, 0.009952/0 sec )
[LOG] Nr of iterations: 108 (18, 28, 5, 4, 8, 7, 7, 27, 4 )
[LOG] Total clause computation time: 0.147267/0 sec (0.008478/0.008478 sec, 0.026168/0.026168 sec, 0.001435/0.001435 sec, 0.001012/0.001012 sec, 0.010474/0.010474 sec, 0.01308/0.01308 sec, 0.03977/0.03977 sec, 0.045589/0.045589 sec, 0.001261/0.001261 sec )
[LOG] Total clause minimization time: 0.410116/0 sec (0.037633/0.037633 sec, 0.059022/0.059022 sec, 0.01905/0.01905 sec, 0.017265/0.017265 sec, 0.025006/0.025006 sec, 0.006649/0.006649 sec, 0.179795/0.179795 sec, 0.06395/0.06395 sec, 0.001746/0.001746 sec )
[LOG] Total clause size reduction: 17434 --> 312 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 1155 --> 14, 882 --> 14, 876 --> 11, 3770 --> 81, 420 --> 5 )
[LOG] Average clause size reduction: 161.426 --> 2.88889 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 144.375 --> 1.75, 126 --> 2, 125.143 --> 1.57143, 139.63 --> 3, 105 --> 1.25 )
[LOG] Overall execution time: 0.737919 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.18 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.02 sec (Real time) / 2.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 625 7 27 1 583
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 1.43298 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 487 new AND gates.
[LOG] Size before ABC: 559 AND gates.
[LOG] Size after ABC: 486 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.13005/1 sec (0.164597/0 sec, 0.209447/0 sec, 0.061074/0 sec, 0.058651/0 sec, 0.073998/0 sec, 0.070511/0 sec, 0.124854/1 sec, 0.146787/0 sec, 0.203815/0 sec, 0.016314/0 sec )
[LOG] Nr of iterations: 132 (34, 30, 9, 4, 3, 6, 16, 7, 21, 2 )
[LOG] Total clause computation time: 0.271812/0 sec (0.021008/0.021008 sec, 0.034166/0.034166 sec, 0.004927/0.004927 sec, 0.001763/0.001763 sec, 0.001754/0.001754 sec, 0.003231/0.003231 sec, 0.054136/0.054136 sec, 0.042538/0.042538 sec, 0.10439/0.10439 sec, 0.003899/0.003899 sec )
[LOG] Total clause minimization time: 0.749944/1 sec (0.133502/0.133502 sec, 0.165013/0.165013 sec, 0.044942/0.044942 sec, 0.046544/0.046544 sec, 0.061662/0.061662 sec, 0.056852/0.056852 sec, 0.059445/0.059445 sec, 0.092978/0.092978 sec, 0.088029/0.088029 sec, 0.000977/0.000977 sec )
[LOG] Total clause size reduction: 26425 --> 419 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 396 --> 4, 940 --> 7, 2505 --> 57, 996 --> 18, 3280 --> 43, 159 --> 1 )
[LOG] Average clause size reduction: 200.189 --> 3.17424 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 132 --> 1.33333, 156.667 --> 1.16667, 156.562 --> 3.5625, 142.286 --> 2.57143, 156.19 --> 2.04762, 79.5 --> 0.5 )
[LOG] Overall execution time: 1.43778 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.74 sec (Real time) / 2.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 776 8 30 1 729
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 8.69266 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1108 new AND gates.
[LOG] Size before ABC: 1269 AND gates.
[LOG] Size after ABC: 1108 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.12761/8 sec (0.020529/0 sec, 0.036342/0 sec, 0.264586/0 sec, 0.066199/0 sec, 0.13165/0 sec, 0.122669/0 sec, 0.14263/0 sec, 0.493566/1 sec, 0.649867/1 sec, 2.2898/2 sec, 1.67928/2 sec, 2.23049/2 sec )
[LOG] Nr of iterations: 284 (6, 12, 35, 8, 6, 10, 6, 41, 46, 68, 29, 17 )
[LOG] Total clause computation time: 1.26088/2 sec (0.001891/0.001891 sec, 0.00648/0.00648 sec, 0.037519/0.037519 sec, 0.00499/0.00499 sec, 0.004369/0.004369 sec, 0.004443/0.004443 sec, 0.004293/0.004293 sec, 0.139219/0.139219 sec, 0.103741/0.103741 sec, 0.573537/0.573537 sec, 0.121276/0.121276 sec, 0.259118/0.259118 sec )
[LOG] Total clause minimization time: 6.63515/6 sec (0.004305/0.004305 sec, 0.013432/0.013432 sec, 0.211845/0.211845 sec, 0.041647/0.041647 sec, 0.109353/0.109353 sec, 0.102007/0.102007 sec, 0.121927/0.121927 sec, 0.337229/0.337229 sec, 0.524932/0.524932 sec, 1.6938/1.6938 sec, 1.53166/1.53166 sec, 1.94301/1.94301 sec )
[LOG] Total clause size reduction: 60515 --> 1096 (1640 --> 8, 3421 --> 29, 9078 --> 130, 1764 --> 9, 1195 --> 9, 2016 --> 17, 1130 --> 9, 10040 --> 195, 10755 --> 209, 11792 --> 371, 4900 --> 74, 2784 --> 36 )
[LOG] Average clause size reduction: 213.081 --> 3.85915 (273.333 --> 1.33333, 285.083 --> 2.41667, 259.371 --> 3.71429, 220.5 --> 1.125, 199.167 --> 1.5, 201.6 --> 1.7, 188.333 --> 1.5, 244.878 --> 4.7561, 233.804 --> 4.54348, 173.412 --> 5.45588, 168.966 --> 2.55172, 163.765 --> 2.11765 )
[LOG] Overall execution time: 8.69966 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.07 sec (Real time) / 8.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.36 sec (Real time) / 11.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1446 9 33 1 1392
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 12.7302 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1083 new AND gates.
[LOG] Size before ABC: 1280 AND gates.
[LOG] Size after ABC: 1083 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.9196/12 sec (0.026301/0 sec, 0.04661/0 sec, 0.255351/1 sec, 0.093308/0 sec, 0.258218/0 sec, 0.2642/0 sec, 0.188425/0 sec, 0.194047/1 sec, 0.639032/0 sec, 0.909504/1 sec, 3.20085/3 sec, 1.56056/2 sec, 4.2832/4 sec )
[LOG] Nr of iterations: 301 (6, 9, 44, 6, 13, 4, 13, 13, 32, 31, 44, 76, 10 )
[LOG] Total clause computation time: 1.72938/2 sec (0.002185/0.002185 sec, 0.006711/0.006711 sec, 0.055132/0.055132 sec, 0.004318/0.004318 sec, 0.023876/0.023876 sec, 0.003429/0.003429 sec, 0.008405/0.008405 sec, 0.011768/0.011768 sec, 0.105593/0.105593 sec, 0.136739/0.136739 sec, 0.223053/0.223053 sec, 0.311207/0.311207 sec, 0.836962/0.836962 sec )
[LOG] Total clause minimization time: 9.87696/10 sec (0.004602/0.004602 sec, 0.019011/0.019011 sec, 0.1773/0.1773 sec, 0.066456/0.066456 sec, 0.210813/0.210813 sec, 0.238667/0.238667 sec, 0.156678/0.156678 sec, 0.158712/0.158712 sec, 0.509127/0.509127 sec, 0.747025/0.747025 sec, 2.94985/2.94985 sec, 1.22009/1.22009 sec, 3.41863/3.41863 sec )
[LOG] Total clause size reduction: 69473 --> 1094 (1855 --> 8, 2800 --> 26, 12599 --> 137, 1415 --> 7, 3336 --> 18, 792 --> 6, 3024 --> 22, 3072 --> 21, 8556 --> 130, 7860 --> 136, 8213 --> 171, 14250 --> 390, 1701 --> 22 )
[LOG] Average clause size reduction: 230.807 --> 3.63455 (309.167 --> 1.33333, 311.111 --> 2.88889, 286.341 --> 3.11364, 235.833 --> 1.16667, 256.615 --> 1.38462, 198 --> 1.5, 232.615 --> 1.69231, 236.308 --> 1.61538, 267.375 --> 4.0625, 253.548 --> 4.3871, 186.659 --> 3.88636, 187.5 --> 5.13158, 170.1 --> 2.2 )
[LOG] Overall execution time: 12.7385 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.10 sec (Real time) / 12.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.71 sec (Real time) / 9.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1464 10 35 1 1406
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 19.3176 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 1689 new AND gates.
[LOG] Size before ABC: 2060 AND gates.
[LOG] Size after ABC: 1689 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 18.1916/18 sec (0.032849/0 sec, 0.045513/0 sec, 0.656932/1 sec, 0.245135/0 sec, 0.238713/0 sec, 0.278217/0 sec, 0.314126/1 sec, 0.405234/0 sec, 1.62859/2 sec, 0.485953/0 sec, 2.0498/2 sec, 2.85412/3 sec, 3.4566/4 sec, 5.49987/5 sec )
[LOG] Nr of iterations: 428 (5, 6, 60, 7, 12, 8, 10, 9, 48, 11, 54, 92, 91, 15 )
[LOG] Total clause computation time: 3.76565/5 sec (0.003063/0.003063 sec, 0.006927/0.006927 sec, 0.078007/0.078007 sec, 0.006584/0.006584 sec, 0.051958/0.051958 sec, 0.006545/0.006545 sec, 0.026546/0.026546 sec, 0.009941/0.009941 sec, 0.183841/0.183841 sec, 0.02717/0.02717 sec, 0.2295/0.2295 sec, 0.472768/0.472768 sec, 0.923476/0.923476 sec, 1.73932/1.73932 sec )
[LOG] Total clause minimization time: 13.9583/13 sec (0.005533/0.005533 sec, 0.011185/0.011185 sec, 0.548013/0.548013 sec, 0.207763/0.207763 sec, 0.155378/0.155378 sec, 0.240546/0.240546 sec, 0.257468/0.257468 sec, 0.362131/0.362131 sec, 1.40628/1.40628 sec, 0.425126/0.425126 sec, 1.78663/1.78663 sec, 2.34321/2.34321 sec, 2.49435/2.49435 sec, 3.71471/3.71471 sec )
[LOG] Total clause size reduction: 102021 --> 1872 (1652 --> 8, 1940 --> 13, 18939 --> 214, 1866 --> 11, 3344 --> 28, 2107 --> 11, 2673 --> 17, 2256 --> 15, 11656 --> 247, 2390 --> 19, 12561 --> 282, 19019 --> 449, 18720 --> 514, 2898 --> 44 )
[LOG] Average clause size reduction: 238.367 --> 4.37383 (330.4 --> 1.6, 323.333 --> 2.16667, 315.65 --> 3.56667, 266.571 --> 1.57143, 278.667 --> 2.33333, 263.375 --> 1.375, 267.3 --> 1.7, 250.667 --> 1.66667, 242.833 --> 5.14583, 217.273 --> 1.72727, 232.611 --> 5.22222, 206.728 --> 4.88043, 205.714 --> 5.64835, 193.2 --> 2.93333 )
[LOG] Overall execution time: 19.328 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 22.12 sec (Real time) / 19.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.60 sec (Real time) / 27.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 2112 11 37 1 2050
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 44.3951 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 1298 new AND gates.
[LOG] Size before ABC: 1543 AND gates.
[LOG] Size after ABC: 1297 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 41.1282/42 sec (0.105606/0 sec, 0.075789/1 sec, 0.643082/0 sec, 0.639525/1 sec, 0.38799/0 sec, 0.978321/1 sec, 1.20357/1 sec, 1.41489/2 sec, 2.19416/2 sec, 1.32016/1 sec, 4.54135/5 sec, 1.40058/1 sec, 5.50273/6 sec, 12.8231/13 sec, 7.89726/8 sec )
[LOG] Nr of iterations: 356 (11, 2, 40, 6, 5, 7, 8, 8, 29, 8, 43, 6, 86, 63, 34 )
[LOG] Total clause computation time: 5.39161/6 sec (0.017007/0.017007 sec, 0.003993/0.003993 sec, 0.123426/0.123426 sec, 0.028757/0.028757 sec, 0.008333/0.008333 sec, 0.260198/0.260198 sec, 0.015143/0.015143 sec, 0.01299/0.01299 sec, 0.687156/0.687156 sec, 0.011245/0.011245 sec, 0.533278/0.533278 sec, 0.012924/0.012924 sec, 1.24507/1.24507 sec, 1.45379/1.45379 sec, 0.97829/0.97829 sec )
[LOG] Total clause minimization time: 34.676/36 sec (0.037886/0.037886 sec, 0.008178/0.008178 sec, 0.469222/0.469222 sec, 0.544306/0.544306 sec, 0.313053/0.313053 sec, 0.653354/0.653354 sec, 1.11544/1.11544 sec, 1.33427/1.33427 sec, 1.43793/1.43793 sec, 1.23842/1.23842 sec, 3.93665/3.93665 sec, 1.30193/1.30193 sec, 4.16615/4.16615 sec, 11.2821/11.2821 sec, 6.83711/6.83711 sec )
[LOG] Total clause size reduction: 96839 --> 1325 (4630 --> 32, 434 --> 2, 14118 --> 132, 1750 --> 6, 1392 --> 6, 1980 --> 9, 2226 --> 9, 2044 --> 12, 9828 --> 114, 1939 --> 9, 14196 --> 216, 1210 --> 9, 19465 --> 430, 14136 --> 248, 7491 --> 91 )
[LOG] Average clause size reduction: 272.02 --> 3.72191 (420.909 --> 2.90909, 217 --> 1, 352.95 --> 3.3, 291.667 --> 1, 278.4 --> 1.2, 282.857 --> 1.28571, 278.25 --> 1.125, 255.5 --> 1.5, 338.897 --> 3.93103, 242.375 --> 1.125, 330.14 --> 5.02326, 201.667 --> 1.5, 226.337 --> 5, 224.381 --> 3.93651, 220.324 --> 2.67647 )
[LOG] Overall execution time: 44.4155 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.89 sec (Real time) / 44.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.18 sec (Real time) / 12.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1770 12 40 1 1704
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 49.2019 sec CPU time.
[LOG] Relation determinization time: 50 sec real time.
[LOG] Final circuit size: 1950 new AND gates.
[LOG] Size before ABC: 2338 AND gates.
[LOG] Size after ABC: 1950 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 47.5025/48 sec (0.060315/1 sec, 0.083373/0 sec, 0.42952/0 sec, 0.370296/0 sec, 0.769209/1 sec, 0.425183/1 sec, 0.422751/0 sec, 0.775184/1 sec, 1.3435/1 sec, 0.678333/1 sec, 1.40685/1 sec, 0.441434/1 sec, 0.816035/1 sec, 13.6263/13 sec, 10.9572/11 sec, 8.06525/8 sec, 6.83178/7 sec )
[LOG] Nr of iterations: 487 (5, 9, 36, 7, 16, 15, 9, 5, 53, 13, 43, 8, 12, 142, 56, 36, 22 )
[LOG] Total clause computation time: 6.4035/4 sec (0.009166/0.009166 sec, 0.019437/0.019437 sec, 0.131518/0.131518 sec, 0.021147/0.021147 sec, 0.026188/0.026188 sec, 0.030632/0.030632 sec, 0.024627/0.024627 sec, 0.042422/0.042422 sec, 0.324192/0.324192 sec, 0.020738/0.020738 sec, 0.191508/0.191508 sec, 0.013227/0.013227 sec, 0.018684/0.018684 sec, 3.58814/3.58814 sec, 0.746484/0.746484 sec, 0.442442/0.442442 sec, 0.752947/0.752947 sec )
[LOG] Total clause minimization time: 40.3617/42 sec (0.019986/0.019986 sec, 0.025962/0.025962 sec, 0.257804/0.257804 sec, 0.308113/0.308113 sec, 0.701283/0.701283 sec, 0.351959/0.351959 sec, 0.356315/0.356315 sec, 0.689406/0.689406 sec, 0.974867/0.974867 sec, 0.611181/0.611181 sec, 1.16925/1.16925 sec, 0.381703/0.381703 sec, 0.749744/0.749744 sec, 9.98568/9.98568 sec, 10.1594/10.1594 sec, 7.58471/7.58471 sec, 6.0343/6.0343 sec )
[LOG] Total clause size reduction: 149060 --> 2074 (2104 --> 8, 3944 --> 21, 14910 --> 124, 2448 --> 10, 5850 --> 31, 5208 --> 24, 2864 --> 11, 1400 --> 6, 21476 --> 230, 3780 --> 26, 16716 --> 192, 2051 --> 13, 3245 --> 21, 35391 --> 976, 13750 --> 230, 8715 --> 103, 5208 --> 48 )
[LOG] Average clause size reduction: 306.078 --> 4.25873 (420.8 --> 1.6, 438.222 --> 2.33333, 414.167 --> 3.44444, 349.714 --> 1.42857, 365.625 --> 1.9375, 347.2 --> 1.6, 318.222 --> 1.22222, 280 --> 1.2, 405.208 --> 4.33962, 290.769 --> 2, 388.744 --> 4.46512, 256.375 --> 1.625, 270.417 --> 1.75, 249.232 --> 6.87324, 245.536 --> 4.10714, 242.083 --> 2.86111, 236.727 --> 2.18182 )
[LOG] Overall execution time: 49.2134 sec CPU time.
[LOG] Overall execution time: 50 sec real time.
Synthesis time: 49.79 sec (Real time) / 49.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.19 sec (Real time) / 23.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 2486 13 43 1 2413
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 68.5099 sec CPU time.
[LOG] Relation determinization time: 69 sec real time.
[LOG] Final circuit size: 1781 new AND gates.
[LOG] Size before ABC: 2170 AND gates.
[LOG] Size after ABC: 1781 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.4148/67 sec (0.0498/0 sec, 0.076112/0 sec, 0.60385/1 sec, 0.405768/0 sec, 0.337156/0 sec, 0.572866/1 sec, 0.45757/0 sec, 0.673931/1 sec, 1.63012/2 sec, 0.628342/0 sec, 1.11658/1 sec, 0.936948/1 sec, 0.776846/1 sec, 0.75529/1 sec, 22.8876/23 sec, 14.7603/15 sec, 9.31725/9 sec, 10.4285/11 sec )
[LOG] Nr of iterations: 502 (4, 6, 40, 10, 11, 17, 20, 18, 52, 16, 40, 20, 7, 9, 89, 93, 35, 15 )
[LOG] Total clause computation time: 9.63594/11 sec (0.002423/0.002423 sec, 0.009878/0.009878 sec, 0.072208/0.072208 sec, 0.022626/0.022626 sec, 0.016799/0.016799 sec, 0.061104/0.061104 sec, 0.03489/0.03489 sec, 0.031567/0.031567 sec, 0.295682/0.295682 sec, 0.024576/0.024576 sec, 0.205112/0.205112 sec, 0.036395/0.036395 sec, 0.037544/0.037544 sec, 0.014715/0.014715 sec, 1.20864/1.20864 sec, 4.70389/4.70389 sec, 0.515586/0.515586 sec, 2.34231/2.34231 sec )
[LOG] Total clause minimization time: 56.017/55 sec (0.014168/0.014168 sec, 0.029901/0.029901 sec, 0.493779/0.493779 sec, 0.342639/0.342639 sec, 0.274139/0.274139 sec, 0.474672/0.474672 sec, 0.382658/0.382658 sec, 0.603164/0.603164 sec, 1.29241/1.29241 sec, 0.562008/0.562008 sec, 0.868927/0.868927 sec, 0.858015/0.858015 sec, 0.696198/0.696198 sec, 0.696936/0.696936 sec, 21.6323/21.6323 sec, 10.008/10.008 sec, 8.74941/8.74941 sec, 8.03763/8.03763 sec )
[LOG] Total clause size reduction: 163093 --> 1909 (1683 --> 3, 2620 --> 18, 17745 --> 115, 3960 --> 16, 4260 --> 17, 6832 --> 43, 7448 --> 32, 6375 --> 32, 20961 --> 201, 5205 --> 27, 15444 --> 172, 6156 --> 37, 1794 --> 10, 2392 --> 14, 23320 --> 489, 24288 --> 536, 8942 --> 107, 3668 --> 40 )
[LOG] Average clause size reduction: 324.886 --> 3.80279 (420.75 --> 0.75, 436.667 --> 3, 443.625 --> 2.875, 396 --> 1.6, 387.273 --> 1.54545, 401.882 --> 2.52941, 372.4 --> 1.6, 354.167 --> 1.77778, 403.096 --> 3.86538, 325.312 --> 1.6875, 386.1 --> 4.3, 307.8 --> 1.85, 256.286 --> 1.42857, 265.778 --> 1.55556, 262.022 --> 5.49438, 261.161 --> 5.76344, 255.486 --> 3.05714, 244.533 --> 2.66667 )
[LOG] Overall execution time: 68.522 sec CPU time.
[LOG] Overall execution time: 69 sec real time.
Synthesis time: 69.09 sec (Real time) / 68.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.80 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.21 sec (Real time) / 28.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2352 14 45 1 2275
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 50.601 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1203 new AND gates.
[LOG] Size before ABC: 1374 AND gates.
[LOG] Size after ABC: 1203 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 47.8523/48 sec (3.99247/4 sec, 1.34303/1 sec, 0.111004/0 sec, 1.1653/1 sec, 1.62726/2 sec, 0.77242/1 sec, 0.801275/1 sec, 0.678459/0 sec, 0.587141/1 sec, 0.821337/1 sec, 0.963351/1 sec, 0.80443/0 sec, 0.747876/1 sec, 1.08844/1 sec, 0.658929/1 sec, 1.05498/1 sec, 1.07633/1 sec, 16.6949/17 sec, 12.8634/13 sec )
[LOG] Nr of iterations: 341 (9, 8, 9, 50, 44, 6, 6, 11, 5, 12, 14, 9, 11, 13, 17, 21, 44, 23, 29 )
[LOG] Total clause computation time: 12.2493/14 sec (1.38316/1.38316 sec, 1.25685/1.25685 sec, 0.014197/0.014197 sec, 0.213469/0.213469 sec, 0.196146/0.196146 sec, 0.039121/0.039121 sec, 0.059623/0.059623 sec, 0.02878/0.02878 sec, 0.018153/0.018153 sec, 0.043171/0.043171 sec, 0.070546/0.070546 sec, 0.023279/0.023279 sec, 0.021878/0.021878 sec, 0.098107/0.098107 sec, 0.126318/0.126318 sec, 0.104231/0.104231 sec, 0.309608/0.309608 sec, 2.99583/2.99583 sec, 5.24684/5.24684 sec )
[LOG] Total clause minimization time: 34.5938/34 sec (2.57222/2.57222 sec, 0.034874/0.034874 sec, 0.0576/0.0576 sec, 0.903156/0.903156 sec, 1.3807/1.3807 sec, 0.682148/0.682148 sec, 0.672234/0.672234 sec, 0.587797/0.587797 sec, 0.517011/0.517011 sec, 0.725766/0.725766 sec, 0.83958/0.83958 sec, 0.728697/0.728697 sec, 0.672958/0.672958 sec, 0.937657/0.937657 sec, 0.479298/0.479298 sec, 0.897101/0.897101 sec, 0.711865/0.711865 sec, 13.6417/13.6417 sec, 7.5515/7.5515 sec )
[LOG] Total clause size reduction: 127287 --> 1098 (4272 --> 24, 3731 --> 16, 4816 --> 17, 27538 --> 197, 23091 --> 237, 2075 --> 14, 2075 --> 6, 3900 --> 19, 1500 --> 7, 3971 --> 29, 4498 --> 31, 2664 --> 18, 3180 --> 17, 3888 --> 33, 4752 --> 47, 5760 --> 54, 11954 --> 144, 6006 --> 86, 7616 --> 102 )
[LOG] Average clause size reduction: 373.276 --> 3.21994 (474.667 --> 2.66667, 466.375 --> 2, 535.111 --> 1.88889, 550.76 --> 3.94, 524.795 --> 5.38636, 345.833 --> 2.33333, 345.833 --> 1, 354.545 --> 1.72727, 300 --> 1.4, 330.917 --> 2.41667, 321.286 --> 2.21429, 296 --> 2, 289.091 --> 1.54545, 299.077 --> 2.53846, 279.529 --> 2.76471, 274.286 --> 2.57143, 271.682 --> 3.27273, 261.13 --> 3.73913, 262.621 --> 3.51724 )
[LOG] Overall execution time: 50.6167 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.07 sec (Real time) / 50.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.40 sec (Real time) / 13.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1815 15 47 1 1734
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 36.3413 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 1573 new AND gates.
[LOG] Size before ABC: 1846 AND gates.
[LOG] Size after ABC: 1573 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.1207/34 sec (0.847915/1 sec, 0.8051/1 sec, 0.059915/0 sec, 0.644089/1 sec, 1.24989/1 sec, 0.282667/0 sec, 0.314899/0 sec, 0.270642/1 sec, 0.273081/0 sec, 0.402783/0 sec, 0.436949/1 sec, 0.495508/0 sec, 0.433772/1 sec, 0.529213/0 sec, 0.691843/1 sec, 1.03082/1 sec, 1.06771/1 sec, 1.07194/1 sec, 15.0276/15 sec, 8.18435/8 sec )
[LOG] Nr of iterations: 442 (8, 3, 7, 25, 54, 7, 7, 8, 11, 13, 13, 11, 12, 18, 21, 27, 99, 39, 40, 19 )
[LOG] Total clause computation time: 7.83959/6 sec (0.7805/0.7805 sec, 0.737906/0.737906 sec, 0.006746/0.006746 sec, 0.151643/0.151643 sec, 0.278053/0.278053 sec, 0.015372/0.015372 sec, 0.028382/0.028382 sec, 0.015832/0.015832 sec, 0.011256/0.011256 sec, 0.056118/0.056118 sec, 0.053471/0.053471 sec, 0.021924/0.021924 sec, 0.029633/0.029633 sec, 0.132332/0.132332 sec, 0.054077/0.054077 sec, 0.098984/0.098984 sec, 0.438092/0.438092 sec, 0.109602/0.109602 sec, 2.79191/2.79191 sec, 2.02776/2.02776 sec )
[LOG] Total clause minimization time: 25.4287/28 sec (0.03477/0.03477 sec, 0.02873/0.02873 sec, 0.01456/0.01456 sec, 0.454088/0.454088 sec, 0.930152/0.930152 sec, 0.226506/0.226506 sec, 0.22753/0.22753 sec, 0.212941/0.212941 sec, 0.218619/0.218619 sec, 0.307163/0.307163 sec, 0.344787/0.344787 sec, 0.429287/0.429287 sec, 0.359048/0.359048 sec, 0.349329/0.349329 sec, 0.598229/0.598229 sec, 0.884606/0.884606 sec, 0.587983/0.587983 sec, 0.919604/0.919604 sec, 12.1905/12.1905 sec, 6.11034/6.11034 sec )
[LOG] Total clause size reduction: 161674 --> 1550 (3934 --> 19, 1122 --> 2, 3816 --> 8, 14280 --> 102, 30740 --> 338, 2694 --> 8, 2616 --> 10, 3024 --> 13, 4070 --> 18, 4716 --> 33, 4548 --> 25, 3760 --> 17, 3861 --> 21, 5916 --> 53, 6640 --> 56, 8034 --> 64, 30086 --> 404, 11248 --> 137, 11349 --> 170, 5220 --> 52 )
[LOG] Average clause size reduction: 365.778 --> 3.50679 (491.75 --> 2.375, 374 --> 0.666667, 545.143 --> 1.14286, 571.2 --> 4.08, 569.259 --> 6.25926, 384.857 --> 1.14286, 373.714 --> 1.42857, 378 --> 1.625, 370 --> 1.63636, 362.769 --> 2.53846, 349.846 --> 1.92308, 341.818 --> 1.54545, 321.75 --> 1.75, 328.667 --> 2.94444, 316.19 --> 2.66667, 297.556 --> 2.37037, 303.899 --> 4.08081, 288.41 --> 3.51282, 283.725 --> 4.25, 274.737 --> 2.73684 )
[LOG] Overall execution time: 36.3551 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 36.84 sec (Real time) / 36.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.63 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.22 sec (Real time) / 18.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 2219 16 49 1 2134
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 76.045 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 2297 new AND gates.
[LOG] Size before ABC: 2678 AND gates.
[LOG] Size after ABC: 2297 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 72.6445/73 sec (0.157265/0 sec, 1.65915/2 sec, 0.121074/0 sec, 1.27337/1 sec, 1.86339/2 sec, 0.565922/1 sec, 0.483984/0 sec, 0.457951/1 sec, 0.434722/0 sec, 0.638832/1 sec, 0.578738/0 sec, 1.17457/2 sec, 0.740151/0 sec, 1.65788/2 sec, 1.80012/2 sec, 1.36722/1 sec, 2.80313/3 sec, 1.77262/2 sec, 2.05692/2 sec, 30.0966/30 sec, 20.9409/21 sec )
[LOG] Nr of iterations: 617 (7, 7, 10, 47, 27, 7, 14, 12, 7, 21, 11, 11, 14, 20, 16, 13, 169, 52, 35, 51, 66 )
[LOG] Total clause computation time: 14.3623/14 sec (0.083975/0.083975 sec, 1.53423/1.53423 sec, 0.020412/0.020412 sec, 0.163567/0.163567 sec, 0.257105/0.257105 sec, 0.037337/0.037337 sec, 0.027949/0.027949 sec, 0.041197/0.041197 sec, 0.051755/0.051755 sec, 0.16765/0.16765 sec, 0.062163/0.062163 sec, 0.144789/0.144789 sec, 0.133825/0.133825 sec, 0.132373/0.132373 sec, 0.454833/0.454833 sec, 0.102609/0.102609 sec, 0.579837/0.579837 sec, 0.150043/0.150043 sec, 0.151843/0.151843 sec, 4.757/4.757 sec, 5.30782/5.30782 sec )
[LOG] Total clause minimization time: 57.0785/59 sec (0.023774/0.023774 sec, 0.0729/0.0729 sec, 0.046036/0.046036 sec, 1.05613/1.05613 sec, 1.54453/1.54453 sec, 0.475367/0.475367 sec, 0.401783/0.401783 sec, 0.363913/0.363913 sec, 0.329979/0.329979 sec, 0.417941/0.417941 sec, 0.462955/0.462955 sec, 0.972325/0.972325 sec, 0.553551/0.553551 sec, 1.47016/1.47016 sec, 1.2913/1.2913 sec, 1.20903/1.20903 sec, 2.15416/2.15416 sec, 1.55715/1.55715 sec, 1.84085/1.84085 sec, 25.2727/25.2727 sec, 15.562/15.562 sec )
[LOG] Total clause size reduction: 229412 --> 2350 (3606 --> 11, 3600 --> 15, 6129 --> 22, 28934 --> 185, 15990 --> 196, 2838 --> 9, 6136 --> 22, 4917 --> 19, 2592 --> 9, 8540 --> 43, 4230 --> 23, 4100 --> 19, 4849 --> 25, 7030 --> 52, 5310 --> 34, 3984 --> 29, 55608 --> 884, 16065 --> 180, 10404 --> 111, 15050 --> 228, 19500 --> 234 )
[LOG] Average clause size reduction: 371.818 --> 3.80875 (515.143 --> 1.57143, 514.286 --> 2.14286, 612.9 --> 2.2, 615.617 --> 3.93617, 592.222 --> 7.25926, 405.429 --> 1.28571, 438.286 --> 1.57143, 409.75 --> 1.58333, 370.286 --> 1.28571, 406.667 --> 2.04762, 384.545 --> 2.09091, 372.727 --> 1.72727, 346.357 --> 1.78571, 351.5 --> 2.6, 331.875 --> 2.125, 306.462 --> 2.23077, 329.041 --> 5.23077, 308.942 --> 3.46154, 297.257 --> 3.17143, 295.098 --> 4.47059, 295.455 --> 3.54545 )
[LOG] Overall execution time: 76.0642 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 76.82 sec (Real time) / 76.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.11 sec (Real time) / 1.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 31.83 sec (Real time) / 31.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2988 17 51 1 2899
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 91.527 sec CPU time.
[LOG] Relation determinization time: 92 sec real time.
[LOG] Final circuit size: 1820 new AND gates.
[LOG] Size before ABC: 2147 AND gates.
[LOG] Size after ABC: 1820 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 87.3001/87 sec (4.94417/5 sec, 1.42989/1 sec, 0.12582/0 sec, 2.09584/2 sec, 2.47417/3 sec, 0.820479/1 sec, 0.488183/0 sec, 0.506132/1 sec, 0.666918/0 sec, 1.08333/1 sec, 0.85009/1 sec, 1.77441/2 sec, 1.40627/2 sec, 1.27739/1 sec, 1.40528/1 sec, 1.55911/2 sec, 3.06346/3 sec, 2.80523/3 sec, 3.2077/3 sec, 2.65597/3 sec, 23.1781/23 sec, 29.4822/29 sec )
[LOG] Nr of iterations: 540 (15, 7, 8, 38, 37, 12, 7, 12, 16, 10, 15, 17, 16, 20, 10, 9, 98, 53, 40, 12, 62, 26 )
[LOG] Total clause computation time: 12.0395/10 sec (0.18549/0.18549 sec, 1.29523/1.29523 sec, 0.026979/0.026979 sec, 0.269018/0.269018 sec, 0.189099/0.189099 sec, 0.100375/0.100375 sec, 0.04956/0.04956 sec, 0.02961/0.02961 sec, 0.069141/0.069141 sec, 0.048765/0.048765 sec, 0.173823/0.173823 sec, 0.122039/0.122039 sec, 0.196597/0.196597 sec, 0.242207/0.242207 sec, 0.180741/0.180741 sec, 0.261814/0.261814 sec, 0.837091/0.837091 sec, 0.214019/0.214019 sec, 0.201463/0.201463 sec, 0.178728/0.178728 sec, 2.2709/2.2709 sec, 4.89685/4.89685 sec )
[LOG] Total clause minimization time: 73.5604/76 sec (4.70454/4.70454 sec, 0.050885/0.050885 sec, 0.039267/0.039267 sec, 1.75527/1.75527 sec, 2.20861/2.20861 sec, 0.643169/0.643169 sec, 0.378585/0.378585 sec, 0.399944/0.399944 sec, 0.520465/0.520465 sec, 0.957903/0.957903 sec, 0.598499/0.598499 sec, 1.57517/1.57517 sec, 1.12741/1.12741 sec, 0.956377/0.956377 sec, 1.14504/1.14504 sec, 1.21899/1.21899 sec, 2.14377/2.14377 sec, 2.50896/2.50896 sec, 2.92136/2.92136 sec, 2.39348/2.39348 sec, 20.8186/20.8186 sec, 24.4941/24.4941 sec )
[LOG] Total clause size reduction: 219976 --> 1830 (8904 --> 56, 3810 --> 16, 5054 --> 15, 24790 --> 147, 23508 --> 165, 5544 --> 13, 2952 --> 10, 5258 --> 18, 6930 --> 28, 4032 --> 20, 6062 --> 31, 6736 --> 40, 6045 --> 40, 7600 --> 41, 3573 --> 21, 3064 --> 20, 34823 --> 492, 17836 --> 149, 12870 --> 153, 3520 --> 23, 19215 --> 243, 7850 --> 89 )
[LOG] Average clause size reduction: 407.363 --> 3.38889 (593.6 --> 3.73333, 544.286 --> 2.28571, 631.75 --> 1.875, 652.368 --> 3.86842, 635.351 --> 4.45946, 462 --> 1.08333, 421.714 --> 1.42857, 438.167 --> 1.5, 433.125 --> 1.75, 403.2 --> 2, 404.133 --> 2.06667, 396.235 --> 2.35294, 377.812 --> 2.5, 380 --> 2.05, 357.3 --> 2.1, 340.444 --> 2.22222, 355.337 --> 5.02041, 336.528 --> 2.81132, 321.75 --> 3.825, 293.333 --> 1.91667, 309.919 --> 3.91935, 301.923 --> 3.42308 )
[LOG] Overall execution time: 91.5498 sec CPU time.
[LOG] Overall execution time: 92 sec real time.
Synthesis time: 92.27 sec (Real time) / 91.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.86 sec (Real time) / 38.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2552 18 53 1 2459
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 84.3732 sec CPU time.
[LOG] Relation determinization time: 85 sec real time.
[LOG] Final circuit size: 2581 new AND gates.
[LOG] Size before ABC: 3038 AND gates.
[LOG] Size after ABC: 2581 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 79.6716/80 sec (0.258279/0 sec, 0.263989/1 sec, 0.156002/0 sec, 2.50369/2 sec, 2.34815/3 sec, 0.973929/1 sec, 0.487403/0 sec, 0.879975/1 sec, 0.819153/1 sec, 1.21013/1 sec, 1.14629/1 sec, 0.785737/1 sec, 0.821747/1 sec, 0.746346/1 sec, 2.06248/2 sec, 1.48671/1 sec, 2.92378/3 sec, 4.43391/5 sec, 3.05105/3 sec, 2.68177/3 sec, 3.18135/3 sec, 11.6832/11 sec, 34.7665/35 sec )
[LOG] Nr of iterations: 637 (8, 8, 10, 31, 41, 10, 11, 8, 7, 16, 14, 9, 15, 18, 16, 13, 67, 54, 59, 8, 19, 156, 39 )
[LOG] Total clause computation time: 16.2508/18 sec (0.129802/0.129802 sec, 0.079258/0.079258 sec, 0.025057/0.025057 sec, 0.361484/0.361484 sec, 0.312999/0.312999 sec, 0.070804/0.070804 sec, 0.043353/0.043353 sec, 0.027018/0.027018 sec, 0.022428/0.022428 sec, 0.0984/0.0984 sec, 0.107144/0.107144 sec, 0.110405/0.110405 sec, 0.128001/0.128001 sec, 0.120386/0.120386 sec, 0.10979/0.10979 sec, 0.134576/0.134576 sec, 0.940389/0.940389 sec, 0.234149/0.234149 sec, 0.247006/0.247006 sec, 0.2821/0.2821 sec, 0.197232/0.197232 sec, 1.93122/1.93122 sec, 10.5378/10.5378 sec )
[LOG] Total clause minimization time: 61.5385/59 sec (0.071016/0.071016 sec, 0.111472/0.111472 sec, 0.055404/0.055404 sec, 2.08226/2.08226 sec, 1.9573/1.9573 sec, 0.821019/0.821019 sec, 0.362113/0.362113 sec, 0.774796/0.774796 sec, 0.717673/0.717673 sec, 1.03038/1.03038 sec, 0.956278/0.956278 sec, 0.592801/0.592801 sec, 0.612167/0.612167 sec, 0.544534/0.544534 sec, 1.87068/1.87068 sec, 1.26596/1.26596 sec, 1.89922/1.89922 sec, 4.11409/4.11409 sec, 2.71298/2.71298 sec, 2.31411/2.31411 sec, 2.89014/2.89014 sec, 9.65447/9.65447 sec, 24.1276/24.1276 sec )
[LOG] Total clause size reduction: 263821 --> 2679 (4760 --> 24, 4753 --> 19, 6948 --> 20, 21540 --> 150, 27840 --> 290, 4815 --> 13, 5210 --> 14, 3619 --> 12, 2958 --> 9, 7185 --> 31, 6032 --> 24, 3688 --> 20, 6062 --> 31, 7497 --> 36, 6030 --> 41, 4668 --> 26, 27588 --> 365, 19716 --> 162, 20822 --> 187, 2408 --> 22, 6030 --> 49, 51150 --> 992, 12502 --> 142 )
[LOG] Average clause size reduction: 414.162 --> 4.20565 (595 --> 3, 594.125 --> 2.375, 694.8 --> 2, 694.839 --> 4.83871, 679.024 --> 7.07317, 481.5 --> 1.3, 473.636 --> 1.27273, 452.375 --> 1.5, 422.571 --> 1.28571, 449.062 --> 1.9375, 430.857 --> 1.71429, 409.778 --> 2.22222, 404.133 --> 2.06667, 416.5 --> 2, 376.875 --> 2.5625, 359.077 --> 2, 411.761 --> 5.44776, 365.111 --> 3, 352.915 --> 3.16949, 301 --> 2.75, 317.368 --> 2.57895, 327.885 --> 6.35897, 320.564 --> 3.64103 )
[LOG] Overall execution time: 84.3981 sec CPU time.
[LOG] Overall execution time: 85 sec real time.
Synthesis time: 85.25 sec (Real time) / 84.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.49 sec (Real time) / 1.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.43 sec (Real time) / 65.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 3363 19 55 1 3266
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 70.5199 sec CPU time.
[LOG] Relation determinization time: 71 sec real time.
[LOG] Final circuit size: 2136 new AND gates.
[LOG] Size before ABC: 2482 AND gates.
[LOG] Size after ABC: 2136 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 64.7944/66 sec (8.86687/9 sec, 2.32958/3 sec, 0.138245/0 sec, 1.91284/2 sec, 2.79365/3 sec, 0.426046/0 sec, 0.864509/1 sec, 0.470839/0 sec, 0.591717/1 sec, 0.738654/1 sec, 1.01955/1 sec, 1.41181/1 sec, 1.16551/1 sec, 1.1821/2 sec, 1.49956/1 sec, 1.43866/2 sec, 2.88575/2 sec, 1.91348/2 sec, 2.26435/3 sec, 2.4389/2 sec, 2.1318/2 sec, 1.89493/2 sec, 14.9647/15 sec, 9.45037/10 sec )
[LOG] Nr of iterations: 601 (15, 5, 8, 51, 45, 18, 5, 15, 11, 17, 10, 15, 8, 15, 12, 16, 90, 8, 48, 21, 13, 12, 79, 64 )
[LOG] Total clause computation time: 7.83391/10 sec (0.061188/0.061188 sec, 0.083921/0.083921 sec, 0.028267/0.028267 sec, 0.227392/0.227392 sec, 0.290074/0.290074 sec, 0.038946/0.038946 sec, 0.073136/0.073136 sec, 0.076057/0.076057 sec, 0.108828/0.108828 sec, 0.065806/0.065806 sec, 0.209726/0.209726 sec, 0.224812/0.224812 sec, 0.136201/0.136201 sec, 0.281223/0.281223 sec, 0.131184/0.131184 sec, 0.366462/0.366462 sec, 0.64317/0.64317 sec, 0.257356/0.257356 sec, 0.25425/0.25425 sec, 0.261802/0.261802 sec, 0.205187/0.205187 sec, 0.192739/0.192739 sec, 2.55177/2.55177 sec, 1.06441/1.06441 sec )
[LOG] Total clause minimization time: 54.5325/52 sec (8.74359/8.74359 sec, 2.16581/2.16581 sec, 0.029473/0.029473 sec, 1.6001/1.6001 sec, 2.42436/2.42436 sec, 0.286829/0.286829 sec, 0.691685/0.691685 sec, 0.293098/0.293098 sec, 0.378641/0.378641 sec, 0.568386/0.568386 sec, 0.707776/0.707776 sec, 1.07788/1.07788 sec, 0.925624/0.925624 sec, 0.798048/0.798048 sec, 1.27067/1.27067 sec, 0.963238/0.963238 sec, 2.13112/2.13112 sec, 1.54623/1.54623 sec, 1.89785/1.89785 sec, 2.06502/2.06502 sec, 1.81263/1.81263 sec, 1.58875/1.58875 sec, 12.3082/12.3082 sec, 8.25744/8.25744 sec )
[LOG] Total clause size reduction: 290080 --> 2112 (10178 --> 41, 2940 --> 6, 5775 --> 12, 38550 --> 202, 32912 --> 209, 9877 --> 31, 2276 --> 7, 7756 --> 27, 5480 --> 13, 8400 --> 39, 4581 --> 21, 7084 --> 26, 3423 --> 11, 6776 --> 35, 4950 --> 30, 6705 --> 34, 42186 --> 515, 3003 --> 16, 19928 --> 155, 8000 --> 53, 4740 --> 45, 4004 --> 26, 28002 --> 344, 22554 --> 214 )
[LOG] Average clause size reduction: 482.662 --> 3.51414 (678.533 --> 2.73333, 588 --> 1.2, 721.875 --> 1.5, 755.882 --> 3.96078, 731.378 --> 4.64444, 548.722 --> 1.72222, 455.2 --> 1.4, 517.067 --> 1.8, 498.182 --> 1.18182, 494.118 --> 2.29412, 458.1 --> 2.1, 472.267 --> 1.73333, 427.875 --> 1.375, 451.733 --> 2.33333, 412.5 --> 2.5, 419.062 --> 2.125, 468.733 --> 5.72222, 375.375 --> 2, 415.167 --> 3.22917, 380.952 --> 2.52381, 364.615 --> 3.46154, 333.667 --> 2.16667, 354.456 --> 4.35443, 352.406 --> 3.34375 )
[LOG] Overall execution time: 70.547 sec CPU time.
[LOG] Overall execution time: 71 sec real time.
Synthesis time: 71.24 sec (Real time) / 70.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.71 sec (Real time) / 40.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2971 20 58 1 2869
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.064344 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 175 new AND gates.
[LOG] Size before ABC: 196 AND gates.
[LOG] Size after ABC: 174 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047736/0 sec (0.009074/0 sec, 0.009247/0 sec, 0.005777/0 sec, 0.009934/0 sec, 0.009187/0 sec, 0.004517/0 sec )
[LOG] Nr of iterations: 59 (18, 15, 7, 2, 9, 8 )
[LOG] Total clause computation time: 0.009419/0 sec (0.002282/0.002282 sec, 0.002076/0.002076 sec, 0.000771/0.000771 sec, 0.00078/0.00078 sec, 0.002646/0.002646 sec, 0.000864/0.000864 sec )
[LOG] Total clause minimization time: 0.026487/0 sec (0.004773/0.004773 sec, 0.005244/0.005244 sec, 0.003101/0.003101 sec, 0.007197/0.007197 sec, 0.004482/0.004482 sec, 0.00169/0.00169 sec )
[LOG] Total clause size reduction: 6898 --> 124 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 864 --> 18, 1155 --> 15 )
[LOG] Average clause size reduction: 116.915 --> 2.10169 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 96 --> 2, 144.375 --> 1.875 )
[LOG] Overall execution time: 0.066429 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 349 5 23 1 316
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.11726 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 222 new AND gates.
[LOG] Size before ABC: 258 AND gates.
[LOG] Size after ABC: 222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.088303/0 sec (0.016832/0 sec, 0.014487/0 sec, 0.010361/0 sec, 0.013103/0 sec, 0.007023/0 sec, 0.019848/0 sec, 0.006649/0 sec )
[LOG] Nr of iterations: 70 (18, 18, 4, 5, 5, 13, 7 )
[LOG] Total clause computation time: 0.022841/0 sec (0.004152/0.004152 sec, 0.003349/0.003349 sec, 0.001003/0.001003 sec, 0.001559/0.001559 sec, 0.002437/0.002437 sec, 0.009215/0.009215 sec, 0.001126/0.001126 sec )
[LOG] Total clause minimization time: 0.046606/0 sec (0.009854/0.009854 sec, 0.008512/0.008512 sec, 0.006792/0.006792 sec, 0.008905/0.008905 sec, 0.001959/0.001959 sec, 0.00785/0.00785 sec, 0.002734/0.002734 sec )
[LOG] Total clause size reduction: 9650 --> 174 (2941 --> 65, 2941 --> 50, 432 --> 4, 564 --> 7, 516 --> 7, 1524 --> 28, 732 --> 13 )
[LOG] Average clause size reduction: 137.857 --> 2.48571 (163.389 --> 3.61111, 163.389 --> 2.77778, 108 --> 1, 112.8 --> 1.4, 103.2 --> 1.4, 117.231 --> 2.15385, 104.571 --> 1.85714 )
[LOG] Overall execution time: 0.119651 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.02 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 435 6 26 1 396
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.399253 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 357 new AND gates.
[LOG] Size before ABC: 411 AND gates.
[LOG] Size after ABC: 357 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.339174/0 sec (0.03544/0 sec, 0.035584/0 sec, 0.016868/0 sec, 0.017434/0 sec, 0.021329/0 sec, 0.017829/0 sec, 0.123744/0 sec, 0.061341/0 sec, 0.009605/0 sec )
[LOG] Nr of iterations: 108 (24, 25, 7, 4, 6, 7, 10, 17, 8 )
[LOG] Total clause computation time: 0.090823/0 sec (0.010243/0.010243 sec, 0.008597/0.008597 sec, 0.001719/0.001719 sec, 0.001158/0.001158 sec, 0.003211/0.003211 sec, 0.008835/0.008835 sec, 0.022626/0.022626 sec, 0.032357/0.032357 sec, 0.002077/0.002077 sec )
[LOG] Total clause minimization time: 0.211214/0 sec (0.021017/0.021017 sec, 0.022939/0.022939 sec, 0.011231/0.011231 sec, 0.012168/0.012168 sec, 0.014163/0.014163 sec, 0.005023/0.005023 sec, 0.096892/0.096892 sec, 0.024561/0.024561 sec, 0.00322/0.00322 sec )
[LOG] Total clause size reduction: 17752 --> 302 (4922 --> 84, 4944 --> 100, 1068 --> 12, 513 --> 4, 885 --> 9, 870 --> 15, 1296 --> 20, 2288 --> 43, 966 --> 15 )
[LOG] Average clause size reduction: 164.37 --> 2.7963 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 128.25 --> 1, 147.5 --> 1.5, 124.286 --> 2.14286, 129.6 --> 2, 134.588 --> 2.52941, 120.75 --> 1.875 )
[LOG] Overall execution time: 0.402287 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.62 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.20 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 611 7 30 1 565
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 0.501332 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 576 new AND gates.
[LOG] Size before ABC: 645 AND gates.
[LOG] Size after ABC: 575 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.424913/0 sec (0.005945/0 sec, 0.006555/0 sec, 0.023521/0 sec, 0.017711/0 sec, 0.017522/0 sec, 0.020872/0 sec, 0.075621/0 sec, 0.057248/0 sec, 0.105975/0 sec, 0.093943/0 sec )
[LOG] Nr of iterations: 155 (2, 3, 17, 5, 8, 5, 30, 22, 39, 24 )
[LOG] Total clause computation time: 0.093246/0 sec (0.000503/0.000503 sec, 0.000842/0.000842 sec, 0.006095/0.006095 sec, 0.00196/0.00196 sec, 0.001873/0.001873 sec, 0.001419/0.001419 sec, 0.022194/0.022194 sec, 0.018532/0.018532 sec, 0.021057/0.021057 sec, 0.018771/0.018771 sec )
[LOG] Total clause minimization time: 0.287545/0 sec (0.001069/0.001069 sec, 0.002145/0.002145 sec, 0.013586/0.013586 sec, 0.011563/0.011563 sec, 0.011423/0.011423 sec, 0.015494/0.015494 sec, 0.048914/0.048914 sec, 0.034061/0.034061 sec, 0.079712/0.079712 sec, 0.069578/0.069578 sec )
[LOG] Total clause size reduction: 26399 --> 529 (286 --> 1, 546 --> 5, 3568 --> 44, 848 --> 7, 1463 --> 24, 752 --> 5, 5539 --> 145, 3843 --> 91, 5966 --> 145, 3588 --> 62 )
[LOG] Average clause size reduction: 170.316 --> 3.4129 (143 --> 0.5, 182 --> 1.66667, 209.882 --> 2.58824, 169.6 --> 1.4, 182.875 --> 3, 150.4 --> 1, 184.633 --> 4.83333, 174.682 --> 4.13636, 152.974 --> 3.71795, 149.5 --> 2.58333 )
[LOG] Overall execution time: 0.504856 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.01 sec (Real time) / 2.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 871 8 33 1 821
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 2.32141 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1350 new AND gates.
[LOG] Size before ABC: 1650 AND gates.
[LOG] Size after ABC: 1348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.19478/2 sec (0.00984/0 sec, 0.011802/0 sec, 0.027249/0 sec, 0.034451/0 sec, 0.023582/0 sec, 0.028346/0 sec, 0.033569/0 sec, 0.150873/0 sec, 0.11888/0 sec, 0.638569/1 sec, 0.516143/0 sec, 0.601474/1 sec )
[LOG] Nr of iterations: 332 (3, 5, 16, 14, 14, 7, 9, 30, 38, 135, 45, 16 )
[LOG] Total clause computation time: 0.353297/0 sec (0.001952/0.001952 sec, 0.001959/0.001959 sec, 0.007281/0.007281 sec, 0.006673/0.006673 sec, 0.004049/0.004049 sec, 0.003783/0.003783 sec, 0.002933/0.002933 sec, 0.046117/0.046117 sec, 0.029489/0.029489 sec, 0.116021/0.116021 sec, 0.051312/0.051312 sec, 0.081728/0.081728 sec )
[LOG] Total clause minimization time: 1.76207/2 sec (0.00223/0.00223 sec, 0.004853/0.004853 sec, 0.014862/0.014862 sec, 0.022188/0.022188 sec, 0.014102/0.014102 sec, 0.018995/0.018995 sec, 0.025078/0.025078 sec, 0.098656/0.098656 sec, 0.082652/0.082652 sec, 0.513786/0.513786 sec, 0.454982/0.454982 sec, 0.509689/0.509689 sec )
[LOG] Total clause size reduction: 63318 --> 1494 (660 --> 4, 1252 --> 11, 3930 --> 33, 3211 --> 60, 3042 --> 23, 1314 --> 12, 1776 --> 14, 6641 --> 143, 8177 --> 184, 23182 --> 851, 7568 --> 122, 2565 --> 37 )
[LOG] Average clause size reduction: 190.717 --> 4.5 (220 --> 1.33333, 250.4 --> 2.2, 245.625 --> 2.0625, 229.357 --> 4.28571, 217.286 --> 1.64286, 187.714 --> 1.71429, 197.333 --> 1.55556, 221.367 --> 4.76667, 215.184 --> 4.84211, 171.719 --> 6.3037, 168.178 --> 2.71111, 160.312 --> 2.3125 )
[LOG] Overall execution time: 2.32554 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.73 sec (Real time) / 2.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.96 sec (Real time) / 10.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1688 9 37 1 1632
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 4.46919 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1833 new AND gates.
[LOG] Size before ABC: 2271 AND gates.
[LOG] Size after ABC: 1833 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.2443/4 sec (0.015797/0 sec, 0.021154/0 sec, 0.089605/0 sec, 0.03635/0 sec, 0.03/0 sec, 0.047481/0 sec, 0.054088/0 sec, 0.037068/0 sec, 0.251107/1 sec, 0.249066/0 sec, 1.14638/1 sec, 1.14975/1 sec, 1.11646/1 sec )
[LOG] Nr of iterations: 436 (8, 8, 47, 9, 10, 16, 7, 10, 39, 33, 79, 154, 16 )
[LOG] Total clause computation time: 0.794395/0 sec (0.001662/0.001662 sec, 0.002881/0.002881 sec, 0.015651/0.015651 sec, 0.005242/0.005242 sec, 0.004165/0.004165 sec, 0.008803/0.008803 sec, 0.00465/0.00465 sec, 0.004581/0.004581 sec, 0.092717/0.092717 sec, 0.068987/0.068987 sec, 0.125371/0.125371 sec, 0.20909/0.20909 sec, 0.250595/0.250595 sec )
[LOG] Total clause minimization time: 3.325/4 sec (0.006227/0.006227 sec, 0.01095/0.01095 sec, 0.06622/0.06622 sec, 0.023137/0.023137 sec, 0.016806/0.016806 sec, 0.030447/0.030447 sec, 0.041091/0.041091 sec, 0.023966/0.023966 sec, 0.149216/0.149216 sec, 0.170434/0.170434 sec, 1.00925/1.00925 sec, 0.926193/0.926193 sec, 0.851055/0.851055 sec )
[LOG] Total clause size reduction: 88849 --> 2076 (2625 --> 18, 2478 --> 24, 12880 --> 164, 2160 --> 13, 2403 --> 17, 3810 --> 25, 1380 --> 18, 2394 --> 13, 7676 --> 196, 6208 --> 164, 14274 --> 396, 27846 --> 991, 2715 --> 37 )
[LOG] Average clause size reduction: 203.782 --> 4.76147 (328.125 --> 2.25, 309.75 --> 3, 274.043 --> 3.48936, 240 --> 1.44444, 240.3 --> 1.7, 238.125 --> 1.5625, 197.143 --> 2.57143, 239.4 --> 1.3, 196.821 --> 5.02564, 188.121 --> 4.9697, 180.684 --> 5.01266, 180.818 --> 6.43506, 169.688 --> 2.3125 )
[LOG] Overall execution time: 4.47425 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.96 sec (Real time) / 4.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.26 sec (Real time) / 19.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2218 10 40 1 2155
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 4.25865 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 2052 new AND gates.
[LOG] Size before ABC: 2600 AND gates.
[LOG] Size after ABC: 2051 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.03395/4 sec (0.013657/0 sec, 0.020455/0 sec, 0.050269/0 sec, 0.029031/0 sec, 0.029074/0 sec, 0.047344/0 sec, 0.04916/0 sec, 0.066003/0 sec, 0.279675/1 sec, 0.090593/0 sec, 0.255649/0 sec, 0.784264/1 sec, 1.07097/1 sec, 1.24781/1 sec )
[LOG] Nr of iterations: 460 (2, 10, 22, 8, 6, 9, 8, 21, 42, 15, 33, 132, 132, 20 )
[LOG] Total clause computation time: 0.918505/2 sec (0.001017/0.001017 sec, 0.004927/0.004927 sec, 0.008226/0.008226 sec, 0.003768/0.003768 sec, 0.003524/0.003524 sec, 0.006092/0.006092 sec, 0.008004/0.008004 sec, 0.009837/0.009837 sec, 0.08739/0.08739 sec, 0.00818/0.00818 sec, 0.068921/0.068921 sec, 0.124724/0.124724 sec, 0.204006/0.204006 sec, 0.379889/0.379889 sec )
[LOG] Total clause minimization time: 2.98428/2 sec (0.004937/0.004937 sec, 0.008434/0.008434 sec, 0.034718/0.034718 sec, 0.017488/0.017488 sec, 0.017866/0.017866 sec, 0.033882/0.033882 sec, 0.03358/0.03358 sec, 0.048185/0.048185 sec, 0.18332/0.18332 sec, 0.073452/0.073452 sec, 0.177204/0.177204 sec, 0.647406/0.647406 sec, 0.851257/0.851257 sec, 0.852555/0.852555 sec )
[LOG] Total clause size reduction: 100837 --> 2430 (416 --> 1, 3519 --> 31, 6573 --> 57, 2135 --> 10, 1495 --> 10, 2208 --> 19, 1841 --> 17, 5680 --> 38, 9922 --> 227, 3248 --> 25, 7488 --> 163, 26331 --> 951, 26200 --> 818, 3781 --> 63 )
[LOG] Average clause size reduction: 219.211 --> 5.28261 (208 --> 0.5, 351.9 --> 3.1, 298.773 --> 2.59091, 266.875 --> 1.25, 249.167 --> 1.66667, 245.333 --> 2.11111, 230.125 --> 2.125, 270.476 --> 1.80952, 236.238 --> 5.40476, 216.533 --> 1.66667, 226.909 --> 4.93939, 199.477 --> 7.20455, 198.485 --> 6.19697, 189.05 --> 3.15 )
[LOG] Overall execution time: 4.26403 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.80 sec (Real time) / 4.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.09 sec (Real time) / 15.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 2477 11 43 1 2410
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 3.71295 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1694 new AND gates.
[LOG] Size before ABC: 2028 AND gates.
[LOG] Size after ABC: 1694 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.39477/3 sec (0.016312/0 sec, 0.018944/0 sec, 0.099896/0 sec, 0.052165/0 sec, 0.048738/0 sec, 0.099665/0 sec, 0.048667/0 sec, 0.041616/0 sec, 0.326393/1 sec, 0.058946/0 sec, 0.25782/0 sec, 0.122686/0 sec, 0.788154/1 sec, 0.762547/1 sec, 0.65222/0 sec )
[LOG] Nr of iterations: 417 (4, 5, 43, 7, 8, 14, 7, 6, 39, 8, 32, 8, 115, 81, 40 )
[LOG] Total clause computation time: 0.597736/1 sec (0.002634/0.002634 sec, 0.004433/0.004433 sec, 0.020939/0.020939 sec, 0.004279/0.004279 sec, 0.004572/0.004572 sec, 0.01747/0.01747 sec, 0.005931/0.005931 sec, 0.0032/0.0032 sec, 0.092753/0.092753 sec, 0.004172/0.004172 sec, 0.067202/0.067202 sec, 0.006272/0.006272 sec, 0.100087/0.100087 sec, 0.152764/0.152764 sec, 0.111028/0.111028 sec )
[LOG] Total clause minimization time: 2.62394/2 sec (0.00418/0.00418 sec, 0.005693/0.005693 sec, 0.069723/0.069723 sec, 0.037352/0.037352 sec, 0.034288/0.034288 sec, 0.072398/0.072398 sec, 0.032372/0.032372 sec, 0.028056/0.028056 sec, 0.222789/0.222789 sec, 0.042415/0.042415 sec, 0.179314/0.179314 sec, 0.104565/0.104565 sec, 0.673796/0.673796 sec, 0.594195/0.594195 sec, 0.5228/0.5228 sec )
[LOG] Total clause size reduction: 100599 --> 1843 (1374 --> 5, 1716 --> 7, 14322 --> 124, 1986 --> 9, 2240 --> 10, 3965 --> 41, 1752 --> 9, 1390 --> 7, 10906 --> 226, 1876 --> 10, 8494 --> 169, 1806 --> 10, 23940 --> 750, 16720 --> 357, 8112 --> 109 )
[LOG] Average clause size reduction: 241.245 --> 4.41966 (343.5 --> 1.25, 343.2 --> 1.4, 333.07 --> 2.88372, 283.714 --> 1.28571, 280 --> 1.25, 283.214 --> 2.92857, 250.286 --> 1.28571, 231.667 --> 1.16667, 279.641 --> 5.79487, 234.5 --> 1.25, 265.438 --> 5.28125, 225.75 --> 1.25, 208.174 --> 6.52174, 206.42 --> 4.40741, 202.8 --> 2.725 )
[LOG] Overall execution time: 3.71922 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.18 sec (Real time) / 4.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 14.09 sec (Real time) / 14.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 2162 12 46 1 2089
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 15.0808 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 2296 new AND gates.
[LOG] Size before ABC: 2918 AND gates.
[LOG] Size after ABC: 2295 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.5802/15 sec (0.020606/0 sec, 0.022837/0 sec, 0.100909/0 sec, 0.059389/0 sec, 0.086441/0 sec, 0.098675/0 sec, 0.051119/1 sec, 0.088395/0 sec, 0.675242/0 sec, 0.10514/0 sec, 0.339906/1 sec, 0.132545/0 sec, 0.139006/0 sec, 2.93421/3 sec, 2.94303/3 sec, 3.91849/4 sec, 2.86425/3 sec )
[LOG] Nr of iterations: 561 (3, 4, 28, 6, 6, 8, 5, 16, 43, 13, 49, 9, 9, 160, 82, 92, 28 )
[LOG] Total clause computation time: 1.63441/2 sec (0.001529/0.001529 sec, 0.003985/0.003985 sec, 0.016185/0.016185 sec, 0.004662/0.004662 sec, 0.005955/0.005955 sec, 0.0073/0.0073 sec, 0.004369/0.004369 sec, 0.011813/0.011813 sec, 0.145316/0.145316 sec, 0.008902/0.008902 sec, 0.081855/0.081855 sec, 0.006754/0.006754 sec, 0.01181/0.01181 sec, 0.620696/0.620696 sec, 0.262543/0.262543 sec, 0.275787/0.275787 sec, 0.164949/0.164949 sec )
[LOG] Total clause minimization time: 12.6212/13 sec (0.006556/0.006556 sec, 0.007247/0.007247 sec, 0.072804/0.072804 sec, 0.042667/0.042667 sec, 0.068001/0.068001 sec, 0.068922/0.068922 sec, 0.030785/0.030785 sec, 0.053962/0.053962 sec, 0.515983/0.515983 sec, 0.078606/0.078606 sec, 0.239089/0.239089 sec, 0.110134/0.110134 sec, 0.111354/0.111354 sec, 2.29254/2.29254 sec, 2.64822/2.64822 sec, 3.60623/3.60623 sec, 2.66808/2.66808 sec )
[LOG] Total clause size reduction: 147759 --> 2674 (1026 --> 3, 1440 --> 8, 10449 --> 82, 1855 --> 7, 1855 --> 9, 2499 --> 13, 1416 --> 6, 5265 --> 26, 15498 --> 233, 3828 --> 21, 17088 --> 291, 2424 --> 15, 2552 --> 18, 35934 --> 1175, 18225 --> 380, 20384 --> 313, 6021 --> 74 )
[LOG] Average clause size reduction: 263.385 --> 4.76649 (342 --> 1, 360 --> 2, 373.179 --> 2.92857, 309.167 --> 1.16667, 309.167 --> 1.5, 312.375 --> 1.625, 283.2 --> 1.2, 329.062 --> 1.625, 360.419 --> 5.4186, 294.462 --> 1.61538, 348.735 --> 5.93878, 269.333 --> 1.66667, 283.556 --> 2, 224.588 --> 7.34375, 222.256 --> 4.63415, 221.565 --> 3.40217, 215.036 --> 2.64286 )
[LOG] Overall execution time: 15.0879 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.66 sec (Real time) / 15.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.57 sec (Real time) / 17.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 2818 13 50 1 2739
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 6.91673 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 1492 new AND gates.
[LOG] Size before ABC: 1799 AND gates.
[LOG] Size after ABC: 1491 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.36837/6 sec (0.293117/1 sec, 0.096823/0 sec, 0.015101/0 sec, 0.297036/0 sec, 0.195513/0 sec, 0.067652/0 sec, 0.091111/0 sec, 0.077238/0 sec, 0.105958/0 sec, 0.079747/0 sec, 0.089691/0 sec, 0.135155/0 sec, 0.239022/0 sec, 0.179965/0 sec, 0.193809/1 sec, 0.437291/0 sec, 1.97105/2 sec, 1.80309/2 sec )
[LOG] Nr of iterations: 421 (6, 9, 2, 42, 36, 9, 8, 10, 13, 17, 17, 15, 23, 17, 20, 80, 53, 44 )
[LOG] Total clause computation time: 1.1415/0 sec (0.122236/0.122236 sec, 0.074046/0.074046 sec, 0.001146/0.001146 sec, 0.047591/0.047591 sec, 0.041326/0.041326 sec, 0.00578/0.00578 sec, 0.006458/0.006458 sec, 0.003841/0.003841 sec, 0.020618/0.020618 sec, 0.019965/0.019965 sec, 0.019582/0.019582 sec, 0.025897/0.025897 sec, 0.028401/0.028401 sec, 0.019713/0.019713 sec, 0.025122/0.025122 sec, 0.126089/0.126089 sec, 0.249145/0.249145 sec, 0.304541/0.304541 sec )
[LOG] Total clause minimization time: 5.02047/6 sec (0.160165/0.160165 sec, 0.0127/0.0127 sec, 0.00406/0.00406 sec, 0.239004/0.239004 sec, 0.142885/0.142885 sec, 0.050783/0.050783 sec, 0.0736/0.0736 sec, 0.062578/0.062578 sec, 0.074324/0.074324 sec, 0.048676/0.048676 sec, 0.058722/0.058722 sec, 0.097608/0.097608 sec, 0.199109/0.199109 sec, 0.14844/0.14844 sec, 0.156802/0.156802 sec, 0.29856/0.29856 sec, 1.7082/1.7082 sec, 1.48426/1.48426 sec )
[LOG] Total clause size reduction: 129385 --> 1563 (2440 --> 12, 3896 --> 20, 550 --> 1, 20746 --> 294, 17430 --> 184, 2864 --> 12, 2520 --> 11, 3015 --> 17, 3996 --> 21, 4944 --> 38, 4912 --> 33, 3990 --> 29, 6204 --> 65, 4304 --> 61, 4940 --> 55, 19592 --> 318, 12636 --> 247, 10406 --> 145 )
[LOG] Average clause size reduction: 307.328 --> 3.71259 (406.667 --> 2, 432.889 --> 2.22222, 275 --> 0.5, 493.952 --> 7, 484.167 --> 5.11111, 318.222 --> 1.33333, 315 --> 1.375, 301.5 --> 1.7, 307.385 --> 1.61538, 290.824 --> 2.23529, 288.941 --> 1.94118, 266 --> 1.93333, 269.739 --> 2.82609, 253.176 --> 3.58824, 247 --> 2.75, 244.9 --> 3.975, 238.415 --> 4.66038, 236.5 --> 3.29545 )
[LOG] Overall execution time: 6.92329 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.66 sec (Real time) / 7.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.30 sec (Real time) / 16.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 2051 14 53 1 1967
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 9.24959 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 1476 new AND gates.
[LOG] Size before ABC: 1736 AND gates.
[LOG] Size after ABC: 1476 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.43383/9 sec (0.309982/1 sec, 0.152437/0 sec, 0.026713/0 sec, 0.188927/0 sec, 0.256875/0 sec, 0.072627/0 sec, 0.112517/0 sec, 0.133072/1 sec, 0.079938/0 sec, 0.16076/0 sec, 0.164671/0 sec, 0.096965/0 sec, 0.125386/0 sec, 0.20268/0 sec, 0.162694/1 sec, 0.259354/0 sec, 0.520471/0 sec, 2.3011/3 sec, 3.10666/3 sec )
[LOG] Nr of iterations: 407 (7, 3, 7, 32, 42, 8, 10, 14, 9, 18, 25, 11, 5, 17, 13, 20, 81, 23, 62 )
[LOG] Total clause computation time: 1.59042/1 sec (0.10897/0.10897 sec, 0.132548/0.132548 sec, 0.005237/0.005237 sec, 0.070145/0.070145 sec, 0.05614/0.05614 sec, 0.00454/0.00454 sec, 0.006127/0.006127 sec, 0.011026/0.011026 sec, 0.00528/0.00528 sec, 0.013129/0.013129 sec, 0.025506/0.025506 sec, 0.019364/0.019364 sec, 0.014213/0.014213 sec, 0.024111/0.024111 sec, 0.017201/0.017201 sec, 0.04315/0.04315 sec, 0.106162/0.106162 sec, 0.505716/0.505716 sec, 0.421859/0.421859 sec )
[LOG] Total clause minimization time: 6.57754/8 sec (0.188508/0.188508 sec, 0.007599/0.007599 sec, 0.008344/0.008344 sec, 0.106265/0.106265 sec, 0.186932/0.186932 sec, 0.054602/0.054602 sec, 0.093364/0.093364 sec, 0.108414/0.108414 sec, 0.061195/0.061195 sec, 0.133964/0.133964 sec, 0.125356/0.125356 sec, 0.063961/0.063961 sec, 0.097332/0.097332 sec, 0.164578/0.164578 sec, 0.131626/0.131626 sec, 0.201155/0.201155 sec, 0.398781/0.398781 sec, 1.77893/1.77893 sec, 2.66663/2.66663 sec )
[LOG] Total clause size reduction: 132612 --> 1485 (3132 --> 17, 1042 --> 6, 3540 --> 11, 16678 --> 146, 21730 --> 269, 2646 --> 12, 3312 --> 15, 4732 --> 24, 2816 --> 13, 5763 --> 52, 7848 --> 64, 3050 --> 20, 1172 --> 8, 4960 --> 44, 3684 --> 30, 5092 --> 53, 20560 --> 359, 5544 --> 102, 15311 --> 240 )
[LOG] Average clause size reduction: 325.828 --> 3.64865 (447.429 --> 2.42857, 347.333 --> 2, 505.714 --> 1.57143, 521.188 --> 4.5625, 517.381 --> 6.40476, 330.75 --> 1.5, 331.2 --> 1.5, 338 --> 1.71429, 312.889 --> 1.44444, 320.167 --> 2.88889, 313.92 --> 2.56, 277.273 --> 1.81818, 234.4 --> 1.6, 291.765 --> 2.58824, 283.385 --> 2.30769, 254.6 --> 2.65, 253.827 --> 4.4321, 241.043 --> 4.43478, 246.952 --> 3.87097 )
[LOG] Overall execution time: 9.2578 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.65 sec (Real time) / 9.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.54 sec (Real time) / 12.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 2076 15 56 1 1986
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 10.8218 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1711 new AND gates.
[LOG] Size before ABC: 1997 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 10.0864/10 sec (0.047616/0 sec, 0.186363/0 sec, 0.028101/0 sec, 0.448383/1 sec, 0.350833/0 sec, 0.104061/0 sec, 0.242729/0 sec, 0.179219/1 sec, 0.129539/0 sec, 0.159636/0 sec, 0.200422/0 sec, 0.155296/0 sec, 0.21471/0 sec, 0.184427/1 sec, 0.200931/0 sec, 0.210868/0 sec, 0.768845/1 sec, 0.398109/0 sec, 3.65741/4 sec, 2.21894/2 sec )
[LOG] Nr of iterations: 440 (10, 7, 5, 36, 28, 8, 10, 15, 9, 13, 13, 9, 10, 20, 10, 16, 82, 59, 55, 25 )
[LOG] Total clause computation time: 1.66154/1 sec (0.008264/0.008264 sec, 0.152538/0.152538 sec, 0.004381/0.004381 sec, 0.11218/0.11218 sec, 0.097658/0.097658 sec, 0.010022/0.010022 sec, 0.005998/0.005998 sec, 0.011598/0.011598 sec, 0.006173/0.006173 sec, 0.012198/0.012198 sec, 0.011128/0.011128 sec, 0.017518/0.017518 sec, 0.023592/0.023592 sec, 0.032362/0.032362 sec, 0.028912/0.028912 sec, 0.024305/0.024305 sec, 0.149743/0.149743 sec, 0.041427/0.041427 sec, 0.480119/0.480119 sec, 0.431428/0.431428 sec )
[LOG] Total clause minimization time: 8.10048/9 sec (0.02521/0.02521 sec, 0.020092/0.020092 sec, 0.008819/0.008819 sec, 0.322218/0.322218 sec, 0.238441/0.238441 sec, 0.078916/0.078916 sec, 0.222069/0.222069 sec, 0.152232/0.152232 sec, 0.108392/0.108392 sec, 0.130554/0.130554 sec, 0.173984/0.173984 sec, 0.122533/0.122533 sec, 0.17575/0.17575 sec, 0.136526/0.136526 sec, 0.156393/0.156393 sec, 0.170801/0.170801 sec, 0.601826/0.601826 sec, 0.339228/0.339228 sec, 3.158/3.158 sec, 1.7585/1.7585 sec )
[LOG] Total clause size reduction: 146105 --> 1731 (5022 --> 29, 3342 --> 12, 2528 --> 8, 18480 --> 298, 14040 --> 178, 2877 --> 11, 3708 --> 16, 5418 --> 23, 3000 --> 16, 4452 --> 24, 4308 --> 31, 2696 --> 15, 2925 --> 21, 5947 --> 46, 2700 --> 23, 4455 --> 32, 23085 --> 377, 16008 --> 178, 14634 --> 292, 6480 --> 101 )
[LOG] Average clause size reduction: 332.057 --> 3.93409 (502.2 --> 2.9, 477.429 --> 1.71429, 505.6 --> 1.6, 513.333 --> 8.27778, 501.429 --> 6.35714, 359.625 --> 1.375, 370.8 --> 1.6, 361.2 --> 1.53333, 333.333 --> 1.77778, 342.462 --> 1.84615, 331.385 --> 2.38462, 299.556 --> 1.66667, 292.5 --> 2.1, 297.35 --> 2.3, 270 --> 2.3, 278.438 --> 2, 281.524 --> 4.59756, 271.322 --> 3.01695, 266.073 --> 5.30909, 259.2 --> 4.04 )
[LOG] Overall execution time: 10.8298 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.25 sec (Real time) / 11.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.88 sec (Real time) / 24.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 2353 16 59 1 2258
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 14.0259 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 2148 new AND gates.
[LOG] Size before ABC: 2568 AND gates.
[LOG] Size after ABC: 2147 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.0303/13 sec (0.26407/0 sec, 0.050056/0 sec, 0.02453/0 sec, 0.486355/1 sec, 0.432628/0 sec, 0.096535/0 sec, 0.136755/0 sec, 0.135224/1 sec, 0.205038/0 sec, 0.266501/0 sec, 0.194112/0 sec, 0.208492/0 sec, 0.175331/1 sec, 0.262589/0 sec, 0.314205/0 sec, 0.256528/1 sec, 1.34579/1 sec, 0.521689/0 sec, 0.665215/1 sec, 3.39952/3 sec, 3.58916/4 sec )
[LOG] Nr of iterations: 573 (11, 9, 2, 46, 32, 12, 9, 18, 11, 11, 19, 12, 12, 22, 14, 20, 159, 45, 45, 33, 31 )
[LOG] Total clause computation time: 2.32318/0 sec (0.011813/0.011813 sec, 0.014685/0.014685 sec, 0.002676/0.002676 sec, 0.146776/0.146776 sec, 0.102851/0.102851 sec, 0.005684/0.005684 sec, 0.011486/0.011486 sec, 0.009996/0.009996 sec, 0.011342/0.011342 sec, 0.026712/0.026712 sec, 0.031985/0.031985 sec, 0.013552/0.013552 sec, 0.016277/0.016277 sec, 0.030886/0.030886 sec, 0.056803/0.056803 sec, 0.016672/0.016672 sec, 0.232902/0.232902 sec, 0.05949/0.05949 sec, 0.053579/0.053579 sec, 0.763351/0.763351 sec, 0.703663/0.703663 sec )
[LOG] Total clause minimization time: 10.2949/11 sec (0.235119/0.235119 sec, 0.018821/0.018821 sec, 0.005532/0.005532 sec, 0.322852/0.322852 sec, 0.311718/0.311718 sec, 0.072678/0.072678 sec, 0.105901/0.105901 sec, 0.107647/0.107647 sec, 0.175737/0.175737 sec, 0.223035/0.223035 sec, 0.142832/0.142832 sec, 0.175359/0.175359 sec, 0.139598/0.139598 sec, 0.211584/0.211584 sec, 0.236793/0.236793 sec, 0.220161/0.220161 sec, 1.09206/1.09206 sec, 0.43933/0.43933 sec, 0.586052/0.586052 sec, 2.61223/2.61223 sec, 2.85985/2.85985 sec )
[LOG] Total clause size reduction: 207712 --> 2279 (5920 --> 27, 4728 --> 24, 672 --> 1, 27990 --> 277, 19034 --> 187, 4807 --> 18, 3408 --> 12, 7021 --> 34, 4110 --> 15, 3970 --> 17, 7110 --> 50, 3993 --> 23, 4081 --> 28, 7539 --> 59, 4511 --> 30, 5966 --> 52, 49296 --> 855, 13156 --> 163, 12760 --> 123, 9120 --> 150, 8520 --> 134 )
[LOG] Average clause size reduction: 362.499 --> 3.97731 (538.182 --> 2.45455, 525.333 --> 2.66667, 336 --> 0.5, 608.478 --> 6.02174, 594.812 --> 5.84375, 400.583 --> 1.5, 378.667 --> 1.33333, 390.056 --> 1.88889, 373.636 --> 1.36364, 360.909 --> 1.54545, 374.211 --> 2.63158, 332.75 --> 1.91667, 340.083 --> 2.33333, 342.682 --> 2.68182, 322.214 --> 2.14286, 298.3 --> 2.6, 310.038 --> 5.37736, 292.356 --> 3.62222, 283.556 --> 2.73333, 276.364 --> 4.54545, 274.839 --> 4.32258 )
[LOG] Overall execution time: 14.0352 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.56 sec (Real time) / 14.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.76 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.72 sec (Real time) / 27.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2829 17 62 1 2730
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 19.9486 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 2300 new AND gates.
[LOG] Size before ABC: 2731 AND gates.
[LOG] Size after ABC: 2300 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.5279/17 sec (0.093819/0 sec, 0.094576/0 sec, 0.049264/0 sec, 0.740138/1 sec, 0.714971/0 sec, 0.159101/0 sec, 0.265868/0 sec, 0.281408/0 sec, 0.182698/0 sec, 0.25672/1 sec, 0.171804/0 sec, 0.174708/0 sec, 0.32858/0 sec, 0.386806/1 sec, 0.431633/0 sec, 0.301611/0 sec, 1.16875/2 sec, 0.923782/1 sec, 1.17546/1 sec, 0.819488/1 sec, 3.62456/3 sec, 6.18213/6 sec )
[LOG] Nr of iterations: 650 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 18, 16, 24, 16, 22, 108, 55, 79, 20, 92, 35 )
[LOG] Total clause computation time: 2.41204/2 sec (0.02299/0.02299 sec, 0.025462/0.025462 sec, 0.010725/0.010725 sec, 0.221622/0.221622 sec, 0.078923/0.078923 sec, 0.008457/0.008457 sec, 0.008816/0.008816 sec, 0.009745/0.009745 sec, 0.011024/0.011024 sec, 0.023577/0.023577 sec, 0.027954/0.027954 sec, 0.030216/0.030216 sec, 0.044468/0.044468 sec, 0.053011/0.053011 sec, 0.034229/0.034229 sec, 0.046199/0.046199 sec, 0.218488/0.218488 sec, 0.064118/0.064118 sec, 0.094184/0.094184 sec, 0.04705/0.04705 sec, 0.373377/0.373377 sec, 0.957404/0.957404 sec )
[LOG] Total clause minimization time: 15.4807/14 sec (0.048319/0.048319 sec, 0.045178/0.045178 sec, 0.014418/0.014418 sec, 0.493913/0.493913 sec, 0.611317/0.611317 sec, 0.124244/0.124244 sec, 0.230263/0.230263 sec, 0.243542/0.243542 sec, 0.147523/0.147523 sec, 0.205091/0.205091 sec, 0.115562/0.115562 sec, 0.113285/0.113285 sec, 0.255698/0.255698 sec, 0.304658/0.304658 sec, 0.368294/0.368294 sec, 0.226186/0.226186 sec, 0.918803/0.918803 sec, 0.827432/0.827432 sec, 1.04786/1.04786 sec, 0.738543/0.738543 sec, 3.21412/3.21412 sec, 5.18649/5.18649 sec )
[LOG] Total clause size reduction: 236938 --> 2431 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6681 --> 38, 5565 --> 31, 8487 --> 70, 5355 --> 38, 7665 --> 44, 35738 --> 550, 17334 --> 155, 24024 --> 260, 5681 --> 58, 26754 --> 397, 9962 --> 137 )
[LOG] Average clause size reduction: 364.52 --> 3.74 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 371.167 --> 2.11111, 347.812 --> 1.9375, 353.625 --> 2.91667, 334.688 --> 2.375, 348.409 --> 2, 330.907 --> 5.09259, 315.164 --> 2.81818, 304.101 --> 3.29114, 284.05 --> 2.9, 290.804 --> 4.31522, 284.629 --> 3.91429 )
[LOG] Overall execution time: 19.9601 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.53 sec (Real time) / 20.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.71 sec (Real time) / 55.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 3022 18 65 1 2917
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 26.2391 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 4353 new AND gates.
[LOG] Size before ABC: 5329 AND gates.
[LOG] Size after ABC: 4353 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 24.6986/25 sec (0.073799/0 sec, 0.059682/0 sec, 0.048895/0 sec, 0.747546/1 sec, 0.531722/1 sec, 0.325071/0 sec, 0.170696/0 sec, 0.344106/0 sec, 0.246382/1 sec, 0.337199/0 sec, 0.183312/0 sec, 0.416355/1 sec, 0.355441/0 sec, 0.215222/0 sec, 0.310738/1 sec, 0.187662/0 sec, 1.20942/1 sec, 0.417513/0 sec, 0.769501/1 sec, 0.629875/1 sec, 0.770792/1 sec, 5.68661/5 sec, 10.661/11 sec )
[LOG] Nr of iterations: 910 (17, 8, 7, 35, 45, 10, 3, 12, 11, 15, 6, 15, 17, 24, 15, 11, 103, 56, 60, 20, 22, 306, 92 )
[LOG] Total clause computation time: 4.00017/5 sec (0.014046/0.014046 sec, 0.015802/0.015802 sec, 0.009218/0.009218 sec, 0.188419/0.188419 sec, 0.186132/0.186132 sec, 0.012149/0.012149 sec, 0.006134/0.006134 sec, 0.01151/0.01151 sec, 0.018398/0.018398 sec, 0.033595/0.033595 sec, 0.015386/0.015386 sec, 0.036101/0.036101 sec, 0.02703/0.02703 sec, 0.042242/0.042242 sec, 0.045534/0.045534 sec, 0.042756/0.042756 sec, 0.190526/0.190526 sec, 0.059772/0.059772 sec, 0.087934/0.087934 sec, 0.077103/0.077103 sec, 0.061476/0.061476 sec, 0.691193/0.691193 sec, 2.12771/2.12771 sec )
[LOG] Total clause minimization time: 19.9879/20 sec (0.036387/0.036387 sec, 0.01862/0.01862 sec, 0.014426/0.014426 sec, 0.532975/0.532975 sec, 0.317124/0.317124 sec, 0.284087/0.284087 sec, 0.134955/0.134955 sec, 0.303431/0.303431 sec, 0.198224/0.198224 sec, 0.27875/0.27875 sec, 0.143261/0.143261 sec, 0.355545/0.355545 sec, 0.297715/0.297715 sec, 0.147619/0.147619 sec, 0.234242/0.234242 sec, 0.113629/0.113629 sec, 0.985586/0.985586 sec, 0.323574/0.323574 sec, 0.645681/0.645681 sec, 0.517376/0.517376 sec, 0.672901/0.672901 sec, 4.94712/4.94712 sec, 8.48468/8.48468 sec )
[LOG] Total clause size reduction: 336264 --> 5002 (10560 --> 60, 4613 --> 19, 4512 --> 12, 21420 --> 206, 27676 --> 331, 4401 --> 14, 956 --> 3, 5115 --> 28, 4530 --> 16, 6146 --> 29, 2185 --> 10, 5810 --> 33, 6448 --> 33, 9223 --> 68, 5446 --> 31, 3770 --> 20, 37230 --> 610, 19415 --> 175, 20060 --> 168, 6213 --> 56, 6678 --> 69, 95465 --> 2543, 28392 --> 468 )
[LOG] Average clause size reduction: 369.521 --> 5.4967 (621.176 --> 3.52941, 576.625 --> 2.375, 644.571 --> 1.71429, 612 --> 5.88571, 615.022 --> 7.35556, 440.1 --> 1.4, 318.667 --> 1, 426.25 --> 2.33333, 411.818 --> 1.45455, 409.733 --> 1.93333, 364.167 --> 1.66667, 387.333 --> 2.2, 379.294 --> 1.94118, 384.292 --> 2.83333, 363.067 --> 2.06667, 342.727 --> 1.81818, 361.456 --> 5.92233, 346.696 --> 3.125, 334.333 --> 2.8, 310.65 --> 2.8, 303.545 --> 3.13636, 311.977 --> 8.31046, 308.609 --> 5.08696 )
[LOG] Overall execution time: 26.2513 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 27.24 sec (Real time) / 26.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.24 sec (Real time) / 2.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 111.79 sec (Real time) / 111.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 5115 19 68 1 5005
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 20.2641 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 2697 new AND gates.
[LOG] Size before ABC: 3222 AND gates.
[LOG] Size after ABC: 2697 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 18.2364/18 sec (0.068532/0 sec, 0.911317/1 sec, 0.055711/0 sec, 0.682777/1 sec, 0.813437/0 sec, 0.26205/1 sec, 0.230917/0 sec, 0.327136/0 sec, 0.608908/1 sec, 0.34412/0 sec, 0.243474/1 sec, 0.229727/0 sec, 0.288474/0 sec, 0.441028/1 sec, 0.236838/0 sec, 0.323852/0 sec, 1.14519/1 sec, 0.39673/1 sec, 0.795993/0 sec, 0.738961/1 sec, 0.550612/1 sec, 0.980724/1 sec, 4.93027/5 sec, 2.62963/2 sec )
[LOG] Nr of iterations: 726 (12, 7, 6, 20, 35, 13, 8, 13, 11, 21, 10, 15, 16, 18, 11, 17, 92, 17, 54, 22, 16, 12, 195, 85 )
[LOG] Total clause computation time: 2.33607/5 sec (0.013868/0.013868 sec, 0.010472/0.010472 sec, 0.006732/0.006732 sec, 0.185157/0.185157 sec, 0.23954/0.23954 sec, 0.012187/0.012187 sec, 0.009028/0.009028 sec, 0.021864/0.021864 sec, 0.0128/0.0128 sec, 0.06698/0.06698 sec, 0.02156/0.02156 sec, 0.040426/0.040426 sec, 0.044072/0.044072 sec, 0.035217/0.035217 sec, 0.036334/0.036334 sec, 0.039213/0.039213 sec, 0.177773/0.177773 sec, 0.047422/0.047422 sec, 0.064446/0.064446 sec, 0.068126/0.068126 sec, 0.071377/0.071377 sec, 0.028955/0.028955 sec, 0.613148/0.613148 sec, 0.469369/0.469369 sec )
[LOG] Total clause minimization time: 15.007/12 sec (0.026346/0.026346 sec, 0.869138/0.869138 sec, 0.015567/0.015567 sec, 0.464904/0.464904 sec, 0.539171/0.539171 sec, 0.215346/0.215346 sec, 0.187328/0.187328 sec, 0.270122/0.270122 sec, 0.566728/0.566728 sec, 0.240242/0.240242 sec, 0.188502/0.188502 sec, 0.15232/0.15232 sec, 0.211155/0.211155 sec, 0.368355/0.368355 sec, 0.166076/0.166076 sec, 0.246491/0.246491 sec, 0.927214/0.927214 sec, 0.309018/0.309018 sec, 0.689513/0.689513 sec, 0.629021/0.629021 sec, 0.436615/0.436615 sec, 0.908806/0.908806 sec, 4.26728/4.26728 sec, 2.1117/2.1117 sec )
[LOG] Total clause size reduction: 285051 --> 2897 (7634 --> 17, 4158 --> 8, 3960 --> 6, 13984 --> 84, 24548 --> 223, 6108 --> 25, 3486 --> 11, 5940 --> 23, 4830 --> 16, 9380 --> 44, 4113 --> 14, 6230 --> 29, 6345 --> 42, 6987 --> 45, 3990 --> 22, 6352 --> 36, 36036 --> 542, 6144 --> 50, 19186 --> 150, 7329 --> 58, 5040 --> 36, 3839 --> 30, 62468 --> 1087, 26964 --> 299 )
[LOG] Average clause size reduction: 392.632 --> 3.99036 (636.167 --> 1.41667, 594 --> 1.14286, 660 --> 1, 699.2 --> 4.2, 701.371 --> 6.37143, 469.846 --> 1.92308, 435.75 --> 1.375, 456.923 --> 1.76923, 439.091 --> 1.45455, 446.667 --> 2.09524, 411.3 --> 1.4, 415.333 --> 1.93333, 396.562 --> 2.625, 388.167 --> 2.5, 362.727 --> 2, 373.647 --> 2.11765, 391.696 --> 5.8913, 361.412 --> 2.94118, 355.296 --> 2.77778, 333.136 --> 2.63636, 315 --> 2.25, 319.917 --> 2.5, 320.349 --> 5.57436, 317.224 --> 3.51765 )
[LOG] Overall execution time: 20.2783 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 20.94 sec (Real time) / 20.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.02 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.75 sec (Real time) / 36.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 3499 20 71 1 3384
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.059357 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 147 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042971/0 sec (0.007997/0 sec, 0.009094/0 sec, 0.005524/0 sec, 0.010427/0 sec, 0.00747/0 sec, 0.002459/0 sec )
[LOG] Nr of iterations: 45 (15, 15, 3, 2, 8, 2 )
[LOG] Total clause computation time: 0.008962/0 sec (0.002006/0.002006 sec, 0.002388/0.002388 sec, 0.000424/0.000424 sec, 0.002146/0.002146 sec, 0.001758/0.001758 sec, 0.00024/0.00024 sec )
[LOG] Total clause minimization time: 0.023074/0 sec (0.004028/0.004028 sec, 0.004838/0.004838 sec, 0.003349/0.003349 sec, 0.006514/0.006514 sec, 0.003883/0.003883 sec, 0.000462/0.000462 sec )
[LOG] Total clause size reduction: 4802 --> 87 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 756 --> 13, 103 --> 2 )
[LOG] Average clause size reduction: 106.711 --> 1.93333 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 94.5 --> 1.625, 51.5 --> 1 )
[LOG] Overall execution time: 0.061309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 288 5 23 1 256
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.162626 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 320 new AND gates.
[LOG] Size before ABC: 355 AND gates.
[LOG] Size after ABC: 320 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131044/1 sec (0.02506/0 sec, 0.024897/0 sec, 0.011334/0 sec, 0.009778/0 sec, 0.010549/0 sec, 0.043021/1 sec, 0.006405/0 sec )
[LOG] Nr of iterations: 93 (28, 23, 3, 5, 6, 22, 6 )
[LOG] Total clause computation time: 0.0351/0 sec (0.005193/0.005193 sec, 0.005947/0.005947 sec, 0.001067/0.001067 sec, 0.000982/0.000982 sec, 0.00436/0.00436 sec, 0.016607/0.016607 sec, 0.000944/0.000944 sec )
[LOG] Total clause minimization time: 0.075652/1 sec (0.017019/0.017019 sec, 0.016104/0.016104 sec, 0.007337/0.007337 sec, 0.005973/0.005973 sec, 0.003421/0.003421 sec, 0.023431/0.023431 sec, 0.002367/0.002367 sec )
[LOG] Total clause size reduction: 12914 --> 271 (4509 --> 105, 3674 --> 77, 284 --> 3, 556 --> 5, 640 --> 8, 2646 --> 62, 605 --> 11 )
[LOG] Average clause size reduction: 138.86 --> 2.91398 (161.036 --> 3.75, 159.739 --> 3.34783, 94.6667 --> 1, 111.2 --> 1, 106.667 --> 1.33333, 120.273 --> 2.81818, 100.833 --> 1.83333 )
[LOG] Overall execution time: 0.164993 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.88 sec (Real time) / 1.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 527 6 26 1 488
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 0.611974 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 612 new AND gates.
[LOG] Size before ABC: 729 AND gates.
[LOG] Size after ABC: 610 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.541467/0 sec (0.062011/0 sec, 0.085273/0 sec, 0.021507/0 sec, 0.026753/0 sec, 0.031213/0 sec, 0.042364/0 sec, 0.159074/0 sec, 0.102646/0 sec, 0.010626/0 sec )
[LOG] Nr of iterations: 163 (38, 52, 7, 7, 6, 13, 5, 30, 5 )
[LOG] Total clause computation time: 0.152278/0 sec (0.016317/0.016317 sec, 0.016344/0.016344 sec, 0.001934/0.001934 sec, 0.002562/0.002562 sec, 0.003192/0.003192 sec, 0.013779/0.013779 sec, 0.048539/0.048539 sec, 0.047874/0.047874 sec, 0.001737/0.001737 sec )
[LOG] Total clause minimization time: 0.345887/0 sec (0.04135/0.04135 sec, 0.06437/0.06437 sec, 0.014927/0.014927 sec, 0.019529/0.019529 sec, 0.023304/0.023304 sec, 0.023626/0.023626 sec, 0.105671/0.105671 sec, 0.049431/0.049431 sec, 0.003679/0.003679 sec )
[LOG] Total clause size reduction: 27451 --> 616 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4118 --> 97, 548 --> 8 )
[LOG] Average clause size reduction: 168.411 --> 3.77914 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 137.267 --> 3.23333, 109.6 --> 1.6 )
[LOG] Overall execution time: 0.615003 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.01 sec (Real time) / 4.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 856 7 30 1 812
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 2.78548 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 1116 new AND gates.
[LOG] Size before ABC: 1293 AND gates.
[LOG] Size after ABC: 1115 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.58402/3 sec (0.014915/0 sec, 0.020384/0 sec, 0.2094/0 sec, 0.070764/0 sec, 0.103859/1 sec, 0.104575/0 sec, 0.430009/0 sec, 0.471609/1 sec, 0.553354/0 sec, 0.60515/1 sec )
[LOG] Nr of iterations: 298 (2, 5, 48, 10, 19, 27, 49, 44, 58, 36 )
[LOG] Total clause computation time: 0.526742/0 sec (0.001228/0.001228 sec, 0.004644/0.004644 sec, 0.048246/0.048246 sec, 0.021556/0.021556 sec, 0.016975/0.016975 sec, 0.021747/0.021747 sec, 0.116896/0.116896 sec, 0.099039/0.099039 sec, 0.108959/0.108959 sec, 0.087452/0.087452 sec )
[LOG] Total clause minimization time: 1.97116/3 sec (0.006501/0.006501 sec, 0.009072/0.009072 sec, 0.153604/0.153604 sec, 0.041376/0.041376 sec, 0.078945/0.078945 sec, 0.074695/0.074695 sec, 0.304057/0.304057 sec, 0.362782/0.362782 sec, 0.433777/0.433777 sec, 0.506353/0.506353 sec )
[LOG] Total clause size reduction: 51244 --> 1174 (276 --> 1, 1052 --> 11, 10293 --> 206, 1881 --> 23, 3528 --> 49, 4862 --> 74, 8112 --> 230, 6923 --> 245, 8892 --> 231, 5425 --> 104 )
[LOG] Average clause size reduction: 171.96 --> 3.9396 (138 --> 0.5, 210.4 --> 2.2, 214.438 --> 4.29167, 188.1 --> 2.3, 185.684 --> 2.57895, 180.074 --> 2.74074, 165.551 --> 4.69388, 157.341 --> 5.56818, 153.31 --> 3.98276, 150.694 --> 2.88889 )
[LOG] Overall execution time: 2.78984 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.13 sec (Real time) / 3.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.99 sec (Real time) / 26.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1401 8 33 1 1351
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 25.8205 sec CPU time.
[LOG] Relation determinization time: 27 sec real time.
[LOG] Final circuit size: 2432 new AND gates.
[LOG] Size before ABC: 2912 AND gates.
[LOG] Size after ABC: 2431 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.2686/25 sec (0.037301/0 sec, 0.037792/0 sec, 0.354685/0 sec, 0.31183/1 sec, 0.260141/0 sec, 0.270011/0 sec, 0.45708/1 sec, 2.10019/2 sec, 1.44818/1 sec, 8.09138/8 sec, 6.25019/7 sec, 5.64984/5 sec )
[LOG] Nr of iterations: 534 (3, 2, 64, 38, 32, 26, 31, 78, 59, 160, 32, 9 )
[LOG] Total clause computation time: 3.86884/3 sec (0.009002/0.009002 sec, 0.012735/0.012735 sec, 0.089441/0.089441 sec, 0.049054/0.049054 sec, 0.038466/0.038466 sec, 0.039378/0.039378 sec, 0.047968/0.047968 sec, 0.496378/0.496378 sec, 0.285007/0.285007 sec, 1.45231/1.45231 sec, 0.431505/0.431505 sec, 0.917602/0.917602 sec )
[LOG] Total clause minimization time: 21.1496/22 sec (0.014862/0.014862 sec, 0.010984/0.010984 sec, 0.249249/0.249249 sec, 0.246498/0.246498 sec, 0.204671/0.204671 sec, 0.213103/0.213103 sec, 0.388245/0.388245 sec, 1.58441/1.58441 sec, 1.14063/1.14063 sec, 6.61239/6.61239 sec, 5.78662/5.78662 sec, 4.69795/4.69795 sec )
[LOG] Total clause size reduction: 103519 --> 2751 (640 --> 4, 303 --> 1, 16317 --> 274, 9065 --> 127, 7223 --> 104, 5475 --> 69, 6300 --> 91, 14399 --> 475, 10382 --> 363, 26871 --> 1121, 5208 --> 103, 1336 --> 19 )
[LOG] Average clause size reduction: 193.856 --> 5.15169 (213.333 --> 1.33333, 151.5 --> 0.5, 254.953 --> 4.28125, 238.553 --> 3.34211, 225.719 --> 3.25, 210.577 --> 2.65385, 203.226 --> 2.93548, 184.603 --> 6.08974, 175.966 --> 6.15254, 167.944 --> 7.00625, 162.75 --> 3.21875, 148.444 --> 2.11111 )
[LOG] Overall execution time: 25.8276 sec CPU time.
[LOG] Overall execution time: 27 sec real time.
Synthesis time: 26.49 sec (Real time) / 26.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 116.48 sec (Real time) / 115.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2761 9 37 1 2704
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 111.747 sec CPU time.
[LOG] Relation determinization time: 112 sec real time.
[LOG] Final circuit size: 3486 new AND gates.
[LOG] Size before ABC: 4374 AND gates.
[LOG] Size after ABC: 3486 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 110.204/111 sec (0.050747/0 sec, 0.119559/0 sec, 1.67203/2 sec, 0.940262/1 sec, 1.18435/1 sec, 0.962557/1 sec, 1.06394/1 sec, 1.84393/2 sec, 6.78057/7 sec, 8.05911/8 sec, 28.87/29 sec, 25.8196/26 sec, 32.8374/33 sec )
[LOG] Nr of iterations: 759 (3, 15, 81, 21, 29, 32, 30, 21, 82, 65, 72, 282, 26 )
[LOG] Total clause computation time: 13.4951/14 sec (0.004949/0.004949 sec, 0.021204/0.021204 sec, 0.320737/0.320737 sec, 0.160766/0.160766 sec, 0.132139/0.132139 sec, 0.156288/0.156288 sec, 0.123758/0.123758 sec, 0.092622/0.092622 sec, 0.986376/0.986376 sec, 0.96736/0.96736 sec, 2.78498/2.78498 sec, 2.92238/2.92238 sec, 4.82153/4.82153 sec )
[LOG] Total clause minimization time: 96.0832/97 sec (0.014959/0.014959 sec, 0.061172/0.061172 sec, 1.31129/1.31129 sec, 0.737157/0.737157 sec, 1.00856/1.00856 sec, 0.763676/0.763676 sec, 0.895909/0.895909 sec, 1.70645/1.70645 sec, 5.73723/5.73723 sec, 7.04042/7.04042 sec, 26.029/26.029 sec, 22.8267/22.8267 sec, 27.9506/27.9506 sec )
[LOG] Total clause size reduction: 159561 --> 4200 (724 --> 2, 4774 --> 30, 22400 --> 385, 5420 --> 55, 7252 --> 92, 7657 --> 99, 6786 --> 77, 4500 --> 69, 16767 --> 560, 12736 --> 428, 13348 --> 334, 52547 --> 1997, 4650 --> 72 )
[LOG] Average clause size reduction: 210.225 --> 5.5336 (241.333 --> 0.666667, 318.267 --> 2, 276.543 --> 4.75309, 258.095 --> 2.61905, 250.069 --> 3.17241, 239.281 --> 3.09375, 226.2 --> 2.56667, 214.286 --> 3.28571, 204.476 --> 6.82927, 195.938 --> 6.58462, 185.389 --> 4.63889, 186.337 --> 7.08156, 178.846 --> 2.76923 )
[LOG] Overall execution time: 111.759 sec CPU time.
[LOG] Overall execution time: 112 sec real time.
Synthesis time: 112.89 sec (Real time) / 112.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.86 sec (Real time) / 1.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 367.16 sec (Real time) / 365.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 3858 10 40 1 3795
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 229.743 sec CPU time.
[LOG] Relation determinization time: 231 sec real time.
[LOG] Final circuit size: 4630 new AND gates.
[LOG] Size before ABC: 5940 AND gates.
[LOG] Size after ABC: 4629 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 226.014/227 sec (0.170558/0 sec, 0.183966/1 sec, 4.03423/4 sec, 3.15137/3 sec, 4.14822/4 sec, 4.43169/4 sec, 4.31349/5 sec, 4.77771/5 sec, 22.7431/22 sec, 5.30673/6 sec, 21.2947/21 sec, 45.5767/46 sec, 53.009/53 sec, 52.8725/53 sec )
[LOG] Nr of iterations: 933 (6, 3, 81, 31, 33, 28, 34, 32, 83, 38, 59, 226, 266, 13 )
[LOG] Total clause computation time: 32.0524/29 sec (0.016353/0.016353 sec, 0.030431/0.030431 sec, 0.735509/0.735509 sec, 0.198752/0.198752 sec, 0.240598/0.240598 sec, 0.21532/0.21532 sec, 0.307782/0.307782 sec, 0.207637/0.207637 sec, 5.45414/5.45414 sec, 0.479248/0.479248 sec, 3.21629/3.21629 sec, 6.12462/6.12462 sec, 6.59136/6.59136 sec, 8.23433/8.23433 sec )
[LOG] Total clause minimization time: 192.782/198 sec (0.097161/0.097161 sec, 0.080049/0.080049 sec, 3.22219/3.22219 sec, 2.87368/2.87368 sec, 3.82702/3.82702 sec, 4.13588/4.13588 sec, 3.92422/3.92422 sec, 4.4871/4.4871 sec, 17.2021/17.2021 sec, 4.73182/4.73182 sec, 17.9863/17.9863 sec, 39.3436/39.3436 sec, 46.3198/46.3198 sec, 44.5507/44.5507 sec )
[LOG] Total clause size reduction: 205536 --> 5755 (2010 --> 10, 754 --> 8, 24240 --> 420, 8880 --> 109, 9056 --> 106, 7263 --> 95, 8481 --> 105, 7564 --> 91, 18532 --> 609, 8029 --> 130, 12122 --> 401, 44325 --> 1655, 51940 --> 1980, 2340 --> 36 )
[LOG] Average clause size reduction: 220.296 --> 6.16827 (335 --> 1.66667, 251.333 --> 2.66667, 299.259 --> 5.18519, 286.452 --> 3.51613, 274.424 --> 3.21212, 259.393 --> 3.39286, 249.441 --> 3.08824, 236.375 --> 2.84375, 223.277 --> 7.33735, 211.289 --> 3.42105, 205.458 --> 6.79661, 196.128 --> 7.32301, 195.263 --> 7.44361, 180 --> 2.76923 )
[LOG] Overall execution time: 229.765 sec CPU time.
[LOG] Overall execution time: 231 sec real time.
Synthesis time: 231.27 sec (Real time) / 229.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.97 sec (Real time) / 2.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 598.18 sec (Real time) / 595.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 5041 11 43 1 4974
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 1095.79 sec CPU time.
[LOG] Relation determinization time: 1100 sec real time.
[LOG] Final circuit size: 3164 new AND gates.
[LOG] Size before ABC: 3814 AND gates.
[LOG] Size after ABC: 3164 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1086.41/1088 sec (0.602416/1 sec, 0.855132/1 sec, 20.796/20 sec, 25.0488/25 sec, 25.6856/25 sec, 32.6909/33 sec, 23.185/23 sec, 27.0526/27 sec, 109.058/109 sec, 31.4031/32 sec, 133.733/134 sec, 31.9102/32 sec, 304.878/306 sec, 154.944/155 sec, 164.565/165 sec )
[LOG] Nr of iterations: 689 (8, 6, 73, 30, 17, 29, 17, 22, 71, 39, 68, 19, 100, 128, 62 )
[LOG] Total clause computation time: 102.961/106 sec (0.058612/0.058612 sec, 0.150422/0.150422 sec, 8.61956/8.61956 sec, 0.617662/0.617662 sec, 0.609749/0.609749 sec, 0.951755/0.951755 sec, 1.8423/1.8423 sec, 0.970837/0.970837 sec, 26.7242/26.7242 sec, 0.473085/0.473085 sec, 22.1852/22.1852 sec, 0.868489/0.868489 sec, 28.4803/28.4803 sec, 5.8355/5.8355 sec, 4.57323/4.57323 sec )
[LOG] Total clause minimization time: 980.759/981 sec (0.421383/0.421383 sec, 0.538619/0.538619 sec, 12.0432/12.0432 sec, 24.247/24.247 sec, 24.8904/24.8904 sec, 31.5492/31.5492 sec, 21.1561/21.1561 sec, 25.8951/25.8951 sec, 82.1375/82.1375 sec, 30.7161/30.7161 sec, 111.388/111.388 sec, 30.8233/30.8233 sec, 276.186/276.186 sec, 148.94/148.94 sec, 159.827/159.827 sec )
[LOG] Total clause size reduction: 170395 --> 3606 (3136 --> 15, 2095 --> 17, 24120 --> 426, 9454 --> 110, 5056 --> 54, 8708 --> 88, 4640 --> 50, 5817 --> 52, 17850 --> 547, 9196 --> 141, 15678 --> 527, 4050 --> 50, 20988 --> 619, 26797 --> 667, 12810 --> 243 )
[LOG] Average clause size reduction: 247.308 --> 5.23367 (392 --> 1.875, 349.167 --> 2.83333, 330.411 --> 5.83562, 315.133 --> 3.66667, 297.412 --> 3.17647, 300.276 --> 3.03448, 272.941 --> 2.94118, 264.409 --> 2.36364, 251.408 --> 7.70423, 235.795 --> 3.61538, 230.559 --> 7.75, 213.158 --> 2.63158, 209.88 --> 6.19, 209.352 --> 5.21094, 206.613 --> 3.91935 )
[LOG] Overall execution time: 1095.83 sec CPU time.
[LOG] Overall execution time: 1100 sec real time.
Synthesis time: 1099.57 sec (Real time) / 1091.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.32 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 968.57 sec (Real time) / 964.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 3622 12 47 1 3548
=====================  genbuf9f9y.aag =====================
Synthesis time: 10001.43 sec (Real time) / 9949.54 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10001.38 sec (Real time) / 9954.09 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 1.29069 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1662 new AND gates.
[LOG] Size before ABC: 2126 AND gates.
[LOG] Size after ABC: 1662 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2485/1 sec (0.006344/0 sec, 0.023219/0 sec, 0.022718/0 sec, 0.008535/0 sec, 0.054791/0 sec, 0.012225/0 sec, 0.699958/0 sec, 0.420715/1 sec )
[LOG] Nr of iterations: 360 (5, 11, 6, 14, 26, 12, 194, 92 )
[LOG] Total clause computation time: 0.200597/1 sec (0.000488/0.000488 sec, 0.004512/0.004512 sec, 0.009481/0.009481 sec, 0.001832/0.001832 sec, 0.01177/0.01177 sec, 0.002072/0.002072 sec, 0.099164/0.099164 sec, 0.071278/0.071278 sec )
[LOG] Total clause minimization time: 1.01767/0 sec (0.002874/0.002874 sec, 0.015911/0.015911 sec, 0.01042/0.01042 sec, 0.003833/0.003833 sec, 0.040059/0.040059 sec, 0.006907/0.006907 sec, 0.595561/0.595561 sec, 0.342105/0.342105 sec )
[LOG] Total clause size reduction: 45292 --> 2020 (732 --> 18, 1810 --> 32, 860 --> 12, 2002 --> 29, 4025 --> 82, 1375 --> 41, 23932 --> 1331, 10556 --> 475 )
[LOG] Average clause size reduction: 125.811 --> 5.61111 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 143 --> 2.07143, 154.808 --> 3.15385, 114.583 --> 3.41667, 123.361 --> 6.86082, 114.739 --> 5.16304 )
[LOG] Overall execution time: 1.29332 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.83 sec (Real time) / 0.83 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.54 sec (Real time) / 8.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1882 7 28 1 1839
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 8.0741 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3660 new AND gates.
[LOG] Size before ABC: 4654 AND gates.
[LOG] Size after ABC: 3660 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 7.93259/8 sec (0.012195/0 sec, 0.070459/0 sec, 0.010494/0 sec, 0.250944/0 sec, 0.016481/0 sec, 1.03967/1 sec, 1.1505/1 sec, 1.71865/2 sec, 2.76894/3 sec, 0.894252/1 sec )
[LOG] Nr of iterations: 849 (9, 9, 6, 79, 9, 239, 133, 171, 143, 51 )
[LOG] Total clause computation time: 1.9659/2 sec (0.001602/0.001602 sec, 0.014784/0.014784 sec, 0.001488/0.001488 sec, 0.03358/0.03358 sec, 0.002842/0.002842 sec, 0.184872/0.184872 sec, 0.265051/0.265051 sec, 0.189621/0.189621 sec, 0.874161/0.874161 sec, 0.397895/0.397895 sec )
[LOG] Total clause minimization time: 5.85291/6 sec (0.004639/0.004639 sec, 0.049984/0.049984 sec, 0.003275/0.003275 sec, 0.211093/0.211093 sec, 0.0063/0.0063 sec, 0.844838/0.844838 sec, 0.872683/0.872683 sec, 1.51238/1.51238 sec, 1.87396/1.87396 sec, 0.473763/0.473763 sec )
[LOG] Total clause size reduction: 143160 --> 4483 (1976 --> 22, 2064 --> 21, 1010 --> 12, 18252 --> 502, 1528 --> 16, 41888 --> 1167, 21648 --> 835, 26010 --> 796, 21584 --> 826, 7200 --> 286 )
[LOG] Average clause size reduction: 168.622 --> 5.28033 (219.556 --> 2.44444, 229.333 --> 2.33333, 168.333 --> 2, 231.038 --> 6.35443, 169.778 --> 1.77778, 175.264 --> 4.88285, 162.767 --> 6.2782, 152.105 --> 4.65497, 150.937 --> 5.77622, 141.176 --> 5.60784 )
[LOG] Overall execution time: 8.07786 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.91 sec (Real time) / 8.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.08 sec (Real time) / 3.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 48.26 sec (Real time) / 48.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3950 9 34 1 3897
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 311.28 sec CPU time.
[LOG] Relation determinization time: 319 sec real time.
[LOG] Final circuit size: 23287 new AND gates.
[LOG] Size before ABC: 33857 AND gates.
[LOG] Size after ABC: 23287 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 310.846/312 sec (0.018718/0 sec, 0.149922/1 sec, 0.03065/0 sec, 0.156114/0 sec, 0.038548/0 sec, 0.733611/0 sec, 0.097047/1 sec, 14.2376/14 sec, 91.2263/91 sec, 136.385/137 sec, 67.7724/68 sec )
[LOG] Nr of iterations: 4172 (7, 6, 12, 22, 16, 61, 37, 1061, 1585, 1070, 295 )
[LOG] Total clause computation time: 55.9763/53 sec (0.002151/0.002151 sec, 0.106118/0.106118 sec, 0.005551/0.005551 sec, 0.057013/0.057013 sec, 0.006678/0.006678 sec, 0.15029/0.15029 sec, 0.018675/0.018675 sec, 1.14222/1.14222 sec, 4.13499/4.13499 sec, 20.1537/20.1537 sec, 30.1989/30.1989 sec )
[LOG] Total clause minimization time: 254.343/259 sec (0.006859/0.006859 sec, 0.033883/0.033883 sec, 0.013878/0.013878 sec, 0.08916/0.08916 sec, 0.020985/0.020985 sec, 0.571926/0.571926 sec, 0.065417/0.065417 sec, 13.0616/13.0616 sec, 87.008/87.008 sec, 116.103/116.103 sec, 37.3688/37.3688 sec )
[LOG] Total clause size reduction: 703615 --> 33667 (1764 --> 20, 1445 --> 19, 2530 --> 31, 6489 --> 90, 3195 --> 41, 12360 --> 212, 6732 --> 144, 186560 --> 8480, 261360 --> 12808, 175316 --> 9662, 45864 --> 2160 )
[LOG] Average clause size reduction: 168.652 --> 8.06975 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 294.955 --> 4.09091, 199.688 --> 2.5625, 202.623 --> 3.47541, 181.946 --> 3.89189, 175.834 --> 7.99246, 164.896 --> 8.08076, 163.847 --> 9.02991, 155.471 --> 7.32203 )
[LOG] Overall execution time: 311.285 sec CPU time.
[LOG] Overall execution time: 319 sec real time.
Synthesis time: 319.38 sec (Real time) / 317.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 14.44 sec (Real time) / 14.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2866.39 sec (Real time) / 2858.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 23626 11 38 1 23566
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 128.007 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 22159 new AND gates.
[LOG] Size before ABC: 28423 AND gates.
[LOG] Size after ABC: 22159 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 127.391/128 sec (2.85801/3 sec, 4.93465/5 sec, 19.7934/20 sec, 2.05447/2 sec, 13.0674/13 sec, 19.2495/19 sec, 17.7191/18 sec, 15.8682/16 sec, 19.5049/19 sec, 0.269522/1 sec, 5.3869/5 sec, 6.42336/6 sec, 0.261157/1 sec )
[LOG] Nr of iterations: 3671 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 9 )
[LOG] Total clause computation time: 28.779/30 sec (0.375638/0.375638 sec, 0.75891/0.75891 sec, 3.77716/3.77716 sec, 1.0458/1.0458 sec, 1.61421/1.61421 sec, 1.81626/1.81626 sec, 1.27568/1.27568 sec, 2.61562/2.61562 sec, 10.3299/10.3299 sec, 0.056472/0.056472 sec, 2.78857/2.78857 sec, 2.2935/2.2935 sec, 0.031206/0.031206 sec )
[LOG] Total clause minimization time: 97.2108/97 sec (2.46078/2.46078 sec, 4.14092/4.14092 sec, 15.942/15.942 sec, 0.916792/0.916792 sec, 11.3398/11.3398 sec, 17.3118/17.3118 sec, 16.3166/16.3166 sec, 13.1215/13.1215 sec, 9.04463/9.04463 sec, 0.079097/0.079097 sec, 2.45356/2.45356 sec, 3.99521/3.99521 sec, 0.088151/0.088151 sec )
[LOG] Total clause size reduction: 1260833 --> 28164 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 1528 --> 32 )
[LOG] Average clause size reduction: 343.458 --> 7.67202 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 169.778 --> 3.55556 )
[LOG] Overall execution time: 128.014 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 137.09 sec (Real time) / 135.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.88 sec (Real time) / 10.81 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4852.16 sec (Real time) / 4840.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 22573 13 43 1 22504
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 404.867 sec CPU time.
[LOG] Relation determinization time: 447 sec real time.
[LOG] Final circuit size: 40227 new AND gates.
[LOG] Size before ABC: 53115 AND gates.
[LOG] Size after ABC: 40227 AND gates.
[LOG] Time for optimizing with ABC: 42 seconds.
[LOG] Total time for all control signals: 403.786/405 sec (7.08874/7 sec, 8.52182/9 sec, 59.5849/60 sec, 8.33844/8 sec, 35.6352/36 sec, 67.1439/67 sec, 58.1729/58 sec, 57.5876/58 sec, 31.6195/32 sec, 47.6771/47 sec, 0.615409/1 sec, 0.558834/1 sec, 20.8325/21 sec, 0.40913/0 sec )
[LOG] Nr of iterations: 6075 (1071, 376, 3015, 20, 275, 376, 383, 314, 150, 47, 14, 13, 16, 5 )
[LOG] Total clause computation time: 64.6885/58 sec (0.973344/0.973344 sec, 1.39992/1.39992 sec, 9.44101/9.44101 sec, 1.54769/1.54769 sec, 3.43192/3.43192 sec, 4.5495/4.5495 sec, 3.00372/3.00372 sec, 3.1693/3.1693 sec, 4.34671/4.34671 sec, 25.4695/25.4695 sec, 0.095556/0.095556 sec, 0.100899/0.100899 sec, 7.1257/7.1257 sec, 0.033787/0.033787 sec )
[LOG] Total clause minimization time: 335.629/345 sec (6.07272/6.07272 sec, 7.05401/7.05401 sec, 49.9596/49.9596 sec, 6.5613/6.5613 sec, 31.9223/31.9223 sec, 62.3082/62.3082 sec, 54.8932/54.8932 sec, 54.1278/54.1278 sec, 26.9675/26.9675 sec, 21.9012/21.9012 sec, 0.205078/0.205078 sec, 0.167175/0.167175 sec, 13.4212/13.4212 sec, 0.067998/0.067998 sec )
[LOG] Total clause size reduction: 2414786 --> 52820 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 109326 --> 1091, 133125 --> 1605, 131408 --> 1775, 104229 --> 1387, 45445 --> 989, 13984 --> 245, 2782 --> 34, 2508 --> 25, 3135 --> 39, 796 --> 11 )
[LOG] Average clause size reduction: 397.496 --> 8.69465 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 397.549 --> 3.96727, 354.056 --> 4.26862, 343.102 --> 4.63446, 331.939 --> 4.4172, 302.967 --> 6.59333, 297.532 --> 5.21277, 198.714 --> 2.42857, 192.923 --> 1.92308, 195.938 --> 2.4375, 159.2 --> 2.2 )
[LOG] Overall execution time: 404.874 sec CPU time.
[LOG] Overall execution time: 447 sec real time.
Synthesis time: 446.82 sec (Real time) / 443.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 25.45 sec (Real time) / 25.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.83 sec (Real time) / 9968.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 40698 15 47 1 40622
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 712.333 sec CPU time.
[LOG] Relation determinization time: 770 sec real time.
[LOG] Final circuit size: 56784 new AND gates.
[LOG] Size before ABC: 75875 AND gates.
[LOG] Size after ABC: 56784 AND gates.
[LOG] Time for optimizing with ABC: 55 seconds.
[LOG] Total time for all control signals: 710.863/713 sec (10.509/11 sec, 11.2754/11 sec, 93.6535/94 sec, 21.8757/22 sec, 79.6589/80 sec, 78.9481/79 sec, 61.9797/62 sec, 89.7492/90 sec, 90.3114/91 sec, 25.4918/25 sec, 144.26/145 sec, 1.11121/1 sec, 0.748898/1 sec, 0.795086/1 sec, 0.494868/0 sec )
[LOG] Nr of iterations: 8228 (1132, 406, 4478, 32, 429, 309, 397, 395, 383, 77, 139, 20, 14, 14, 3 )
[LOG] Total clause computation time: 108.976/101 sec (1.17833/1.17833 sec, 1.43209/1.43209 sec, 13.1311/13.1311 sec, 9.74935/9.74935 sec, 3.56742/3.56742 sec, 3.5007/3.5007 sec, 5.43681/5.43681 sec, 4.71552/4.71552 sec, 5.35801/5.35801 sec, 7.41568/7.41568 sec, 52.9876/52.9876 sec, 0.225134/0.225134 sec, 0.116668/0.116668 sec, 0.116935/0.116935 sec, 0.044216/0.044216 sec )
[LOG] Total clause minimization time: 597.579/606 sec (9.28518/9.28518 sec, 9.7752/9.7752 sec, 80.3065/80.3065 sec, 11.8713/11.8713 sec, 75.8234/75.8234 sec, 75.2094/75.2094 sec, 56.2566/56.2566 sec, 84.7399/84.7399 sec, 84.5816/84.5816 sec, 17.7083/17.7083 sec, 90.8998/90.8998 sec, 0.499781/0.499781 sec, 0.256726/0.256726 sec, 0.293027/0.293027 sec, 0.072343/0.072343 sec )
[LOG] Total clause size reduction: 3712010 --> 75540 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 194740 --> 1800, 125972 --> 1290, 157608 --> 1752, 152478 --> 1775, 143632 --> 1708, 26068 --> 453, 47196 --> 868, 4579 --> 62, 3068 --> 29, 3055 --> 31, 452 --> 4 )
[LOG] Average clause size reduction: 451.144 --> 9.18085 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 453.939 --> 4.1958, 407.676 --> 4.17476, 396.997 --> 4.4131, 386.02 --> 4.49367, 375.018 --> 4.45953, 338.545 --> 5.88312, 339.54 --> 6.2446, 228.95 --> 3.1, 219.143 --> 2.07143, 218.214 --> 2.21429, 150.667 --> 1.33333 )
[LOG] Overall execution time: 712.343 sec CPU time.
[LOG] Overall execution time: 770 sec real time.
Synthesis time: 770.01 sec (Real time) / 763.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.86 sec (Real time) / 12.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.80 sec (Real time) / 9975.49 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 57317 17 52 1 57233
=====================  amba8c7y.aag =====================
Synthesis time: 10001.59 sec (Real time) / 9930.74 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 8041.01 sec CPU time.
[LOG] Relation determinization time: 8088 sec real time.
[LOG] Final circuit size: 150544 new AND gates.
[LOG] Size before ABC: 200899 AND gates.
[LOG] Size after ABC: 150544 AND gates.
[LOG] Time for optimizing with ABC: 23 seconds.
[LOG] Total time for all control signals: 8033.95/8059 sec (22.66/22 sec, 27.8103/28 sec, 392.386/394 sec, 196.148/197 sec, 601.191/603 sec, 590.369/592 sec, 844.66/847 sec, 684.209/687 sec, 698.834/701 sec, 851.217/854 sec, 754.754/757 sec, 555.546/557 sec, 937.961/941 sec, 3.42728/4 sec, 218.563/219 sec, 347.604/348 sec, 305.137/306 sec, 1.46948/2 sec )
[LOG] Nr of iterations: 18967 (1431, 624, 12485, 32, 566, 569, 542, 521, 578, 438, 393, 578, 115, 34, 25, 18, 12, 6 )
[LOG] Total clause computation time: 1076.02/1093 sec (2.68551/2.68551 sec, 3.52229/3.52229 sec, 49.5942/49.5942 sec, 83.2283/83.2283 sec, 32.849/32.849 sec, 24.9879/24.9879 sec, 24.4967/24.4967 sec, 26.3623/26.3623 sec, 28.5989/28.5989 sec, 33.5151/33.5151 sec, 24.5824/24.5824 sec, 42.6491/42.6491 sec, 396.928/396.928 sec, 0.858206/0.858206 sec, 112.092/112.092 sec, 89.274/89.274 sec, 99.5316/99.5316 sec, 0.262874/0.262874 sec )
[LOG] Total clause minimization time: 6945.26/6954 sec (19.8973/19.8973 sec, 24.1705/24.1705 sec, 342.266/342.266 sec, 112.341/112.341 sec, 567.782/567.782 sec, 564.6/564.6 sec, 819.549/819.549 sec, 657.041/657.041 sec, 669.398/669.398 sec, 816.899/816.899 sec, 729.302/729.302 sec, 511.998/511.998 sec, 540.135/540.135 sec, 1.74322/1.74322 sec, 105.701/105.701 sec, 257.414/257.414 sec, 204.661/204.661 sec, 0.366055/0.366055 sec )
[LOG] Total clause size reduction: 11051800 --> 200476 (909480 --> 17954, 388129 --> 3331, 7540336 --> 158432, 17391 --> 76, 310750 --> 2358, 306152 --> 2428, 285648 --> 2380, 268840 --> 2305, 291962 --> 2561, 216315 --> 1886, 189728 --> 1722, 251572 --> 4143, 49590 --> 678, 9768 --> 82, 6888 --> 63, 4794 --> 42, 3102 --> 24, 1355 --> 11 )
[LOG] Average clause size reduction: 582.686 --> 10.5697 (635.556 --> 12.5465, 622.002 --> 5.33814, 603.952 --> 12.6898, 543.469 --> 2.375, 549.028 --> 4.16608, 538.053 --> 4.26714, 527.026 --> 4.39114, 516.008 --> 4.42418, 505.125 --> 4.4308, 493.87 --> 4.30594, 482.768 --> 4.38168, 435.246 --> 7.16782, 431.217 --> 5.89565, 287.294 --> 2.41176, 275.52 --> 2.52, 266.333 --> 2.33333, 258.5 --> 2, 225.833 --> 1.83333 )
[LOG] Overall execution time: 8041.03 sec CPU time.
[LOG] Overall execution time: 8088 sec real time.
Synthesis time: 8088.74 sec (Real time) / 8040.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 45.78 sec (Real time) / 45.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.01 sec (Real time) / 9969.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 151227 21 61 1 151127
=====================  amba10c5y.aag =====================
Synthesis time: 10000.85 sec (Real time) / 9949.49 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 1.6952 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 1947 new AND gates.
[LOG] Size before ABC: 2490 AND gates.
[LOG] Size after ABC: 1947 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.63416/2 sec (0.006466/0 sec, 0.009743/0 sec, 0.028434/0 sec, 0.00807/0 sec, 0.108383/0 sec, 0.020332/0 sec, 0.891876/1 sec, 0.560854/1 sec )
[LOG] Nr of iterations: 403 (6, 2, 9, 7, 22, 17, 244, 96 )
[LOG] Total clause computation time: 0.308893/1 sec (0.000722/0.000722 sec, 0.005441/0.005441 sec, 0.011728/0.011728 sec, 0.001313/0.001313 sec, 0.023871/0.023871 sec, 0.003749/0.003749 sec, 0.152811/0.152811 sec, 0.109258/0.109258 sec )
[LOG] Total clause minimization time: 1.28429/1 sec (0.001599/0.001599 sec, 0.000694/0.000694 sec, 0.013028/0.013028 sec, 0.002958/0.002958 sec, 0.080529/0.080529 sec, 0.012585/0.012585 sec, 0.73145/0.73145 sec, 0.441445/0.441445 sec )
[LOG] Total clause size reduction: 52960 --> 2388 (990 --> 10, 209 --> 1, 1496 --> 18, 924 --> 14, 3003 --> 63, 2144 --> 67, 32319 --> 1732, 11875 --> 483 )
[LOG] Average clause size reduction: 131.414 --> 5.92556 (165 --> 1.66667, 104.5 --> 0.5, 166.222 --> 2, 132 --> 2, 136.5 --> 2.86364, 126.118 --> 3.94118, 132.455 --> 7.09836, 123.698 --> 5.03125 )
[LOG] Overall execution time: 1.69821 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.22 sec (Real time) / 2.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.18 sec (Real time) / 10.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2182 7 31 1 2136
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 8.88167 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 4463 new AND gates.
[LOG] Size before ABC: 5705 AND gates.
[LOG] Size after ABC: 4463 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.74975/8 sec (0.016204/0 sec, 0.043915/0 sec, 0.015918/0 sec, 0.278411/0 sec, 0.020536/0 sec, 1.07063/1 sec, 0.797655/1 sec, 1.79746/2 sec, 3.1997/3 sec, 1.50932/1 sec )
[LOG] Nr of iterations: 990 (12, 6, 10, 92, 10, 268, 104, 235, 152, 101 )
[LOG] Total clause computation time: 1.85468/0 sec (0.00289/0.00289 sec, 0.018499/0.018499 sec, 0.003497/0.003497 sec, 0.040531/0.040531 sec, 0.004354/0.004354 sec, 0.199396/0.199396 sec, 0.161453/0.161453 sec, 0.255391/0.255391 sec, 0.744279/0.744279 sec, 0.424388/0.424388 sec )
[LOG] Total clause minimization time: 6.77301/8 sec (0.007527/0.007527 sec, 0.020015/0.020015 sec, 0.007021/0.007021 sec, 0.23114/0.23114 sec, 0.008891/0.008891 sec, 0.859726/0.859726 sec, 0.62284/0.62284 sec, 1.5227/1.5227 sec, 2.43351/2.43351 sec, 1.05963/1.05963 sec )
[LOG] Total clause size reduction: 158970 --> 5548 (2673 --> 37, 1205 --> 15, 1737 --> 22, 20930 --> 649, 1602 --> 24, 45657 --> 1342, 16377 --> 631, 33696 --> 1187, 21593 --> 901, 13500 --> 740 )
[LOG] Average clause size reduction: 160.576 --> 5.60404 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 227.5 --> 7.05435, 160.2 --> 2.4, 170.362 --> 5.00746, 157.471 --> 6.06731, 143.387 --> 5.05106, 142.059 --> 5.92763, 133.663 --> 7.32673 )
[LOG] Overall execution time: 8.88568 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.96 sec (Real time) / 9.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.92 sec (Real time) / 3.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 79.17 sec (Real time) / 78.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4749 9 36 1 4694
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 953.093 sec CPU time.
[LOG] Relation determinization time: 971 sec real time.
[LOG] Final circuit size: 38020 new AND gates.
[LOG] Size before ABC: 57000 AND gates.
[LOG] Size after ABC: 38020 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 952.287/956 sec (0.029822/0 sec, 0.491157/1 sec, 0.045467/0 sec, 0.557951/1 sec, 0.037229/0 sec, 5.09707/5 sec, 0.239887/0 sec, 33.6878/34 sec, 286.261/287 sec, 389.154/390 sec, 236.685/238 sec )
[LOG] Nr of iterations: 6150 (5, 13, 10, 11, 4, 83, 49, 1381, 2093, 1972, 529 )
[LOG] Total clause computation time: 146.048/150 sec (0.005373/0.005373 sec, 0.252321/0.252321 sec, 0.008577/0.008577 sec, 0.51673/0.51673 sec, 0.005331/0.005331 sec, 0.688553/0.688553 sec, 0.049803/0.049803 sec, 3.50144/3.50144 sec, 7.31445/7.31445 sec, 39.6007/39.6007 sec, 94.1046/94.1046 sec )
[LOG] Total clause minimization time: 805.457/805 sec (0.007485/0.007485 sec, 0.220081/0.220081 sec, 0.017972/0.017972 sec, 0.018822/0.018822 sec, 0.010039/0.010039 sec, 4.38523/4.38523 sec, 0.1655/0.1655 sec, 30.124/30.124 sec, 278.817/278.817 sec, 349.34/349.34 sec, 142.351/142.351 sec )
[LOG] Total clause size reduction: 1077807 --> 56815 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 17220 --> 331, 9360 --> 239, 253920 --> 12415, 361916 --> 18872, 339012 --> 20650, 86592 --> 4170 )
[LOG] Average clause size reduction: 175.253 --> 9.23821 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 207.47 --> 3.98795, 191.02 --> 4.87755, 183.867 --> 8.98986, 172.917 --> 9.01672, 171.913 --> 10.4716, 163.69 --> 7.8828 )
[LOG] Overall execution time: 953.1 sec CPU time.
[LOG] Overall execution time: 971 sec real time.
Synthesis time: 970.93 sec (Real time) / 962.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 12.56 sec (Real time) / 12.47 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6321.27 sec (Real time) / 6299.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 38370 11 42 1 38306
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1051.93 sec CPU time.
[LOG] Relation determinization time: 1124 sec real time.
[LOG] Final circuit size: 53974 new AND gates.
[LOG] Size before ABC: 75235 AND gates.
[LOG] Size after ABC: 53974 AND gates.
[LOG] Time for optimizing with ABC: 69 seconds.
[LOG] Total time for all control signals: 1050.81/1055 sec (15.6982/16 sec, 51.9772/52 sec, 154.096/155 sec, 9.60977/9 sec, 150.512/151 sec, 154.939/156 sec, 198.076/199 sec, 100.433/100 sec, 156.431/157 sec, 0.813241/1 sec, 17.1327/18 sec, 40.5253/40 sec, 0.569397/1 sec )
[LOG] Nr of iterations: 7246 (2974, 451, 2388, 14, 361, 402, 339, 175, 103, 13, 11, 11, 4 )
[LOG] Total clause computation time: 143.126/142 sec (1.99903/1.99903 sec, 5.98094/5.98094 sec, 20.8565/20.8565 sec, 9.00946/9.00946 sec, 5.93558/5.93558 sec, 5.48533/5.48533 sec, 5.5708/5.5708 sec, 14.6088/14.6088 sec, 41.729/41.729 sec, 0.116186/0.116186 sec, 16.2379/16.2379 sec, 15.5349/15.5349 sec, 0.061552/0.061552 sec )
[LOG] Total clause minimization time: 903.069/907 sec (13.5931/13.5931 sec, 45.805/45.805 sec, 132.906/132.906 sec, 0.244118/0.244118 sec, 144.18/144.18 sec, 149.028/149.028 sec, 192.063/192.063 sec, 85.5183/85.5183 sec, 114.353/114.353 sec, 0.2586/0.2586 sec, 0.46312/0.46312 sec, 24.5776/24.5776 sec, 0.07945/0.07945 sec )
[LOG] Total clause size reduction: 2640148 --> 74977 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 126360 --> 1629, 136340 --> 1870, 111202 --> 1566, 47850 --> 1132, 27948 --> 598, 2316 --> 31, 1880 --> 26, 1880 --> 22, 534 --> 6 )
[LOG] Average clause size reduction: 364.359 --> 10.3474 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 350.028 --> 4.51247, 339.154 --> 4.65174, 328.029 --> 4.61947, 273.429 --> 6.46857, 271.34 --> 5.80583, 178.154 --> 2.38462, 170.909 --> 2.36364, 170.909 --> 2, 133.5 --> 1.5 )
[LOG] Overall execution time: 1051.94 sec CPU time.
[LOG] Overall execution time: 1124 sec real time.
Synthesis time: 1124.32 sec (Real time) / 1114.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 20.11 sec (Real time) / 19.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.83 sec (Real time) / 9971.20 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 54391 13 47 1 54318
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 5242.58 sec CPU time.
[LOG] Relation determinization time: 5578 sec real time.
[LOG] Final circuit size: 121746 new AND gates.
[LOG] Size before ABC: 179830 AND gates.
[LOG] Size after ABC: 121746 AND gates.
[LOG] Time for optimizing with ABC: 322 seconds.
[LOG] Total time for all control signals: 5240.2/5256 sec (42.73/43 sec, 278.947/279 sec, 917.329/919 sec, 33.5441/34 sec, 531.87/533 sec, 742.234/744 sec, 860.308/864 sec, 880.352/883 sec, 273.856/275 sec, 521.503/523 sec, 1.75127/2 sec, 2.24248/2 sec, 151.731/153 sec, 1.80727/2 sec )
[LOG] Nr of iterations: 14620 (6801, 585, 5191, 17, 446, 475, 394, 452, 95, 114, 8, 18, 14, 10 )
[LOG] Total clause computation time: 515.057/524 sec (5.41434/5.41434 sec, 19.3436/19.3436 sec, 94.5824/94.5824 sec, 32.0202/32.0202 sec, 18.9714/18.9714 sec, 25.095/25.095 sec, 18.2173/18.2173 sec, 17.2325/17.2325 sec, 48.8426/48.8426 sec, 175.395/175.395 sec, 0.250063/0.250063 sec, 0.437744/0.437744 sec, 58.9677/58.9677 sec, 0.28647/0.28647 sec )
[LOG] Total clause minimization time: 4713.63/4720 sec (37.059/37.059 sec, 259.166/259.166 sec, 821.985/821.985 sec, 0.799689/0.799689 sec, 512.07/512.07 sec, 716.212/716.212 sec, 841.162/841.162 sec, 862.166/862.166 sec, 224.226/224.226 sec, 345.301/345.301 sec, 0.440933/0.440933 sec, 0.821882/0.821882 sec, 91.7732/91.7732 sec, 0.450716/0.450716 sec )
[LOG] Total clause size reduction: 6092532 --> 179539 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178000 --> 2029, 184386 --> 2198, 148554 --> 1838, 150634 --> 2133, 28764 --> 543, 34465 --> 700, 1470 --> 20, 3485 --> 38, 2665 --> 32, 1755 --> 17 )
[LOG] Average clause size reduction: 416.726 --> 12.2804 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 399.103 --> 4.54933, 388.181 --> 4.62737, 377.041 --> 4.66497, 333.261 --> 4.71903, 302.779 --> 5.71579, 302.325 --> 6.14035, 183.75 --> 2.5, 193.611 --> 2.11111, 190.357 --> 2.28571, 175.5 --> 1.7 )
[LOG] Overall execution time: 5242.58 sec CPU time.
[LOG] Overall execution time: 5578 sec real time.
Synthesis time: 5578.63 sec (Real time) / 5542.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 34.96 sec (Real time) / 34.66 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.95 sec (Real time) / 9972.47 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 122218 15 52 1 122137
=====================  amba7b5y.aag =====================
Synthesis time: 10000.66 sec (Real time) / 9951.70 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 5828.04 sec (Real time) / 5803.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 7023.90 sec (Real time) / 6994.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 1.60316 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 2008 new AND gates.
[LOG] Size before ABC: 2551 AND gates.
[LOG] Size after ABC: 2008 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.54938/2 sec (0.00678/0 sec, 0.023778/0 sec, 0.026036/0 sec, 0.010912/0 sec, 0.08661/1 sec, 0.014007/0 sec, 0.826962/0 sec, 0.554291/1 sec )
[LOG] Nr of iterations: 426 (5, 7, 13, 11, 44, 7, 243, 96 )
[LOG] Total clause computation time: 0.262959/0 sec (0.001366/0.001366 sec, 0.009293/0.009293 sec, 0.008726/0.008726 sec, 0.002829/0.002829 sec, 0.019343/0.019343 sec, 0.002166/0.002166 sec, 0.100608/0.100608 sec, 0.118628/0.118628 sec )
[LOG] Total clause minimization time: 1.24842/2 sec (0.001909/0.001909 sec, 0.011213/0.011213 sec, 0.013925/0.013925 sec, 0.004653/0.004653 sec, 0.063541/0.063541 sec, 0.007758/0.007758 sec, 0.719422/0.719422 sec, 0.426003/0.426003 sec )
[LOG] Total clause size reduction: 58568 --> 2425 (760 --> 8, 1128 --> 22, 2508 --> 35, 1510 --> 26, 8514 --> 163, 1098 --> 21, 31460 --> 1656, 11590 --> 494 )
[LOG] Average clause size reduction: 137.484 --> 5.69249 (152 --> 1.6, 161.143 --> 3.14286, 192.923 --> 2.69231, 137.273 --> 2.36364, 193.5 --> 3.70455, 156.857 --> 3, 129.465 --> 6.81481, 120.729 --> 5.14583 )
[LOG] Overall execution time: 1.60605 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.12 sec (Real time) / 2.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 16.29 sec (Real time) / 16.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 2235 7 31 1 2189
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 80.9791 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 11404 new AND gates.
[LOG] Size before ABC: 15771 AND gates.
[LOG] Size after ABC: 11404 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 80.6308/81 sec (0.035227/0 sec, 0.524048/1 sec, 0.055505/0 sec, 0.569972/0 sec, 0.034652/0 sec, 5.11789/6 sec, 4.40887/4 sec, 18.5269/19 sec, 37.761/38 sec, 13.5967/13 sec )
[LOG] Nr of iterations: 2281 (10, 5, 21, 75, 7, 514, 124, 594, 758, 173 )
[LOG] Total clause computation time: 14.5839/11 sec (0.005934/0.005934 sec, 0.115586/0.115586 sec, 0.010603/0.010603 sec, 0.09888/0.09888 sec, 0.007142/0.007142 sec, 0.816366/0.816366 sec, 1.11983/1.11983 sec, 1.46228/1.46228 sec, 5.95593/5.95593 sec, 4.99139/4.99139 sec )
[LOG] Total clause minimization time: 65.7113/69 sec (0.018798/0.018798 sec, 0.398263/0.398263 sec, 0.033693/0.033693 sec, 0.458554/0.458554 sec, 0.014139/0.014139 sec, 4.27747/4.27747 sec, 3.25875/3.25875 sec, 17.0106/17.0106 sec, 31.7287/31.7287 sec, 8.51226/8.51226 sec )
[LOG] Total clause size reduction: 359899 --> 15600 (2178 --> 31, 960 --> 9, 3960 --> 58, 19314 --> 403, 1098 --> 16, 88236 --> 3550, 19680 --> 742, 88357 --> 4009, 112036 --> 5553, 24080 --> 1229 )
[LOG] Average clause size reduction: 157.781 --> 6.83911 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 257.52 --> 5.37333, 156.857 --> 2.28571, 171.665 --> 6.90661, 158.71 --> 5.98387, 148.749 --> 6.74916, 147.805 --> 7.32586, 139.191 --> 7.10405 )
[LOG] Overall execution time: 80.9847 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 83.99 sec (Real time) / 83.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.63 sec (Real time) / 10.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 791.40 sec (Real time) / 787.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 11689 9 37 1 11633
=====================  amba4f25y.aag =====================
[LOG] Relation determinization time: 3701.94 sec CPU time.
[LOG] Relation determinization time: 3749 sec real time.
[LOG] Final circuit size: 57264 new AND gates.
[LOG] Size before ABC: 88724 AND gates.
[LOG] Size after ABC: 57264 AND gates.
[LOG] Time for optimizing with ABC: 35 seconds.
[LOG] Total time for all control signals: 3700.52/3713 sec (0.054605/0 sec, 3.15346/3 sec, 0.111843/0 sec, 3.15096/4 sec, 0.132223/0 sec, 5.49189/5 sec, 0.270575/1 sec, 84.3343/84 sec, 1019.94/1023 sec, 1629.97/1636 sec, 953.899/957 sec )
[LOG] Nr of iterations: 9494 (8, 6, 18, 12, 14, 60, 32, 2296, 3299, 2885, 864 )
[LOG] Total clause computation time: 513.753/503 sec (0.0113/0.0113 sec, 0.304261/0.304261 sec, 0.030371/0.030371 sec, 0.880338/0.880338 sec, 0.043995/0.043995 sec, 0.695888/0.695888 sec, 0.06189/0.06189 sec, 9.86045/9.86045 sec, 20.3744/20.3744 sec, 170.832/170.832 sec, 310.658/310.658 sec )
[LOG] Total clause minimization time: 3185.33/3208 sec (0.018471/0.018471 sec, 2.82474/2.82474 sec, 0.052887/0.052887 sec, 2.24484/2.24484 sec, 0.059066/0.059066 sec, 4.76515/4.76515 sec, 0.177205/0.177205 sec, 74.3819/74.3819 sec, 999.345/999.345 sec, 1458.72/1458.72 sec, 642.743/642.743 sec )
[LOG] Total clause size reduction: 1671718 --> 88571 (2114 --> 26, 1485 --> 10, 4063 --> 51, 2486 --> 33, 3055 --> 40, 12685 --> 215, 6076 --> 132, 424575 --> 21338, 573852 --> 30394, 498932 --> 28910, 142395 --> 7422 )
[LOG] Average clause size reduction: 176.082 --> 9.32916 (264.25 --> 3.25, 247.5 --> 1.66667, 225.722 --> 2.83333, 207.167 --> 2.75, 218.214 --> 2.85714, 211.417 --> 3.58333, 189.875 --> 4.125, 184.919 --> 9.29355, 173.947 --> 9.21309, 172.94 --> 10.0208, 164.809 --> 8.59028 )
[LOG] Overall execution time: 3701.95 sec CPU time.
[LOG] Overall execution time: 3749 sec real time.
Synthesis time: 3748.72 sec (Real time) / 3717.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 21.55 sec (Real time) / 21.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10001.03 sec (Real time) / 9972.15 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 347 22 43 1 282
Raw AIGER output size: aag 57611 11 43 1 57546
=====================  amba5f17y.aag =====================
Synthesis time: 10000.94 sec (Real time) / 9946.54 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10001.39 sec (Real time) / 9955.70 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10001.29 sec (Real time) / 9946.66 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00939 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003169/0 sec (0.003169/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.000311/0 sec (0.000311/0.000311 sec )
[LOG] Total clause minimization time: 0.000416/0 sec (0.000416/0.000416 sec )
[LOG] Total clause size reduction: 895 --> 6 (895 --> 6 )
[LOG] Average clause size reduction: 149.167 --> 1 (149.167 --> 1 )
[LOG] Overall execution time: 0.012 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 336 3 48 1 284
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.04594 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012416/0 sec (0.012416/0 sec )
[LOG] Nr of iterations: 11 (11 )
[LOG] Total clause computation time: 0.003188/0 sec (0.003188/0.003188 sec )
[LOG] Total clause minimization time: 0.003897/0 sec (0.003897/0.003897 sec )
[LOG] Total clause size reduction: 2960 --> 14 (2960 --> 14 )
[LOG] Average clause size reduction: 269.091 --> 1.27273 (269.091 --> 1.27273 )
[LOG] Overall execution time: 0.050442 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 615 3 84 1 527
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.094181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 139 new AND gates.
[LOG] Size before ABC: 163 AND gates.
[LOG] Size after ABC: 139 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.02731/0 sec (0.02731/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.00769/0 sec (0.00769/0.00769 sec )
[LOG] Total clause minimization time: 0.011171/0 sec (0.011171/0.011171 sec )
[LOG] Total clause size reduction: 7328 --> 55 (7328 --> 55 )
[LOG] Average clause size reduction: 431.059 --> 3.23529 (431.059 --> 3.23529 )
[LOG] Overall execution time: 0.101884 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 1010 3 133 1 873
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014663 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004451/0 sec (0.004451/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000462/0 sec (0.000462/0.000462 sec )
[LOG] Total clause minimization time: 0.000497/0 sec (0.000497/0.000497 sec )
[LOG] Total clause size reduction: 992 --> 5 (992 --> 5 )
[LOG] Average clause size reduction: 198.4 --> 1 (198.4 --> 1 )
[LOG] Overall execution time: 0.017958 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 437 3 64 1 369
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.084872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017956/0 sec (0.017956/0 sec )
[LOG] Nr of iterations: 13 (13 )
[LOG] Total clause computation time: 0.006028/0 sec (0.006028/0.006028 sec )
[LOG] Total clause minimization time: 0.004951/0 sec (0.004951/0.004951 sec )
[LOG] Total clause size reduction: 4956 --> 17 (4956 --> 17 )
[LOG] Average clause size reduction: 381.231 --> 1.30769 (381.231 --> 1.30769 )
[LOG] Overall execution time: 0.09091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 739 3 112 1 623
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.119823 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0244/0 sec (0.0244/0 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 0.0061/0 sec (0.0061/0.0061 sec )
[LOG] Total clause minimization time: 0.008598/0 sec (0.008598/0.008598 sec )
[LOG] Total clause size reduction: 8960 --> 28 (8960 --> 28 )
[LOG] Average clause size reduction: 527.059 --> 1.64706 (527.059 --> 1.64706 )
[LOG] Overall execution time: 0.129565 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1015 3 161 1 850
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005311/0 sec (0.005311/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.000952/0 sec (0.000952/0.000952 sec )
[LOG] Total clause minimization time: 0.001189/0 sec (0.001189/0.001189 sec )
[LOG] Total clause size reduction: 1414 --> 12 (1414 --> 12 )
[LOG] Average clause size reduction: 176.75 --> 1.5 (176.75 --> 1.5 )
[LOG] Overall execution time: 0.019053 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 396 3 56 1 336
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.067315 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013296/0 sec (0.013296/0 sec )
[LOG] Nr of iterations: 15 (15 )
[LOG] Total clause computation time: 0.003892/0 sec (0.003892/0.003892 sec )
[LOG] Total clause minimization time: 0.002955/0 sec (0.002955/0.002955 sec )
[LOG] Total clause size reduction: 4676 --> 16 (4676 --> 16 )
[LOG] Average clause size reduction: 311.733 --> 1.06667 (311.733 --> 1.06667 )
[LOG] Overall execution time: 0.072712 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 656 3 98 1 554
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002218 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000442/0 sec (0.000442/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003255 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002679 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000723/0 sec (0.000723/0 sec )
[LOG] Nr of iterations: 1 (1 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0 )
[LOG] Overall execution time: 0.003944 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005544 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001879/0 sec (0.001879/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.000235/0 sec (0.000235/0.000235 sec )
[LOG] Total clause minimization time: 0.000281/0 sec (0.000281/0.000281 sec )
[LOG] Total clause size reduction: 400 --> 4 (400 --> 4 )
[LOG] Average clause size reduction: 80 --> 0.8 (80 --> 0.8 )
[LOG] Overall execution time: 0.00723 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.012424 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003594/0 sec (0.003594/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000328/0 sec (0.000328/0.000328 sec )
[LOG] Total clause minimization time: 0.000622/0 sec (0.000622/0.000622 sec )
[LOG] Total clause size reduction: 498 --> 3 (498 --> 3 )
[LOG] Average clause size reduction: 124.5 --> 0.75 (124.5 --> 0.75 )
[LOG] Overall execution time: 0.014963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012689 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.006253/0 sec (0.003439/0 sec, 0.002814/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 0.000206/0 sec (7.8e-05/7.8e-05 sec, 0.000128/0.000128 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.015853 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.023457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010891/0 sec (0.005826/0 sec, 0.005065/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 9e-06/0 sec (4e-06/4e-06 sec, 5e-06/5e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.029373 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005692 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002417/0 sec (0.001387/0 sec, 0.00103/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007515 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.008484 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004124/0 sec (0.002265/0 sec, 0.001859/0 sec )
[LOG] Nr of iterations: 2 (1, 1 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011379 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002365 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00054/0 sec (0.00054/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 3.4e-05/0 sec (3.4e-05/3.4e-05 sec )
[LOG] Total clause minimization time: 3.9e-05/0 sec (3.9e-05/3.9e-05 sec )
[LOG] Total clause size reduction: 30 --> 1 (30 --> 1 )
[LOG] Average clause size reduction: 15 --> 0.5 (15 --> 0.5 )
[LOG] Overall execution time: 0.003402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003174 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000835/0 sec (0.000835/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec )
[LOG] Total clause minimization time: 8e-05/0 sec (8e-05/8e-05 sec )
[LOG] Total clause size reduction: 96 --> 3 (96 --> 3 )
[LOG] Average clause size reduction: 32 --> 1 (32 --> 1 )
[LOG] Overall execution time: 0.004429 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 95 1 21 1 72
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011559 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006298/0 sec (0.003621/0 sec, 0.002677/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.000716/0 sec (0.00047/0.00047 sec, 0.000246/0.000246 sec )
[LOG] Total clause minimization time: 0.002437/0 sec (0.001501/0.001501 sec, 0.000936/0.000936 sec )
[LOG] Total clause size reduction: 1322 --> 26 (1128 --> 23, 194 --> 3 )
[LOG] Average clause size reduction: 110.167 --> 2.16667 (125.333 --> 2.55556, 64.6667 --> 1 )
[LOG] Overall execution time: 0.013321 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 229 2 36 1 189
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.0226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 42 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010274/0 sec (0.005582/0 sec, 0.004692/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.001278/0 sec (0.000526/0.000526 sec, 0.000752/0.000752 sec )
[LOG] Total clause minimization time: 0.003472/0 sec (0.002154/0.002154 sec, 0.001318/0.001318 sec )
[LOG] Total clause size reduction: 1650 --> 22 (1170 --> 16, 480 --> 6 )
[LOG] Average clause size reduction: 165 --> 2.2 (195 --> 2.66667, 120 --> 1.5 )
[LOG] Overall execution time: 0.025331 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 361 2 63 1 295
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008866 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004723/0 sec (0.002658/0 sec, 0.002065/0 sec )
[LOG] Nr of iterations: 14 (9, 5 )
[LOG] Total clause computation time: 0.000717/0 sec (0.000471/0.000471 sec, 0.000246/0.000246 sec )
[LOG] Total clause minimization time: 0.001343/0 sec (0.000745/0.000745 sec, 0.000598/0.000598 sec )
[LOG] Total clause size reduction: 1428 --> 17 (1040 --> 13, 388 --> 4 )
[LOG] Average clause size reduction: 102 --> 1.21429 (115.556 --> 1.44444, 77.6 --> 0.8 )
[LOG] Overall execution time: 0.010534 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 196 2 28 1 164
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.022666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 35 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 34 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012049/0 sec (0.007229/0 sec, 0.00482/0 sec )
[LOG] Nr of iterations: 18 (16, 2 )
[LOG] Total clause computation time: 0.001672/0 sec (0.001337/0.001337 sec, 0.000335/0.000335 sec )
[LOG] Total clause minimization time: 0.005215/0 sec (0.003069/0.003069 sec, 0.002146/0.002146 sec )
[LOG] Total clause size reduction: 3370 --> 31 (3210 --> 30, 160 --> 1 )
[LOG] Average clause size reduction: 187.222 --> 1.72222 (200.625 --> 1.875, 80 --> 0.5 )
[LOG] Overall execution time: 0.025137 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 331 2 49 1 279
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.023571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 72 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015532/0 sec (0.004903/0 sec, 0.005567/0 sec, 0.005062/0 sec )
[LOG] Nr of iterations: 29 (12, 10, 7 )
[LOG] Total clause computation time: 0.002829/0 sec (0.000906/0.000906 sec, 0.001207/0.001207 sec, 0.000716/0.000716 sec )
[LOG] Total clause minimization time: 0.006651/0 sec (0.001865/0.001865 sec, 0.002305/0.002305 sec, 0.002481/0.002481 sec )
[LOG] Total clause size reduction: 4264 --> 50 (2068 --> 23, 1422 --> 17, 774 --> 10 )
[LOG] Average clause size reduction: 147.034 --> 1.72414 (172.333 --> 1.91667, 142.2 --> 1.7, 110.571 --> 1.42857 )
[LOG] Overall execution time: 0.025584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 324 3 36 1 282
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.074038 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 161 AND gates.
[LOG] Size after ABC: 101 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049499/0 sec (0.017647/0 sec, 0.019475/0 sec, 0.012377/0 sec )
[LOG] Nr of iterations: 44 (27, 15, 2 )
[LOG] Total clause computation time: 0.007624/0 sec (0.003942/0.003942 sec, 0.002891/0.002891 sec, 0.000791/0.000791 sec )
[LOG] Total clause minimization time: 0.030237/0 sec (0.009525/0.009525 sec, 0.012788/0.012788 sec, 0.007924/0.007924 sec )
[LOG] Total clause size reduction: 11861 --> 97 (8008 --> 61, 3640 --> 35, 213 --> 1 )
[LOG] Average clause size reduction: 269.568 --> 2.20455 (296.593 --> 2.25926, 242.667 --> 2.33333, 106.5 --> 0.5 )
[LOG] Overall execution time: 0.077312 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 512 3 63 1 444
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 4.55109 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 454 new AND gates.
[LOG] Size before ABC: 577 AND gates.
[LOG] Size after ABC: 454 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.196/5 sec (0.206588/1 sec, 1.47325/1 sec, 2.51617/3 sec )
[LOG] Nr of iterations: 125 (13, 56, 56 )
[LOG] Total clause computation time: 0.363732/2 sec (0.158521/0.158521 sec, 0.114512/0.114512 sec, 0.090699/0.090699 sec )
[LOG] Total clause minimization time: 3.77862/3 sec (0.032826/0.032826 sec, 1.34241/1.34241 sec, 2.40338/2.40338 sec )
[LOG] Total clause size reduction: 19757 --> 518 (2652 --> 28, 9185 --> 261, 7920 --> 229 )
[LOG] Average clause size reduction: 158.056 --> 4.144 (204 --> 2.15385, 164.018 --> 4.66071, 141.429 --> 4.08929 )
[LOG] Overall execution time: 4.55771 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.81 sec (Real time) / 4.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 745 2 52 1 688
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 3993.82 sec CPU time.
[LOG] Relation determinization time: 4004 sec real time.
[LOG] Final circuit size: 1602 new AND gates.
[LOG] Size before ABC: 2189 AND gates.
[LOG] Size after ABC: 1602 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3969.77/3979 sec (150.617/151 sec, 1133.5/1136 sec, 2685.65/2692 sec )
[LOG] Nr of iterations: 427 (38, 178, 211 )
[LOG] Total clause computation time: 174.653/181 sec (135.61/135.61 sec, 21.9874/21.9874 sec, 17.056/17.056 sec )
[LOG] Total clause minimization time: 3793.88/3797 sec (14.703/14.703 sec, 1111.13/1111.13 sec, 2668.05/2668.05 sec )
[LOG] Total clause size reduction: 113222 --> 2081 (13616 --> 123, 49206 --> 897, 50400 --> 1061 )
[LOG] Average clause size reduction: 265.157 --> 4.87354 (358.316 --> 3.23684, 276.438 --> 5.03933, 238.863 --> 5.02844 )
[LOG] Overall execution time: 3993.94 sec CPU time.
[LOG] Overall execution time: 4004 sec real time.
Synthesis time: 4003.82 sec (Real time) / 3983.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.32 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 2088 2 91 1 1992
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 8.92646 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 2668 new AND gates.
[LOG] Size before ABC: 3698 AND gates.
[LOG] Size after ABC: 2668 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.10168/8 sec (0.071294/0 sec, 2.78175/3 sec, 2.38673/2 sec, 2.8619/3 sec )
[LOG] Nr of iterations: 467 (14, 296, 97, 60 )
[LOG] Total clause computation time: 0.453635/1 sec (0.0102/0.0102 sec, 0.249062/0.249062 sec, 0.104508/0.104508 sec, 0.089865/0.089865 sec )
[LOG] Total clause minimization time: 7.51076/7 sec (0.039527/0.039527 sec, 2.49766/2.49766 sec, 2.24328/2.24328 sec, 2.7303/2.7303 sec )
[LOG] Total clause size reduction: 208549 --> 3582 (7501 --> 67, 141600 --> 2553, 38208 --> 656, 21240 --> 306 )
[LOG] Average clause size reduction: 446.572 --> 7.67024 (535.786 --> 4.78571, 478.378 --> 8.625, 393.897 --> 6.76289, 354 --> 5.1 )
[LOG] Overall execution time: 8.93768 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.62 sec (Real time) / 9.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.62 sec (Real time) / 1.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.31 sec (Real time) / 2.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3395 3 133 1 3255
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.018206 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 71 new AND gates.
[LOG] Size before ABC: 88 AND gates.
[LOG] Size after ABC: 71 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009363/0 sec (0.003817/0 sec, 0.005546/0 sec )
[LOG] Nr of iterations: 13 (5, 8 )
[LOG] Total clause computation time: 0.001292/0 sec (0.000532/0.000532 sec, 0.00076/0.00076 sec )
[LOG] Total clause minimization time: 0.004126/0 sec (0.001205/0.001205 sec, 0.002921/0.002921 sec )
[LOG] Total clause size reduction: 1405 --> 37 (656 --> 14, 749 --> 23 )
[LOG] Average clause size reduction: 108.077 --> 2.84615 (131.2 --> 2.8, 93.625 --> 2.875 )
[LOG] Overall execution time: 0.020207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 304 2 36 1 264
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.079655 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 141 new AND gates.
[LOG] Size before ABC: 185 AND gates.
[LOG] Size after ABC: 141 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04225/0 sec (0.014592/0 sec, 0.027658/0 sec )
[LOG] Nr of iterations: 31 (11, 20 )
[LOG] Total clause computation time: 0.005884/0 sec (0.002533/0.002533 sec, 0.003351/0.003351 sec )
[LOG] Total clause minimization time: 0.027915/0 sec (0.007677/0.007677 sec, 0.020238/0.020238 sec )
[LOG] Total clause size reduction: 6064 --> 97 (2720 --> 29, 3344 --> 68 )
[LOG] Average clause size reduction: 195.613 --> 3.12903 (247.273 --> 2.63636, 167.2 --> 3.4 )
[LOG] Overall execution time: 0.082947 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 530 2 63 1 463
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.087779 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 31 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.036946/0 sec (0.010328/0 sec, 0.011995/0 sec, 0.014623/0 sec )
[LOG] Nr of iterations: 15 (1, 5, 9 )
[LOG] Total clause computation time: 0.003741/0 sec (0.001059/0.001059 sec, 0.000974/0.000974 sec, 0.001708/0.001708 sec )
[LOG] Total clause minimization time: 0.006077/0 sec (0/0 sec, 0.002204/0.002204 sec, 0.003873/0.003873 sec )
[LOG] Total clause size reduction: 6164 --> 32 (0 --> 0, 2756 --> 10, 3408 --> 22 )
[LOG] Average clause size reduction: 410.933 --> 2.13333 (0 --> 0, 551.2 --> 2, 378.667 --> 2.44444 )
[LOG] Overall execution time: 0.095039 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1136 2 96 1 1036
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.252186 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064586/0 sec (0.018371/0 sec, 0.025303/0 sec, 0.020912/0 sec )
[LOG] Nr of iterations: 10 (1, 7, 2 )
[LOG] Total clause computation time: 0.005054/0 sec (0.001394/0.001394 sec, 0.002429/0.002429 sec, 0.001231/0.001231 sec )
[LOG] Total clause minimization time: 0.007439/0 sec (0/0 sec, 0.005523/0.005523 sec, 0.001916/0.001916 sec )
[LOG] Total clause size reduction: 7638 --> 17 (0 --> 0, 6924 --> 14, 714 --> 3 )
[LOG] Average clause size reduction: 763.8 --> 1.7 (0 --> 0, 989.143 --> 2, 357 --> 1.5 )
[LOG] Overall execution time: 0.266554 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1873 2 168 1 1703
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.043983 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 117 AND gates.
[LOG] Size after ABC: 81 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.029635/0 sec (0.008964/0 sec, 0.00722/0 sec, 0.006116/0 sec, 0.007335/0 sec )
[LOG] Nr of iterations: 30 (11, 8, 4, 7 )
[LOG] Total clause computation time: 0.005479/0 sec (0.001872/0.001872 sec, 0.001383/0.001383 sec, 0.000734/0.000734 sec, 0.00149/0.00149 sec )
[LOG] Total clause minimization time: 0.011582/0 sec (0.003597/0.003597 sec, 0.002794/0.002794 sec, 0.00237/0.00237 sec, 0.002821/0.002821 sec )
[LOG] Total clause size reduction: 6831 --> 42 (3020 --> 19, 1813 --> 9, 660 --> 5, 1338 --> 9 )
[LOG] Average clause size reduction: 227.7 --> 1.4 (274.545 --> 1.72727, 226.625 --> 1.125, 165 --> 1.25, 191.143 --> 1.28571 )
[LOG] Overall execution time: 0.047111 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 475 4 56 1 411
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 0.657297 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 562 new AND gates.
[LOG] Size before ABC: 654 AND gates.
[LOG] Size after ABC: 562 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.561234/0 sec (0.066213/0 sec, 0.148836/0 sec, 0.145563/0 sec, 0.200622/0 sec )
[LOG] Nr of iterations: 171 (37, 46, 38, 50 )
[LOG] Total clause computation time: 0.157037/0 sec (0.034227/0.034227 sec, 0.047591/0.047591 sec, 0.037435/0.037435 sec, 0.037784/0.037784 sec )
[LOG] Total clause minimization time: 0.371781/0 sec (0.02433/0.02433 sec, 0.093672/0.093672 sec, 0.09995/0.09995 sec, 0.153829/0.153829 sec )
[LOG] Total clause size reduction: 63147 --> 475 (16920 --> 79, 18405 --> 133, 13024 --> 97, 14798 --> 166 )
[LOG] Average clause size reduction: 369.281 --> 2.77778 (457.297 --> 2.13514, 400.109 --> 2.8913, 342.737 --> 2.55263, 295.96 --> 3.32 )
[LOG] Overall execution time: 0.66286 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.06 sec (Real time) / 0.85 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 1160 4 98 1 1054
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.144668 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 160 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 160 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042352/0 sec (0.042352/0 sec )
[LOG] Nr of iterations: 21 (21 )
[LOG] Total clause computation time: 0.006085/0 sec (0.006085/0.006085 sec )
[LOG] Total clause minimization time: 0.024711/0 sec (0.024711/0.024711 sec )
[LOG] Total clause size reduction: 12160 --> 44 (12160 --> 44 )
[LOG] Average clause size reduction: 579.048 --> 2.09524 (579.048 --> 2.09524 )
[LOG] Overall execution time: 0.154815 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.34 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1395 3 144 1 1247
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.567412 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 254 new AND gates.
[LOG] Size before ABC: 267 AND gates.
[LOG] Size after ABC: 254 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12803/0 sec (0.12803/0 sec )
[LOG] Nr of iterations: 24 (24 )
[LOG] Total clause computation time: 0.021935/0 sec (0.021935/0.021935 sec )
[LOG] Total clause minimization time: 0.082784/0 sec (0.082784/0.082784 sec )
[LOG] Total clause size reduction: 23506 --> 41 (23506 --> 41 )
[LOG] Average clause size reduction: 979.417 --> 1.70833 (979.417 --> 1.70833 )
[LOG] Overall execution time: 0.588887 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.71 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.85 sec (Real time) / 0.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2359 3 252 1 2103
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007974 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002657/0 sec (0.002657/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.000243/0 sec (0.000243/0.000243 sec )
[LOG] Total clause minimization time: 0.000449/0 sec (0.000449/0.000449 sec )
[LOG] Total clause size reduction: 220 --> 2 (220 --> 2 )
[LOG] Average clause size reduction: 73.3333 --> 0.666667 (73.3333 --> 0.666667 )
[LOG] Overall execution time: 0.010115 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025744 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007896/0 sec (0.007896/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.001212/0 sec (0.001212/0.001212 sec )
[LOG] Total clause minimization time: 0.002621/0 sec (0.002621/0.002621 sec )
[LOG] Total clause size reduction: 1274 --> 10 (1274 --> 10 )
[LOG] Average clause size reduction: 159.25 --> 1.25 (159.25 --> 1.25 )
[LOG] Overall execution time: 0.029135 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 445 1 63 1 380
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.465061 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 280 new AND gates.
[LOG] Size before ABC: 398 AND gates.
[LOG] Size after ABC: 280 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.270624/0 sec (0.138408/0 sec, 0.132216/0 sec )
[LOG] Nr of iterations: 91 (73, 18 )
[LOG] Total clause computation time: 0.077541/0 sec (0.051494/0.051494 sec, 0.026047/0.026047 sec )
[LOG] Total clause minimization time: 0.163048/0 sec (0.072094/0.072094 sec, 0.090954/0.090954 sec )
[LOG] Total clause size reduction: 54895 --> 253 (44712 --> 203, 10183 --> 50 )
[LOG] Average clause size reduction: 603.242 --> 2.78022 (612.493 --> 2.78082, 565.722 --> 2.77778 )
[LOG] Overall execution time: 0.476744 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.69 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1651 4 160 1 1483
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.75156 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1261 new AND gates.
[LOG] Size before ABC: 1469 AND gates.
[LOG] Size after ABC: 1261 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 3.23173/4 sec (1.31937/2 sec, 1.91237/2 sec )
[LOG] Nr of iterations: 247 (209, 38 )
[LOG] Total clause computation time: 0.947452/1 sec (0.583905/0.583905 sec, 0.363547/0.363547 sec )
[LOG] Total clause minimization time: 2.19434/3 sec (0.692352/0.692352 sec, 1.50198/1.50198 sec )
[LOG] Total clause size reduction: 255146 --> 932 (217776 --> 760, 37370 --> 172 )
[LOG] Average clause size reduction: 1032.98 --> 3.77328 (1041.99 --> 3.63636, 983.421 --> 4.52632 )
[LOG] Overall execution time: 4.77852 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.16 sec (Real time) / 5.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.18 sec (Real time) / 1.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.58 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 3604 4 280 1 3316
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.114125 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 262 new AND gates.
[LOG] Size before ABC: 314 AND gates.
[LOG] Size after ABC: 260 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081637/0 sec (0.004804/0 sec, 0.009593/0 sec, 0.018671/0 sec, 0.003039/0 sec, 0.018916/0 sec, 0.00964/0 sec, 0.010315/0 sec, 0.006659/0 sec )
[LOG] Nr of iterations: 77 (4, 20, 25, 1, 15, 2, 7, 3 )
[LOG] Total clause computation time: 0.013487/0 sec (0.001282/0.001282 sec, 0.002526/0.002526 sec, 0.003449/0.003449 sec, 0.000335/0.000335 sec, 0.00428/0.00428 sec, 0.000161/0.000161 sec, 0.001023/0.001023 sec, 0.000431/0.000431 sec )
[LOG] Total clause minimization time: 0.046456/0 sec (0.000834/0.000834 sec, 0.004726/0.004726 sec, 0.012549/0.012549 sec, 0/0 sec, 0.01196/0.01196 sec, 0.006632/0.006632 sec, 0.006362/0.006362 sec, 0.003393/0.003393 sec )
[LOG] Total clause size reduction: 10616 --> 214 (492 --> 5, 3021 --> 50, 3672 --> 109, 0 --> 0, 2100 --> 37, 149 --> 0, 888 --> 11, 294 --> 2 )
[LOG] Average clause size reduction: 137.87 --> 2.77922 (123 --> 1.25, 151.05 --> 2.5, 146.88 --> 4.36, 0 --> 0, 140 --> 2.46667, 74.5 --> 0, 126.857 --> 1.57143, 98 --> 0.666667 )
[LOG] Overall execution time: 0.116397 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 448 13 23 1 406
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.260751 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 291 new AND gates.
[LOG] Size before ABC: 363 AND gates.
[LOG] Size after ABC: 288 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166084/0 sec (0.015079/0 sec, 0.010055/0 sec, 0.004274/0 sec, 0.009916/0 sec, 0.005093/0 sec, 0.040197/0 sec, 0.028341/0 sec, 0.019267/0 sec, 0.020657/0 sec, 0.013205/0 sec )
[LOG] Nr of iterations: 86 (11, 8, 2, 9, 2, 31, 6, 2, 10, 5 )
[LOG] Total clause computation time: 0.029961/0 sec (0.003788/0.003788 sec, 0.001802/0.001802 sec, 0.000243/0.000243 sec, 0.002435/0.002435 sec, 0.000568/0.000568 sec, 0.007585/0.007585 sec, 0.006747/0.006747 sec, 0.000257/0.000257 sec, 0.003573/0.003573 sec, 0.002963/0.002963 sec )
[LOG] Total clause minimization time: 0.093441/0 sec (0.006825/0.006825 sec, 0.004268/0.004268 sec, 1.1e-05/1.1e-05 sec, 0.003622/0.003622 sec, 0.00038/0.00038 sec, 0.028378/0.028378 sec, 0.017136/0.017136 sec, 0.014412/0.014412 sec, 0.01262/0.01262 sec, 0.005789/0.005789 sec )
[LOG] Total clause size reduction: 15643 --> 195 (2360 --> 25, 1617 --> 14, 251 --> 0, 1624 --> 14, 200 --> 1, 5910 --> 111, 970 --> 6, 193 --> 0, 1746 --> 19, 772 --> 5 )
[LOG] Average clause size reduction: 181.895 --> 2.26744 (214.545 --> 2.27273, 202.125 --> 1.75, 125.5 --> 0, 180.444 --> 1.55556, 100 --> 0.5, 190.645 --> 3.58065, 161.667 --> 1, 96.5 --> 0, 174.6 --> 1.9, 154.4 --> 1 )
[LOG] Overall execution time: 0.263862 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 575 15 27 1 526
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 14.1965 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2009 new AND gates.
[LOG] Size before ABC: 2468 AND gates.
[LOG] Size after ABC: 2008 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.5311/14 sec (0.256936/0 sec, 1.70062/2 sec, 0.027336/0 sec, 0.507771/1 sec, 0.05992/0 sec, 2.80491/3 sec, 3.41189/3 sec, 3.16126/3 sec, 0.994138/1 sec, 0.606345/1 sec )
[LOG] Nr of iterations: 452 (18, 147, 2, 76, 6, 68, 72, 29, 20, 14 )
[LOG] Total clause computation time: 2.08855/2 sec (0.119201/0.119201 sec, 0.254437/0.254437 sec, 0.001277/0.001277 sec, 0.071194/0.071194 sec, 0.004725/0.004725 sec, 0.383793/0.383793 sec, 0.618343/0.618343 sec, 0.301207/0.301207 sec, 0.27872/0.27872 sec, 0.05565/0.05565 sec )
[LOG] Total clause minimization time: 11.155/12 sec (0.119998/0.119998 sec, 1.42351/1.42351 sec, 1.4e-05/1.4e-05 sec, 0.409898/0.409898 sec, 0.028071/0.028071 sec, 2.39169/2.39169 sec, 2.75788/2.75788 sec, 2.82738/2.82738 sec, 0.680713/0.680713 sec, 0.515896/0.515896 sec )
[LOG] Total clause size reduction: 103685 --> 2287 (4437 --> 68, 37376 --> 897, 253 --> 0, 17100 --> 470, 1125 --> 31, 14874 --> 374, 15549 --> 306, 6104 --> 60, 4085 --> 53, 2782 --> 28 )
[LOG] Average clause size reduction: 229.392 --> 5.05973 (246.5 --> 3.77778, 254.259 --> 6.10204, 126.5 --> 0, 225 --> 6.18421, 187.5 --> 5.16667, 218.735 --> 5.5, 215.958 --> 4.25, 210.483 --> 2.06897, 204.25 --> 2.65, 198.714 --> 2 )
[LOG] Overall execution time: 14.204 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.80 sec (Real time) / 14.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.98 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 40.00 sec (Real time) / 39.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 2320 18 30 1 2263
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.069182 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025576/0 sec (0.013316/0 sec, 0.01226/0 sec )
[LOG] Nr of iterations: 6 (2, 4 )
[LOG] Total clause computation time: 0.002151/0 sec (0.001151/0.001151 sec, 0.001/0.001 sec )
[LOG] Total clause minimization time: 0.004068/0 sec (0.002196/0.002196 sec, 0.001872/0.001872 sec )
[LOG] Total clause size reduction: 1425 --> 5 (447 --> 2, 978 --> 3 )
[LOG] Average clause size reduction: 237.5 --> 0.833333 (223.5 --> 1, 244.5 --> 0.75 )
[LOG] Overall execution time: 0.077156 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.563678 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 202 AND gates.
[LOG] Size after ABC: 131 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.257521/1 sec (0.072329/0 sec, 0.063349/0 sec, 0.121843/1 sec )
[LOG] Nr of iterations: 47 (14, 8, 25 )
[LOG] Total clause computation time: 0.053188/0 sec (0.014951/0.014951 sec, 0.012436/0.012436 sec, 0.025801/0.025801 sec )
[LOG] Total clause minimization time: 0.13705/1 sec (0.036776/0.036776 sec, 0.02828/0.02828 sec, 0.071994/0.071994 sec )
[LOG] Total clause size reduction: 23790 --> 95 (9464 --> 25, 3934 --> 13, 10392 --> 57 )
[LOG] Average clause size reduction: 506.17 --> 2.02128 (676 --> 1.78571, 491.75 --> 1.625, 415.68 --> 2.28 )
[LOG] Overall execution time: 0.579276 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2195 4 140 1 2048
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.334029 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 129 new AND gates.
[LOG] Size before ABC: 180 AND gates.
[LOG] Size after ABC: 129 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166638/0 sec (0.079857/0 sec, 0.086781/0 sec )
[LOG] Nr of iterations: 42 (22, 20 )
[LOG] Total clause computation time: 0.031608/0 sec (0.011156/0.011156 sec, 0.020452/0.020452 sec )
[LOG] Total clause minimization time: 0.102852/0 sec (0.0527/0.0527 sec, 0.050152/0.050152 sec )
[LOG] Total clause size reduction: 20077 --> 110 (11508 --> 64, 8569 --> 46 )
[LOG] Average clause size reduction: 478.024 --> 2.61905 (523.091 --> 2.90909, 428.45 --> 2.3 )
[LOG] Overall execution time: 0.348274 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.54 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.51 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1787 3 152 1 1630
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.74887 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 180 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.997979/1 sec (0.443016/0 sec, 0.244342/1 sec, 0.310621/0 sec )
[LOG] Nr of iterations: 68 (41, 14, 13 )
[LOG] Total clause computation time: 0.194365/0 sec (0.084618/0.084618 sec, 0.069166/0.069166 sec, 0.040581/0.040581 sec )
[LOG] Total clause minimization time: 0.668854/1 sec (0.31972/0.31972 sec, 0.125866/0.125866 sec, 0.223268/0.223268 sec )
[LOG] Total clause size reduction: 65127 --> 153 (43440 --> 101, 11895 --> 24, 9792 --> 28 )
[LOG] Average clause size reduction: 957.75 --> 2.25 (1059.51 --> 2.46341, 849.643 --> 1.71429, 753.231 --> 2.15385 )
[LOG] Overall execution time: 1.78906 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.99 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.90 sec (Real time) / 1.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.16 sec (Real time) / 1.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3639 4 296 1 3336
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.018516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004503/0 sec (0.004503/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.000846/0 sec (0.000846/0.000846 sec )
[LOG] Total clause minimization time: 0.000269/0 sec (0.000269/0.000269 sec )
[LOG] Total clause size reduction: 250 --> 1 (250 --> 1 )
[LOG] Average clause size reduction: 125 --> 0.5 (125 --> 0.5 )
[LOG] Overall execution time: 0.021533 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.039274 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007089/0 sec (0.007089/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.001943/0 sec (0.001943/0.001943 sec )
[LOG] Total clause minimization time: 0.000247/0 sec (0.000247/0.000247 sec )
[LOG] Total clause size reduction: 324 --> 1 (324 --> 1 )
[LOG] Average clause size reduction: 162 --> 0.5 (162 --> 0.5 )
[LOG] Overall execution time: 0.043075 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 7.1874 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 70 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 70 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.840218/1 sec (0.840218/1 sec )
[LOG] Nr of iterations: 19 (19 )
[LOG] Total clause computation time: 0.537826/0 sec (0.537826/0.537826 sec )
[LOG] Total clause minimization time: 0.228608/1 sec (0.228608/0.228608 sec )
[LOG] Total clause size reduction: 43542 --> 27 (43542 --> 27 )
[LOG] Average clause size reduction: 2291.68 --> 1.42105 (2291.68 --> 1.42105 )
[LOG] Overall execution time: 7.24605 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.45 sec (Real time) / 7.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.33 sec (Real time) / 1.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.70 sec (Real time) / 5.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4591 3 363 1 4224
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 38.816 sec CPU time.
[LOG] Relation determinization time: 39 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 75 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 12.0698/12 sec (12.0698/12 sec )
[LOG] Nr of iterations: 17 (17 )
[LOG] Total clause computation time: 4.64337/4 sec (4.64337/4.64337 sec )
[LOG] Total clause minimization time: 7.28681/7 sec (7.28681/7.28681 sec )
[LOG] Total clause size reduction: 50800 --> 19 (50800 --> 19 )
[LOG] Average clause size reduction: 2988.24 --> 1.11765 (2988.24 --> 1.11765 )
[LOG] Overall execution time: 38.9159 sec CPU time.
[LOG] Overall execution time: 39 sec real time.
Synthesis time: 39.19 sec (Real time) / 38.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.98 sec (Real time) / 1.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.87 sec (Real time) / 23.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.035673 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00871/0 sec (0.00871/0 sec )
[LOG] Nr of iterations: 3 (3 )
[LOG] Total clause computation time: 0.002278/0 sec (0.002278/0.002278 sec )
[LOG] Total clause minimization time: 0.001355/0 sec (0.001355/0.001355 sec )
[LOG] Total clause size reduction: 790 --> 2 (790 --> 2 )
[LOG] Average clause size reduction: 263.333 --> 0.666667 (263.333 --> 0.666667 )
[LOG] Overall execution time: 0.040149 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.100124 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.025228/0 sec (0.025228/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.00871/0 sec (0.00871/0.00871 sec )
[LOG] Total clause minimization time: 0.009033/0 sec (0.009033/0.009033 sec )
[LOG] Total clause size reduction: 3668 --> 12 (3668 --> 12 )
[LOG] Average clause size reduction: 458.5 --> 1.5 (458.5 --> 1.5 )
[LOG] Overall execution time: 0.106635 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 767 3 116 1 647
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.029838 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007955/0 sec (0.007955/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.001978/0 sec (0.001978/0.001978 sec )
[LOG] Total clause minimization time: 0.001854/0 sec (0.001854/0.001854 sec )
[LOG] Total clause size reduction: 1932 --> 7 (1932 --> 7 )
[LOG] Average clause size reduction: 276 --> 1 (276 --> 1 )
[LOG] Overall execution time: 0.033159 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 454 3 60 1 390
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134573 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.031677/0 sec (0.031677/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.020159/0 sec (0.020159/0.020159 sec )
[LOG] Total clause minimization time: 0.003714/0 sec (0.003714/0.003714 sec )
[LOG] Total clause size reduction: 2740 --> 5 (2740 --> 5 )
[LOG] Average clause size reduction: 456.667 --> 0.833333 (456.667 --> 0.833333 )
[LOG] Overall execution time: 0.140444 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.248885 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06645/0 sec (0.06645/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.021899/0 sec (0.021899/0.021899 sec )
[LOG] Total clause minimization time: 0.034434/0 sec (0.034434/0.034434 sec )
[LOG] Total clause size reduction: 3075 --> 7 (3075 --> 7 )
[LOG] Average clause size reduction: 512.5 --> 1.16667 (512.5 --> 1.16667 )
[LOG] Overall execution time: 0.256752 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.42 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 868 4 128 1 735
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 21.1246 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 76 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.1633/13 sec (13.1633/13 sec )
[LOG] Nr of iterations: 22 (22 )
[LOG] Total clause computation time: 3.79739/4 sec (3.79739/3.79739 sec )
[LOG] Total clause minimization time: 9.29733/9 sec (9.29733/9.29733 sec )
[LOG] Total clause size reduction: 49539 --> 29 (49539 --> 29 )
[LOG] Average clause size reduction: 2251.77 --> 1.31818 (2251.77 --> 1.31818 )
[LOG] Overall execution time: 21.164 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.39 sec (Real time) / 21.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.64 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.53 sec (Real time) / 4.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2890 7 304 1 2578
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.11111 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 52 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.025003/0 sec (0.025003/0 sec )
[LOG] Nr of iterations: 10 (10 )
[LOG] Total clause computation time: 0.007705/0 sec (0.007705/0.007705 sec )
[LOG] Total clause minimization time: 0.009177/0 sec (0.009177/0.009177 sec )
[LOG] Total clause size reduction: 4500 --> 12 (4500 --> 12 )
[LOG] Average clause size reduction: 450 --> 1.2 (450 --> 1.2 )
[LOG] Overall execution time: 0.117592 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 832 5 108 1 718
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.006821 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002308/0 sec (0.002308/0 sec )
[LOG] Nr of iterations: 2 (2 )
[LOG] Total clause computation time: 0.00013/0 sec (0.00013/0.00013 sec )
[LOG] Total clause minimization time: 0.000305/0 sec (0.000305/0.000305 sec )
[LOG] Total clause size reduction: 166 --> 3 (166 --> 3 )
[LOG] Average clause size reduction: 83 --> 1.5 (83 --> 1.5 )
[LOG] Overall execution time: 0.008979 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004371/0 sec (0.004371/0 sec )
[LOG] Nr of iterations: 4 (4 )
[LOG] Total clause computation time: 0.000755/0 sec (0.000755/0.000755 sec )
[LOG] Total clause minimization time: 0.000725/0 sec (0.000725/0.000725 sec )
[LOG] Total clause size reduction: 705 --> 6 (705 --> 6 )
[LOG] Average clause size reduction: 176.25 --> 1.5 (176.25 --> 1.5 )
[LOG] Overall execution time: 0.017516 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 352 2 52 1 298
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.307404 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.055371/0 sec (0.055371/0 sec )
[LOG] Nr of iterations: 12 (12 )
[LOG] Total clause computation time: 0.015856/0 sec (0.015856/0.015856 sec )
[LOG] Total clause minimization time: 0.027711/0 sec (0.027711/0.027711 sec )
[LOG] Total clause size reduction: 6853 --> 14 (6853 --> 14 )
[LOG] Average clause size reduction: 571.083 --> 1.16667 (571.083 --> 1.16667 )
[LOG] Overall execution time: 0.315893 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1060 2 116 1 941
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074501 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 41 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012577/0 sec (0.012577/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.003217/0 sec (0.003217/0.003217 sec )
[LOG] Total clause minimization time: 0.003675/0 sec (0.003675/0.003675 sec )
[LOG] Total clause size reduction: 1758 --> 12 (1758 --> 12 )
[LOG] Average clause size reduction: 251.143 --> 1.71429 (251.143 --> 1.71429 )
[LOG] Overall execution time: 0.078709 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.084294 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016622/0 sec (0.016622/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.004332/0 sec (0.004332/0.004332 sec )
[LOG] Total clause minimization time: 0.003899/0 sec (0.003899/0.003899 sec )
[LOG] Total clause size reduction: 3210 --> 5 (3210 --> 5 )
[LOG] Average clause size reduction: 535 --> 0.833333 (535 --> 0.833333 )
[LOG] Overall execution time: 0.091225 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 930 3 108 1 818
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032035 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009324/1 sec (0.009324/1 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.001945/0 sec (0.001945/0.001945 sec )
[LOG] Total clause minimization time: 0.003253/0 sec (0.003253/0.003253 sec )
[LOG] Total clause size reduction: 2128 --> 8 (2128 --> 8 )
[LOG] Average clause size reduction: 266 --> 1 (266 --> 1 )
[LOG] Overall execution time: 0.035315 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 438 3 60 1 374
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.087093 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016768/0 sec (0.016768/0 sec )
[LOG] Nr of iterations: 5 (5 )
[LOG] Total clause computation time: 0.003331/0 sec (0.003331/0.003331 sec )
[LOG] Total clause minimization time: 0.004865/0 sec (0.004865/0.004865 sec )
[LOG] Total clause size reduction: 2368 --> 7 (2368 --> 7 )
[LOG] Average clause size reduction: 473.6 --> 1.4 (473.6 --> 1.4 )
[LOG] Overall execution time: 0.093877 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 864
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 0.914808 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.255005/0 sec (0.255005/0 sec )
[LOG] Nr of iterations: 31 (31 )
[LOG] Total clause computation time: 0.077024/0 sec (0.077024/0.077024 sec )
[LOG] Total clause minimization time: 0.15654/0 sec (0.15654/0.15654 sec )
[LOG] Total clause size reduction: 32640 --> 65 (32640 --> 65 )
[LOG] Average clause size reduction: 1052.9 --> 2.09677 (1052.9 --> 2.09677 )
[LOG] Overall execution time: 0.930828 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.12 sec (Real time) / 1.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1751 2 188 1 1560
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134067 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 47 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.024303/0 sec (0.024303/0 sec )
[LOG] Nr of iterations: 7 (7 )
[LOG] Total clause computation time: 0.006252/0 sec (0.006252/0.006252 sec )
[LOG] Total clause minimization time: 0.00787/0 sec (0.00787/0.00787 sec )
[LOG] Total clause size reduction: 4140 --> 12 (4140 --> 12 )
[LOG] Average clause size reduction: 591.429 --> 1.71429 (591.429 --> 1.71429 )
[LOG] Overall execution time: 0.141751 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1087 3 104 1 979
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.275361 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.097962/0 sec (0.097962/0 sec )
[LOG] Nr of iterations: 8 (8 )
[LOG] Total clause computation time: 0.039315/0 sec (0.039315/0.039315 sec )
[LOG] Total clause minimization time: 0.048639/0 sec (0.048639/0.048639 sec )
[LOG] Total clause size reduction: 3605 --> 17 (3605 --> 17 )
[LOG] Average clause size reduction: 450.625 --> 2.125 (450.625 --> 2.125 )
[LOG] Overall execution time: 0.283008 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 813 2 132 1 678
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.186656 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 64 new AND gates.
[LOG] Size before ABC: 79 AND gates.
[LOG] Size after ABC: 64 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028228/0 sec (0.028228/0 sec )
[LOG] Nr of iterations: 6 (6 )
[LOG] Total clause computation time: 0.01208/0 sec (0.01208/0.01208 sec )
[LOG] Total clause minimization time: 0.004774/0 sec (0.004774/0.004774 sec )
[LOG] Total clause size reduction: 3950 --> 8 (3950 --> 8 )
[LOG] Average clause size reduction: 658.333 --> 1.33333 (658.333 --> 1.33333 )
[LOG] Overall execution time: 0.195003 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1242 4 108 1 1129
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.293564 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 243 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167165/0 sec (0.042108/0 sec, 0.090656/0 sec, 0.034401/0 sec )
[LOG] Nr of iterations: 56 (18, 33, 5 )
[LOG] Total clause computation time: 0.037133/0 sec (0.006472/0.006472 sec, 0.023736/0.023736 sec, 0.006925/0.006925 sec )
[LOG] Total clause minimization time: 0.090251/0 sec (0.022494/0.022494 sec, 0.053387/0.053387 sec, 0.01437/0.01437 sec )
[LOG] Total clause size reduction: 33990 --> 127 (12682 --> 36, 19264 --> 83, 2044 --> 8 )
[LOG] Average clause size reduction: 606.964 --> 2.26786 (704.556 --> 2, 583.758 --> 2.51515, 408.8 --> 1.6 )
[LOG] Overall execution time: 0.305372 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1374 1 172 1 1198
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03065 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015497/0 sec (0.009167/0 sec, 0.00633/0 sec )
[LOG] Nr of iterations: 14 (11, 3 )
[LOG] Total clause computation time: 0.002641/0 sec (0.001648/0.001648 sec, 0.000993/0.000993 sec )
[LOG] Total clause minimization time: 0.006042/0 sec (0.003933/0.003933 sec, 0.002109/0.002109 sec )
[LOG] Total clause size reduction: 3118 --> 24 (2600 --> 21, 518 --> 3 )
[LOG] Average clause size reduction: 222.714 --> 1.71429 (236.364 --> 1.90909, 172.667 --> 1 )
[LOG] Overall execution time: 0.03376 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 396 2 60 1 333
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 278.276 sec CPU time.
[LOG] Relation determinization time: 279 sec real time.
[LOG] Final circuit size: 1538 new AND gates.
[LOG] Size before ABC: 1857 AND gates.
[LOG] Size after ABC: 1538 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 265.517/266 sec (56.9121/57 sec, 103.348/103 sec, 105.257/106 sec )
[LOG] Nr of iterations: 327 (59, 116, 152 )
[LOG] Total clause computation time: 21.123/21 sec (1.3739/1.3739 sec, 4.78381/4.78381 sec, 14.9653/14.9653 sec )
[LOG] Total clause minimization time: 243.972/245 sec (55.4377/55.4377 sec, 98.4113/98.4113 sec, 90.1235/90.1235 sec )
[LOG] Total clause size reduction: 360376 --> 1425 (78880 --> 207, 131100 --> 463, 150396 --> 755 )
[LOG] Average clause size reduction: 1102.07 --> 4.3578 (1336.95 --> 3.50847, 1130.17 --> 3.99138, 989.447 --> 4.96711 )
[LOG] Overall execution time: 278.325 sec CPU time.
[LOG] Overall execution time: 279 sec real time.
Synthesis time: 279.47 sec (Real time) / 276.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.11 sec (Real time) / 1.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 3750 3 280 1 3464
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01732 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008556/0 sec (0.004423/0 sec, 0.004133/0 sec )
[LOG] Nr of iterations: 13 (9, 4 )
[LOG] Total clause computation time: 0.001773/0 sec (0.000873/0.000873 sec, 0.0009/0.0009 sec )
[LOG] Total clause minimization time: 0.001966/0 sec (0.001025/0.001025 sec, 0.000941/0.000941 sec )
[LOG] Total clause size reduction: 1889 --> 20 (1376 --> 16, 513 --> 4 )
[LOG] Average clause size reduction: 145.308 --> 1.53846 (152.889 --> 1.77778, 128.25 --> 1 )
[LOG] Overall execution time: 0.019772 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 294 2 48 1 243
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014192 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 58 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008373/0 sec (0.005514/0 sec, 0.002859/0 sec )
[LOG] Nr of iterations: 15 (13, 2 )
[LOG] Total clause computation time: 0.001262/0 sec (0.000944/0.000944 sec, 0.000318/0.000318 sec )
[LOG] Total clause minimization time: 0.002678/0 sec (0.002184/0.002184 sec, 0.000494/0.000494 sec )
[LOG] Total clause size reduction: 2443 --> 34 (2256 --> 33, 187 --> 1 )
[LOG] Average clause size reduction: 162.867 --> 2.26667 (173.538 --> 2.53846, 93.5 --> 0.5 )
[LOG] Overall execution time: 0.016616 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 294 2 52 1 239
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014952 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007493/0 sec (0.004078/0 sec, 0.003415/0 sec )
[LOG] Nr of iterations: 12 (9, 3 )
[LOG] Total clause computation time: 0.001314/0 sec (0.000733/0.000733 sec, 0.000581/0.000581 sec )
[LOG] Total clause minimization time: 0.002414/0 sec (0.001369/0.001369 sec, 0.001045/0.001045 sec )
[LOG] Total clause size reduction: 1618 --> 16 (1296 --> 14, 322 --> 2 )
[LOG] Average clause size reduction: 134.833 --> 1.33333 (144 --> 1.55556, 107.333 --> 0.666667 )
[LOG] Overall execution time: 0.017009 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 256 3 44 1 207
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026985 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 66 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 65 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.0124/0 sec (0.007244/0 sec, 0.005156/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.002174/0 sec (0.001245/0.001245 sec, 0.000929/0.000929 sec )
[LOG] Total clause minimization time: 0.003616/0 sec (0.002463/0.002463 sec, 0.001153/0.001153 sec )
[LOG] Total clause size reduction: 2111 --> 17 (1848 --> 15, 263 --> 2 )
[LOG] Average clause size reduction: 211.1 --> 1.7 (231 --> 1.875, 131.5 --> 1 )
[LOG] Overall execution time: 0.030017 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 456 3 60 1 392
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 60 AND gates.
[LOG] Size after ABC: 38 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021534/0 sec (0.011067/0 sec, 0.010467/0 sec )
[LOG] Nr of iterations: 16 (12, 4 )
[LOG] Total clause computation time: 0.004028/0 sec (0.001952/0.001952 sec, 0.002076/0.002076 sec )
[LOG] Total clause minimization time: 0.010127/0 sec (0.005272/0.005272 sec, 0.004855/0.004855 sec )
[LOG] Total clause size reduction: 3875 --> 34 (3047 --> 29, 828 --> 5 )
[LOG] Average clause size reduction: 242.188 --> 2.125 (253.917 --> 2.41667, 207 --> 1.25 )
[LOG] Overall execution time: 0.046075 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 444 2 68 1 372
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.03214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 72 AND gates.
[LOG] Size after ABC: 56 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015709/0 sec (0.008038/0 sec, 0.007671/0 sec )
[LOG] Nr of iterations: 12 (8, 4 )
[LOG] Total clause computation time: 0.003792/0 sec (0.001328/0.001328 sec, 0.002464/0.002464 sec )
[LOG] Total clause minimization time: 0.005122/0 sec (0.003058/0.003058 sec, 0.002064/0.002064 sec )
[LOG] Total clause size reduction: 2657 --> 18 (1862 --> 15, 795 --> 3 )
[LOG] Average clause size reduction: 221.417 --> 1.5 (232.75 --> 1.875, 198.75 --> 0.75 )
[LOG] Overall execution time: 0.035211 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 449 3 60 1 384
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.640095 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 249 AND gates.
[LOG] Size after ABC: 116 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.354554/0 sec (0.088425/0 sec, 0.157088/0 sec, 0.109041/0 sec )
[LOG] Nr of iterations: 53 (15, 25, 13 )
[LOG] Total clause computation time: 0.074972/0 sec (0.017075/0.017075 sec, 0.042417/0.042417 sec, 0.01548/0.01548 sec )
[LOG] Total clause minimization time: 0.2202/0 sec (0.05252/0.05252 sec, 0.09486/0.09486 sec, 0.07282/0.07282 sec )
[LOG] Total clause size reduction: 45350 --> 128 (14882 --> 34, 21168 --> 68, 9300 --> 26 )
[LOG] Average clause size reduction: 855.66 --> 2.41509 (992.133 --> 2.26667, 846.72 --> 2.72, 715.385 --> 2 )
[LOG] Overall execution time: 0.658256 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1861 2 236 1 1620
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.049394 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 129 AND gates.
[LOG] Size after ABC: 84 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028938/0 sec (0.01054/0 sec, 0.018398/0 sec )
[LOG] Nr of iterations: 22 (10, 12 )
[LOG] Total clause computation time: 0.00616/0 sec (0.002142/0.002142 sec, 0.004018/0.004018 sec )
[LOG] Total clause minimization time: 0.01549/0 sec (0.004656/0.004656 sec, 0.010834/0.010834 sec )
[LOG] Total clause size reduction: 5429 --> 64 (2448 --> 24, 2981 --> 40 )
[LOG] Average clause size reduction: 246.773 --> 2.90909 (244.8 --> 2.4, 248.417 --> 3.33333 )
[LOG] Overall execution time: 0.052717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 494 3 68 1 421
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.0766 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 239 new AND gates.
[LOG] Size before ABC: 395 AND gates.
[LOG] Size after ABC: 239 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.80759/1 sec (0.131821/1 sec, 0.26181/0 sec, 0.164083/0 sec, 0.249876/0 sec )
[LOG] Nr of iterations: 103 (33, 33, 20, 17 )
[LOG] Total clause computation time: 0.194607/1 sec (0.026929/0.026929 sec, 0.058042/0.058042 sec, 0.03533/0.03533 sec, 0.074306/0.074306 sec )
[LOG] Total clause minimization time: 0.53087/0 sec (0.08441/0.08441 sec, 0.183319/0.183319 sec, 0.108228/0.108228 sec, 0.154913/0.154913 sec )
[LOG] Total clause size reduction: 88746 --> 264 (34496 --> 64, 27456 --> 106, 14554 --> 57, 12240 --> 37 )
[LOG] Average clause size reduction: 861.612 --> 2.56311 (1045.33 --> 1.93939, 832 --> 3.21212, 727.7 --> 2.85, 720 --> 2.17647 )
[LOG] Overall execution time: 1.09367 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.31 sec (Real time) / 1.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1938 2 228 1 1704
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 2.34297 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 643 new AND gates.
[LOG] Size before ABC: 1074 AND gates.
[LOG] Size after ABC: 643 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.31678/1 sec (0.211799/0 sec, 0.119731/0 sec, 0.985248/1 sec )
[LOG] Nr of iterations: 173 (55, 11, 107 )
[LOG] Total clause computation time: 0.343868/0 sec (0.051831/0.051831 sec, 0.019583/0.019583 sec, 0.272454/0.272454 sec )
[LOG] Total clause minimization time: 0.838886/1 sec (0.122542/0.122542 sec, 0.056095/0.056095 sec, 0.660249/0.660249 sec )
[LOG] Total clause size reduction: 207504 --> 606 (70686 --> 141, 13010 --> 28, 123808 --> 437 )
[LOG] Average clause size reduction: 1199.45 --> 3.50289 (1285.2 --> 2.56364, 1182.73 --> 2.54545, 1157.08 --> 4.08411 )
[LOG] Overall execution time: 2.38266 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.67 sec (Real time) / 2.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.97 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.28 sec (Real time) / 2.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3494 2 376 1 3113
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.371364 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 203 new AND gates.
[LOG] Size before ABC: 321 AND gates.
[LOG] Size after ABC: 203 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.240649/0 sec (0.044289/0 sec, 0.151718/0 sec, 0.044642/0 sec )
[LOG] Nr of iterations: 64 (15, 39, 10 )
[LOG] Total clause computation time: 0.04507/0 sec (0.007765/0.007765 sec, 0.027361/0.027361 sec, 0.009944/0.009944 sec )
[LOG] Total clause minimization time: 0.145103/0 sec (0.020887/0.020887 sec, 0.107287/0.107287 sec, 0.016929/0.016929 sec )
[LOG] Total clause size reduction: 50104 --> 173 (14028 --> 32, 29830 --> 129, 6246 --> 12 )
[LOG] Average clause size reduction: 782.875 --> 2.70312 (935.2 --> 2.13333, 764.872 --> 3.30769, 624.6 --> 1.2 )
[LOG] Overall execution time: 0.387285 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.60 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1769 1 216 1 1549
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054421 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 102 new AND gates.
[LOG] Size before ABC: 164 AND gates.
[LOG] Size after ABC: 102 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.036037/0 sec (0.016588/0 sec, 0.019449/0 sec )
[LOG] Nr of iterations: 39 (26, 13 )
[LOG] Total clause computation time: 0.007629/0 sec (0.0031/0.0031 sec, 0.004529/0.004529 sec )
[LOG] Total clause minimization time: 0.020913/0 sec (0.009609/0.009609 sec, 0.011304/0.011304 sec )
[LOG] Total clause size reduction: 9941 --> 100 (6725 --> 64, 3216 --> 36 )
[LOG] Average clause size reduction: 254.897 --> 2.5641 (258.654 --> 2.46154, 247.385 --> 2.76923 )
[LOG] Overall execution time: 0.05777 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 506 2 68 1 434
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.083152 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 66 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.03536/0 sec (0.012746/0 sec, 0.022614/0 sec )
[LOG] Nr of iterations: 18 (10, 8 )
[LOG] Total clause computation time: 0.010011/0 sec (0.003653/0.003653 sec, 0.006358/0.006358 sec )
[LOG] Total clause minimization time: 0.01343/0 sec (0.003059/0.003059 sec, 0.010371/0.010371 sec )
[LOG] Total clause size reduction: 5929 --> 35 (3339 --> 17, 2590 --> 18 )
[LOG] Average clause size reduction: 329.389 --> 1.94444 (333.9 --> 1.7, 323.75 --> 2.25 )
[LOG] Overall execution time: 0.087963 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 644 3 84 1 555
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 5.32415 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 699 new AND gates.
[LOG] Size before ABC: 976 AND gates.
[LOG] Size after ABC: 699 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.05934/3 sec (0.419365/1 sec, 2.63997/2 sec )
[LOG] Nr of iterations: 104 (16, 88 )
[LOG] Total clause computation time: 1.23884/2 sec (0.265124/0.265124 sec, 0.973711/0.973711 sec )
[LOG] Total clause minimization time: 1.72653/1 sec (0.116268/0.116268 sec, 1.61026/1.61026 sec )
[LOG] Total clause size reduction: 236247 --> 315 (34755 --> 41, 201492 --> 274 )
[LOG] Average clause size reduction: 2271.61 --> 3.02885 (2172.19 --> 2.5625, 2289.68 --> 3.11364 )
[LOG] Overall execution time: 5.35321 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.67 sec (Real time) / 5.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.89 sec (Real time) / 0.88 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.28 sec (Real time) / 1.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3372 3 272 1 3095
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 8.65272 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 93 new AND gates.
[LOG] Size before ABC: 142 AND gates.
[LOG] Size after ABC: 93 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.5835/5 sec (1.32631/1 sec, 3.25719/4 sec )
[LOG] Nr of iterations: 22 (10, 12 )
[LOG] Total clause computation time: 1.25183/1 sec (0.770559/0.770559 sec, 0.481269/0.481269 sec )
[LOG] Total clause minimization time: 3.19323/4 sec (0.496226/0.496226 sec, 2.697/2.697 sec )
[LOG] Total clause size reduction: 72069 --> 52 (32436 --> 19, 39633 --> 33 )
[LOG] Average clause size reduction: 3275.86 --> 2.36364 (3243.6 --> 1.9, 3302.75 --> 2.75 )
[LOG] Overall execution time: 8.69926 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.92 sec (Real time) / 8.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.50 sec (Real time) / 1.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.70 sec (Real time) / 1.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4304 3 340 1 3959
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 14.5526 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 1036 new AND gates.
[LOG] Size before ABC: 1113 AND gates.
[LOG] Size after ABC: 1036 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.415/14 sec (0.975951/1 sec, 4.05405/4 sec, 2.47173/3 sec, 5.84752/6 sec, 0.06574/0 sec )
[LOG] Nr of iterations: 230 (47, 89, 33, 54, 7 )
[LOG] Total clause computation time: 0.905707/1 sec (0.098022/0.098022 sec, 0.169355/0.169355 sec, 0.25447/0.25447 sec, 0.372879/0.372879 sec, 0.010981/0.010981 sec )
[LOG] Total clause minimization time: 12.3018/13 sec (0.8488/0.8488 sec, 3.84338/3.84338 sec, 2.17281/2.17281 sec, 5.42959/5.42959 sec, 0.007271/0.007271 sec )
[LOG] Total clause size reduction: 74925 --> 901 (15410 --> 177, 29392 --> 401, 10624 --> 112, 17543 --> 205, 1956 --> 6 )
[LOG] Average clause size reduction: 325.761 --> 3.91739 (327.872 --> 3.76596, 330.247 --> 4.50562, 321.939 --> 3.39394, 324.87 --> 3.7963, 279.429 --> 0.857143 )
[LOG] Overall execution time: 14.5626 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.94 sec (Real time) / 14.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.33 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.47 sec (Real time) / 38.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1378 12 19 1 1342
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.84 sec (Real time) / 9959.23 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 2.86168 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 564 new AND gates.
[LOG] Size before ABC: 796 AND gates.
[LOG] Size after ABC: 488 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.49933/3 sec (0.032179/0 sec, 0.039664/0 sec, 0.024538/0 sec, 0.025286/0 sec, 0.023573/0 sec, 0.025687/0 sec, 0.02602/0 sec, 0.027084/0 sec, 0.026689/0 sec, 0.029134/0 sec, 0.027287/0 sec, 0.029245/0 sec, 0.029029/0 sec, 0.028704/0 sec, 0.030916/0 sec, 0.030972/0 sec, 0.028595/0 sec, 0.030934/0 sec, 0.028087/0 sec, 0.052474/1 sec, 0.042188/0 sec, 0.028303/0 sec, 0.040944/0 sec, 0.028671/0 sec, 0.028812/0 sec, 0.029273/0 sec, 0.028987/0 sec, 0.029333/0 sec, 0.031115/0 sec, 0.034265/0 sec, 0.033233/0 sec, 0.029593/0 sec, 0.028761/0 sec, 0.029148/0 sec, 0.029585/0 sec, 0.029797/0 sec, 0.029243/0 sec, 0.029748/0 sec, 0.02818/0 sec, 0.029896/0 sec, 0.029176/0 sec, 0.029595/0 sec, 0.0294/0 sec, 0.029122/0 sec, 0.029235/0 sec, 0.029474/0 sec, 0.029711/0 sec, 0.029459/0 sec, 0.03018/1 sec, 0.030674/0 sec, 0.030815/0 sec, 0.030957/0 sec, 0.03218/0 sec, 0.031844/0 sec, 0.031781/0 sec, 0.032911/0 sec, 0.032396/0 sec, 0.03161/0 sec, 0.03191/0 sec, 0.032759/0 sec, 0.034685/0 sec, 0.035538/0 sec, 0.031952/0 sec, 0.031899/0 sec, 0.030272/0 sec, 0.030651/0 sec, 0.031151/0 sec, 0.031319/0 sec, 0.030052/0 sec, 0.030099/0 sec, 0.030508/0 sec, 0.029863/0 sec, 0.030231/0 sec, 0.033806/0 sec, 0.030759/0 sec, 0.033304/0 sec, 0.033563/1 sec, 0.032821/0 sec, 0.031803/0 sec, 0.032302/0 sec, 0.032391/0 sec )
[LOG] Nr of iterations: 138 (5, 8, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 8, 15, 2, 5, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 0.153175/0 sec (0.004446/0.004446 sec, 0.007528/0.007528 sec, 0.00233/0.00233 sec, 0.002015/0.002015 sec, 0.001372/0.001372 sec, 0.001998/0.001998 sec, 0.001981/0.001981 sec, 0.002057/0.002057 sec, 0.002031/0.002031 sec, 0.001684/0.001684 sec, 0.001599/0.001599 sec, 0.002134/0.002134 sec, 0.002257/0.002257 sec, 0.001967/0.001967 sec, 0.002206/0.002206 sec, 0.002328/0.002328 sec, 0.00173/0.00173 sec, 0.001866/0.001866 sec, 0.001229/0.001229 sec, 0.007817/0.007817 sec, 0.008683/0.008683 sec, 0.001558/0.001558 sec, 0.006054/0.006054 sec, 0.001414/0.001414 sec, 0.001307/0.001307 sec, 0.001295/0.001295 sec, 0.001368/0.001368 sec, 0.001271/0.001271 sec, 0.001607/0.001607 sec, 0.001411/0.001411 sec, 0.00132/0.00132 sec, 0.001374/0.001374 sec, 0.001175/0.001175 sec, 0.001339/0.001339 sec, 0.001337/0.001337 sec, 0.001317/0.001317 sec, 0.001276/0.001276 sec, 0.001343/0.001343 sec, 0.001232/0.001232 sec, 0.00206/0.00206 sec, 0.001273/0.001273 sec, 0.001255/0.001255 sec, 0.001244/0.001244 sec, 0.001267/0.001267 sec, 0.00124/0.00124 sec, 0.001227/0.001227 sec, 0.001391/0.001391 sec, 0.001293/0.001293 sec, 0.001321/0.001321 sec, 0.001409/0.001409 sec, 0.001382/0.001382 sec, 0.001412/0.001412 sec, 0.001444/0.001444 sec, 0.001392/0.001392 sec, 0.001366/0.001366 sec, 0.001413/0.001413 sec, 0.001375/0.001375 sec, 0.001405/0.001405 sec, 0.001398/0.001398 sec, 0.001467/0.001467 sec, 0.00136/0.00136 sec, 0.001431/0.001431 sec, 0.001231/0.001231 sec, 0.001331/0.001331 sec, 0.001337/0.001337 sec, 0.001285/0.001285 sec, 0.00129/0.00129 sec, 0.001332/0.001332 sec, 0.001243/0.001243 sec, 0.001306/0.001306 sec, 0.001303/0.001303 sec, 0.001286/0.001286 sec, 0.001292/0.001292 sec, 0.003245/0.003245 sec, 0.001354/0.001354 sec, 0.002059/0.002059 sec, 0.002027/0.002027 sec, 0.002071/0.002071 sec, 0.001969/0.001969 sec, 0.001908/0.001908 sec, 0.002225/0.002225 sec )
[LOG] Total clause minimization time: 0.089342/0 sec (0.005524/0.005524 sec, 0.012146/0.012146 sec, 0.001433/0.001433 sec, 0.001765/0.001765 sec, 0/0 sec, 0.001698/0.001698 sec, 0.001789/0.001789 sec, 0.001727/0.001727 sec, 0.001717/0.001717 sec, 0/0 sec, 0/0 sec, 0.001493/0.001493 sec, 0.002032/0.002032 sec, 0.001364/0.001364 sec, 0.00205/0.00205 sec, 0.002174/0.002174 sec, 0.001792/0.001792 sec, 0.002013/0.002013 sec, 0/0 sec, 0.018689/0.018689 sec, 0.007196/0.007196 sec, 0.001258/0.001258 sec, 0.00718/0.00718 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003007/0.003007 sec, 0/0 sec, 0.00202/0.00202 sec, 0.001935/0.001935 sec, 0.00169/0.00169 sec, 0.001577/0.001577 sec, 0.00223/0.00223 sec, 0.001843/0.001843 sec )
[LOG] Total clause size reduction: 103102 --> 71 (9744 --> 4, 13769 --> 17, 1967 --> 0, 1970 --> 0, 0 --> 0, 1977 --> 0, 1981 --> 0, 1985 --> 0, 1993 --> 0, 0 --> 0, 0 --> 0, 1914 --> 0, 1918 --> 0, 1926 --> 0, 1934 --> 0, 1942 --> 0, 1950 --> 0, 1993 --> 0, 0 --> 0, 10290 --> 26, 20524 --> 14, 1466 --> 0, 5920 --> 8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1449 --> 1, 0 --> 0, 2388 --> 0, 2416 --> 0, 2424 --> 0, 2419 --> 0, 2420 --> 0, 2423 --> 1 )
[LOG] Average clause size reduction: 747.116 --> 0.514493 (1948.8 --> 0.8, 1721.12 --> 2.125, 983.5 --> 0, 985 --> 0, 0 --> 0, 988.5 --> 0, 990.5 --> 0, 992.5 --> 0, 996.5 --> 0, 0 --> 0, 0 --> 0, 957 --> 0, 959 --> 0, 963 --> 0, 967 --> 0, 971 --> 0, 975 --> 0, 996.5 --> 0, 0 --> 0, 1286.25 --> 3.25, 1368.27 --> 0.933333, 733 --> 0, 1184 --> 1.6, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 724.5 --> 0.5, 0 --> 0, 1194 --> 0, 1208 --> 0, 1212 --> 0, 1209.5 --> 0, 1210 --> 0, 1211.5 --> 0.5 )
[LOG] Overall execution time: 2.87913 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.11 sec (Real time) / 3.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.95 sec (Real time) / 1.93 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2937 98 327 1 2506
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 2.10965 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 585 new AND gates.
[LOG] Size before ABC: 835 AND gates.
[LOG] Size after ABC: 510 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.81817/2 sec (0.03165/0 sec, 0.020246/0 sec, 0.019869/0 sec, 0.019874/1 sec, 0.019937/0 sec, 0.020218/0 sec, 0.020459/0 sec, 0.020961/0 sec, 0.022075/0 sec, 0.019799/0 sec, 0.022484/0 sec, 0.023448/0 sec, 0.022236/0 sec, 0.021272/0 sec, 0.021344/0 sec, 0.02345/0 sec, 0.020291/0 sec, 0.021656/0 sec, 0.021995/0 sec, 0.023235/0 sec, 0.020773/0 sec, 0.02091/0 sec, 0.020346/0 sec, 0.020329/0 sec, 0.020495/0 sec, 0.020675/0 sec, 0.020677/0 sec, 0.02074/0 sec, 0.020686/0 sec, 0.02111/0 sec, 0.021326/0 sec, 0.020963/0 sec, 0.021862/0 sec, 0.020334/0 sec, 0.020895/0 sec, 0.021382/0 sec, 0.021609/0 sec, 0.024708/0 sec, 0.022039/0 sec, 0.021692/0 sec, 0.022502/0 sec, 0.021702/0 sec, 0.022428/0 sec, 0.025262/0 sec, 0.022731/1 sec, 0.02212/0 sec, 0.021591/0 sec, 0.021863/0 sec, 0.023274/0 sec, 0.024166/0 sec, 0.022768/0 sec, 0.023128/0 sec, 0.020961/0 sec, 0.023057/0 sec, 0.023069/0 sec, 0.023101/0 sec, 0.024296/0 sec, 0.021565/0 sec, 0.020923/0 sec, 0.021183/0 sec, 0.021049/0 sec, 0.021132/0 sec, 0.021189/0 sec, 0.020933/0 sec, 0.021185/0 sec, 0.022713/0 sec, 0.024963/0 sec, 0.020845/0 sec, 0.021348/0 sec, 0.021491/0 sec, 0.022296/0 sec, 0.023022/0 sec, 0.021281/0 sec, 0.021379/0 sec, 0.020313/0 sec, 0.023527/0 sec, 0.057589/0 sec, 0.023325/0 sec, 0.019369/0 sec, 0.03502/0 sec, 0.022456/0 sec )
[LOG] Nr of iterations: 135 (7, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 15, 4, 2, 8, 1 )
[LOG] Total clause computation time: 0.109912/0 sec (0.005059/0.005059 sec, 0.002002/0.002002 sec, 0.001651/0.001651 sec, 0.001553/0.001553 sec, 0.001485/0.001485 sec, 0.00155/0.00155 sec, 0.001551/0.001551 sec, 0.00152/0.00152 sec, 0.001524/0.001524 sec, 0.0008/0.0008 sec, 0.001509/0.001509 sec, 0.001451/0.001451 sec, 0.001422/0.001422 sec, 0.001468/0.001468 sec, 0.001439/0.001439 sec, 0.003024/0.003024 sec, 0.00077/0.00077 sec, 0.000841/0.000841 sec, 0.0009/0.0009 sec, 0.000826/0.000826 sec, 0.000822/0.000822 sec, 0.000805/0.000805 sec, 0.000763/0.000763 sec, 0.000812/0.000812 sec, 0.000778/0.000778 sec, 0.000804/0.000804 sec, 0.000805/0.000805 sec, 0.000795/0.000795 sec, 0.000787/0.000787 sec, 0.000809/0.000809 sec, 0.000808/0.000808 sec, 0.000838/0.000838 sec, 0.000849/0.000849 sec, 0.000794/0.000794 sec, 0.000803/0.000803 sec, 0.000831/0.000831 sec, 0.000944/0.000944 sec, 0.000775/0.000775 sec, 0.000791/0.000791 sec, 0.000782/0.000782 sec, 0.000846/0.000846 sec, 0.000823/0.000823 sec, 0.000855/0.000855 sec, 0.000936/0.000936 sec, 0.000813/0.000813 sec, 0.000839/0.000839 sec, 0.000847/0.000847 sec, 0.000869/0.000869 sec, 0.000839/0.000839 sec, 0.001594/0.001594 sec, 0.001581/0.001581 sec, 0.001597/0.001597 sec, 0.000902/0.000902 sec, 0.001555/0.001555 sec, 0.00156/0.00156 sec, 0.001588/0.001588 sec, 0.001626/0.001626 sec, 0.001323/0.001323 sec, 0.000808/0.000808 sec, 0.000826/0.000826 sec, 0.000805/0.000805 sec, 0.000848/0.000848 sec, 0.000857/0.000857 sec, 0.000841/0.000841 sec, 0.000859/0.000859 sec, 0.000882/0.000882 sec, 0.000903/0.000903 sec, 0.000798/0.000798 sec, 0.000821/0.000821 sec, 0.000843/0.000843 sec, 0.000837/0.000837 sec, 0.000883/0.000883 sec, 0.000832/0.000832 sec, 0.000812/0.000812 sec, 0.002127/0.002127 sec, 0.00175/0.00175 sec, 0.01194/0.01194 sec, 0.002336/0.002336 sec, 0.001276/0.001276 sec, 0.006261/0.006261 sec, 0.001234/0.001234 sec )
[LOG] Total clause minimization time: 0.084513/0 sec (0.011098/0.011098 sec, 0.002707/0.002707 sec, 0.001604/0.001604 sec, 0.00126/0.00126 sec, 0.001414/0.001414 sec, 0.001548/0.001548 sec, 0.001452/0.001452 sec, 0.00152/0.00152 sec, 0.001407/0.001407 sec, 0/0 sec, 0.001132/0.001132 sec, 0.001145/0.001145 sec, 0.001268/0.001268 sec, 0.000822/0.000822 sec, 0.001725/0.001725 sec, 0.00287/0.00287 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001363/0.001363 sec, 0.001012/0.001012 sec, 0.001258/0.001258 sec, 0/0 sec, 0.001137/0.001137 sec, 0.001319/0.001319 sec, 0.001102/0.001102 sec, 0.001607/0.001607 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.027918/0.027918 sec, 0.00269/0.00269 sec, 0.001059/0.001059 sec, 0.011076/0.011076 sec, 0/0 sec )
[LOG] Total clause size reduction: 82863 --> 85 (10458 --> 18, 3484 --> 2, 1747 --> 0, 1754 --> 0, 1761 --> 0, 1768 --> 0, 1775 --> 0, 1782 --> 0, 2023 --> 1, 0 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 2030 --> 0, 1742 --> 0, 3484 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1773 --> 0, 1773 --> 0, 1775 --> 0, 0 --> 0, 1779 --> 0, 1781 --> 0, 1783 --> 0, 1785 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17108 --> 43, 3657 --> 3, 1218 --> 0, 8533 --> 16, 0 --> 0 )
[LOG] Average clause size reduction: 613.8 --> 0.62963 (1494 --> 2.57143, 1161.33 --> 0.666667, 873.5 --> 0, 877 --> 0, 880.5 --> 0, 884 --> 0, 887.5 --> 0, 891 --> 0, 1011.5 --> 0.5, 0 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 1015 --> 0, 871 --> 0, 1161.33 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 886.5 --> 0, 886.5 --> 0, 887.5 --> 0, 0 --> 0, 889.5 --> 0, 890.5 --> 0, 891.5 --> 0, 892.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1140.53 --> 2.86667, 914.25 --> 0.75, 609 --> 0, 1066.62 --> 2, 0 --> 0 )
[LOG] Overall execution time: 2.12337 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.35 sec (Real time) / 2.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2551 98 241 1 2206
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.159759 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 115 AND gates.
[LOG] Size after ABC: 72 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132559/0 sec (0.008962/0 sec, 0.005633/0 sec, 0.00556/0 sec, 0.005846/0 sec, 0.00497/0 sec, 0.004749/0 sec, 0.005063/0 sec, 0.004862/0 sec, 0.004886/0 sec, 0.005017/0 sec, 0.005183/0 sec, 0.005049/0 sec, 0.004884/0 sec, 0.004887/0 sec, 0.004884/0 sec, 0.004909/0 sec, 0.004918/0 sec, 0.00493/0 sec, 0.005152/0 sec, 0.008816/0 sec, 0.006252/0 sec, 0.005246/0 sec, 0.006684/0 sec, 0.005217/0 sec )
[LOG] Nr of iterations: 42 (5, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1 )
[LOG] Total clause computation time: 0.010032/0 sec (0.000945/0.000945 sec, 0.000442/0.000442 sec, 0.000387/0.000387 sec, 0.00046/0.00046 sec, 0.000198/0.000198 sec, 0.000191/0.000191 sec, 0.000204/0.000204 sec, 0.000198/0.000198 sec, 0.000195/0.000195 sec, 0.000293/0.000293 sec, 0.00066/0.00066 sec, 0.000238/0.000238 sec, 0.000197/0.000197 sec, 0.0002/0.0002 sec, 0.000198/0.000198 sec, 0.000218/0.000218 sec, 0.000202/0.000202 sec, 0.000341/0.000341 sec, 0.000553/0.000553 sec, 0.001174/0.001174 sec, 0.000851/0.000851 sec, 0.000383/0.000383 sec, 0.000676/0.000676 sec, 0.000628/0.000628 sec )
[LOG] Total clause minimization time: 0.010052/0 sec (0.0027/0.0027 sec, 0.000477/0.000477 sec, 0.000411/0.000411 sec, 0.000713/0.000713 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00319/0.00319 sec, 0.000756/0.000756 sec, 0.000313/0.000313 sec, 0.001492/0.001492 sec, 0/0 sec )
[LOG] Total clause size reduction: 8910 --> 35 (2440 --> 12, 609 --> 0, 614 --> 0, 606 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1696 --> 13, 1263 --> 3, 425 --> 0, 1257 --> 6, 0 --> 0 )
[LOG] Average clause size reduction: 212.143 --> 0.833333 (488 --> 2.4, 304.5 --> 0, 307 --> 0, 303 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 339.2 --> 2.6, 315.75 --> 0.75, 212.5 --> 0, 314.25 --> 1.5, 0 --> 0 )
[LOG] Overall execution time: 0.164754 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 792 28 80 1 680
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.114904 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 84 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.095269/0 sec (0.005745/0 sec, 0.004146/0 sec, 0.004062/0 sec, 0.004104/0 sec, 0.003382/0 sec, 0.003467/0 sec, 0.003546/0 sec, 0.003506/0 sec, 0.003458/0 sec, 0.00349/0 sec, 0.00382/0 sec, 0.003551/0 sec, 0.003535/0 sec, 0.003515/0 sec, 0.003581/0 sec, 0.003572/0 sec, 0.003513/0 sec, 0.003557/0 sec, 0.00376/0 sec, 0.005996/0 sec, 0.004626/0 sec, 0.003995/0 sec, 0.005209/0 sec, 0.004133/0 sec )
[LOG] Nr of iterations: 40 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 4, 2, 4, 1 )
[LOG] Total clause computation time: 0.007466/0 sec (0.000548/0.000548 sec, 0.000325/0.000325 sec, 0.000312/0.000312 sec, 0.000315/0.000315 sec, 0.000171/0.000171 sec, 0.000162/0.000162 sec, 0.000163/0.000163 sec, 0.000168/0.000168 sec, 0.000166/0.000166 sec, 0.000242/0.000242 sec, 0.000499/0.000499 sec, 0.00017/0.00017 sec, 0.000183/0.000183 sec, 0.000167/0.000167 sec, 0.000182/0.000182 sec, 0.000169/0.000169 sec, 0.000164/0.000164 sec, 0.000255/0.000255 sec, 0.000305/0.000305 sec, 0.000846/0.000846 sec, 0.000494/0.000494 sec, 0.000283/0.000283 sec, 0.000602/0.000602 sec, 0.000575/0.000575 sec )
[LOG] Total clause minimization time: 0.006246/0 sec (0.001266/0.001266 sec, 0.000358/0.000358 sec, 0.000367/0.000367 sec, 0.00041/0.00041 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001829/0.001829 sec, 0.000673/0.000673 sec, 0.000311/0.000311 sec, 0.001032/0.001032 sec, 0/0 sec )
[LOG] Total clause size reduction: 5997 --> 25 (932 --> 7, 465 --> 0, 470 --> 0, 522 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1304 --> 10, 969 --> 3, 327 --> 0, 1008 --> 4, 0 --> 0 )
[LOG] Average clause size reduction: 149.925 --> 0.625 (310.667 --> 2.33333, 232.5 --> 0, 235 --> 0, 261 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 260.8 --> 2, 242.25 --> 0.75, 163.5 --> 0, 252 --> 1, 0 --> 0 )
[LOG] Overall execution time: 0.118758 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 573 16 56 1 499
