[OpenPhySyn] [2020-11-30 14:32:17.360] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-11-30 14:32:17.690] [info] OpenPhySyn: 1.8.1
Warning: /project/openlane/user_proj_example/runs/user_proj_example/tmp/opt.lib, line 32 default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 437 library cells
Notice 0: Finished LEF file:  /project/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
Notice 0: Design: user_proj_example
Notice 0:     Created 604 pins.
Notice 0:     Created 5603 components and 15833 component-terminals.
Notice 0:     Created 1127 nets and 2092 connections.
Notice 0: Finished DEF file: /project/openlane/user_proj_example/runs/user_proj_example/tmp/placement/replace.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
=============== Initial Reports =============
No paths found.
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_1184_/A                                1.50    4.21   -2.71 (VIOLATED)
_1183_/A                                1.50    4.21   -2.71 (VIOLATED)
_1182_/A                                1.50    4.21   -2.71 (VIOLATED)
_1181_/A                                1.50    4.21   -2.71 (VIOLATED)
_1180_/A                                1.50    4.21   -2.71 (VIOLATED)
_1179_/A                                1.50    4.21   -2.71 (VIOLATED)
_1178_/A                                1.50    4.21   -2.71 (VIOLATED)
_1177_/A                                1.50    4.21   -2.71 (VIOLATED)
_1176_/A                                1.50    4.21   -2.71 (VIOLATED)
_1175_/A                                1.50    4.21   -2.71 (VIOLATED)
_1174_/A                                1.50    4.21   -2.71 (VIOLATED)
_1173_/A                                1.50    4.21   -2.71 (VIOLATED)
_1172_/A                                1.50    4.21   -2.71 (VIOLATED)
_1171_/A                                1.50    4.21   -2.71 (VIOLATED)
_1170_/A                                1.50    4.21   -2.71 (VIOLATED)
_1169_/A                                1.50    4.21   -2.71 (VIOLATED)
_1168_/A                                1.50    4.21   -2.71 (VIOLATED)
_1167_/A                                1.50    4.21   -2.71 (VIOLATED)
_1149_/A                                1.50    4.21   -2.71 (VIOLATED)
_1150_/A                                1.50    4.21   -2.71 (VIOLATED)
_1151_/A                                1.50    4.21   -2.71 (VIOLATED)
_1152_/A                                1.50    4.21   -2.71 (VIOLATED)
_1153_/A                                1.50    4.21   -2.71 (VIOLATED)
_1166_/A                                1.50    4.21   -2.71 (VIOLATED)
_1154_/A                                1.50    4.21   -2.71 (VIOLATED)
_1155_/A                                1.50    4.21   -2.71 (VIOLATED)
_1156_/A                                1.50    4.21   -2.71 (VIOLATED)
_1157_/A                                1.50    4.21   -2.71 (VIOLATED)
_1165_/A                                1.50    4.21   -2.71 (VIOLATED)
_1158_/A                                1.50    4.21   -2.71 (VIOLATED)
_1159_/A                                1.50    4.21   -2.71 (VIOLATED)
_1160_/A                                1.50    4.21   -2.71 (VIOLATED)
_1164_/A                                1.50    4.21   -2.71 (VIOLATED)
_1161_/A                                1.50    4.21   -2.71 (VIOLATED)
_1162_/A                                1.50    4.21   -2.71 (VIOLATED)
_1163_/A                                1.50    4.21   -2.71 (VIOLATED)
_0658_/A                                1.50    4.20   -2.70 (VIOLATED)
_0712_/A                                1.50    4.20   -2.70 (VIOLATED)
_0749_/A                                1.50    4.20   -2.70 (VIOLATED)
_0766_/A                                1.50    4.20   -2.70 (VIOLATED)
_0526_/X                                1.51    4.20   -2.69 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_0526_/X                                0.08    0.10   -0.02 (VIOLATED)

Capacitance violations: 1
Transition violations: 41
wns 0.00
tns 0.00
Initial area: 138969 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-11-30 14:32:20.966] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-11-30 14:32:20.991] [info] Buffer library: sky130_fd_sc_hd__buf_8, sky130_fd_sc_hd__buf_2, sky130_fd_sc_hd__buf_16
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Inverter library: None
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Buffering: enabled
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Driver sizing: enabled
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-11-30 14:32:20.992] [info] Iteration 1
[OpenPhySyn] [2020-11-30 14:32:21.300] [info] Runtime: 0s
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Buffers: 0
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Resize up: 1
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Resize down: 0
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Pin Swap: 0
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Buffered nets: 1
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Fanout violations: 0
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Transition violations: 41
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Capacitance violations: 1
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Slack gain: 2.1554e-10
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Initial area: 13897
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] New area: 13901
[OpenPhySyn] [2020-11-30 14:32:21.301] [info] Finished repair_timing transform (1)
Added/updated 1 cells
=============== Final Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 139006 um2
Export optimized design
