# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CPU.srcs/sources_1/ip/clk_ip" \
"../../../../CPU.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg.v" \
"../../../../CPU.srcs/sources_1/ip/uart_bmpg_0/upg.v" \
"../../../../CPU.srcs/sources_1/ip/uart_bmpg_0/sim/uart_bmpg_0.v" \
"../../../../CPU.srcs/sources_1/ip/ram_ip/sim/ram_ip.v" \
"../../../../CPU.srcs/sources_1/ip/clk_ip/clk_ip_clk_wiz.v" \
"../../../../CPU.srcs/sources_1/ip/clk_ip/clk_ip.v" \
"../../../../CPU.srcs/sources_1/ip/rom_ip/sim/rom_ip.v" \
"../../../../CPU.srcs/sources_1/new/ALU.v" \
"../../../../CPU.srcs/sources_1/new/CTRL.v" \
"../../../../CPU.srcs/sources_1/new/CXK.v" \
"../../../../CPU.srcs/sources_1/new/Expander.v" \
"../../../../CPU.srcs/sources_1/new/MUX.v" \
"../../../../CPU.srcs/sources_1/new/PC.v" \
"../../../../CPU.srcs/sources_1/new/PCctrl.v" \
"../../../../CPU.srcs/sources_1/new/REG.v" \
"../../../../CPU.srcs/sources_1/new/led_block.v" \
"../../../../CPU.srcs/sources_1/new/seg_block.v" \
"../../../../CPU.srcs/sources_1/new/test.v" \
"../../../../CPU.srcs/sources_1/new/main.v" \
"../../../../CPU.srcs/sources_1/new/ROM.v" \
"../../../../CPU.srcs/sources_1/new/RAM.v" \
"../../../../CPU.srcs/sources_1/new/SIMD_ALU.v" \
"../../../../CPU.srcs/sources_1/new/IO_block.v" \
"../../../../CPU.srcs/sources_1/new/button.v" \
"../../../../CPU.srcs/sources_1/new/ICU.v" \
"../../../../CPU.srcs/sim_1/new/empty.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
