
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           1.1V	    VDD
Using Power View: generic_view.
Load RC corner of view generic_view

Begin Power Analysis

             0V	    VSS
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2659.45MB/6397.44MB/3307.93MB)

Begin Processing Timing Window Data for Power Calculation

VCLK(1000MHz) CK: assigning clock VCLK to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2660.08MB/6397.44MB/3307.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2660.16MB/6397.44MB/3307.93MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT)
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 10%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 20%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 30%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 40%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 50%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 60%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 70%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 80%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 90%

Finished Levelizing
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT)

Starting Activity Propagation
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 10%
2024-Jul-15 21:53:48 (2024-Jul-16 01:53:48 GMT): 20%

Finished Activity Propagation
2024-Jul-15 21:53:49 (2024-Jul-16 01:53:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2660.93MB/6397.44MB/3307.93MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jul-15 21:53:49 (2024-Jul-16 01:53:49 GMT)
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 10%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 20%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 30%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 40%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 50%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 60%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 70%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 80%
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT): 90%

Finished Calculating power
2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:05, real=0:00:01, mem(process/total/peak)=2669.05MB/6485.48MB/3307.93MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2669.05MB/6485.48MB/3307.93MB)

Ended Power Analysis: (cpu=0:00:07, real=0:00:03, mem(process/total/peak)=2669.12MB/6485.48MB/3307.93MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2669.13MB/6485.48MB/3307.93MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.16-s078_1 (64bit) 12/07/2022 12:07 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jul-15 21:53:50 (2024-Jul-16 01:53:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: aes
*
*	Liberty Libraries used:
*	        generic_view: ../../../libraries/NangateOpenCellLibrary_typical_ccs.lib
*
*	Parasitic Files used:
*
*       Power View : generic_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       33.58965430 	   54.6492%
Total Switching Power:      27.14493279 	   44.1638%
Total Leakage Power:         0.72958293 	    1.1870%
Total Power:                61.46417002
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         17.34       2.117      0.2938       19.75       32.14
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      14.52       19.09      0.4306       34.05       55.39
Clock (Combinational)              1.725       5.935    0.005188       7.665       12.47
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              33.59       27.14      0.7296       61.46         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      33.59       27.14      0.7296       61.46         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VCLK                               1.725       5.935    0.005188       7.665       12.47
-----------------------------------------------------------------------------------------
Total                              1.725       5.935    0.005188       7.665       12.47
-----------------------------------------------------------------------------------------
Clock: VCLK
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00221 (CLKBUF_X3):          0.07209
*              Highest Leakage Power:           FE_PDC95_n_4149 (BUF_X16):        0.0003616
*                Total Cap:      1.23536e-10 F
*                Total instances in design: 15778
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2671.84MB/6485.48MB/3307.93MB)

