# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/simulation/setup.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/clk_div.v 
# -- Compiling module clk_div
# 
# Top level modules:
# 	clk_div
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_INPUT_SAVE/FIFO_INPUT_SAVE.v 
# -- Compiling module FIFO_INPUT_SAVE
# 
# Top level modules:
# 	FIFO_INPUT_SAVE
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/smartgen/FIFO_OUTPUT_SEND/FIFO_OUTPUT_SEND.v 
# -- Compiling module FIFO_OUTPUT_SEND
# 
# Top level modules:
# 	FIFO_OUTPUT_SEND
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/spi_master.v 
# -- Compiling module spi_master
# 
# Top level modules:
# 	spi_master
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/SPI_Master_With_Single_CS.v 
# -- Compiling module SPI_Master_With_Single_CS
# 
# Top level modules:
# 	SPI_Master_With_Single_CS
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Clock_gen.v 
# -- Compiling module UART_CORE_UART_CORE_0_Clock_gen
# 
# Top level modules:
# 	UART_CORE_UART_CORE_0_Clock_gen
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Rx_async.v 
# -- Compiling module UART_CORE_UART_CORE_0_Rx_async
# 
# Top level modules:
# 	UART_CORE_UART_CORE_0_Rx_async
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/Tx_async.v 
# -- Compiling module UART_CORE_UART_CORE_0_Tx_async
# 
# Top level modules:
# 	UART_CORE_UART_CORE_0_Tx_async
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/fifo_256x8_igloo.v 
# -- Compiling module UART_CORE_UART_CORE_0_fifo_256x8
# -- Compiling module UART_CORE_UART_CORE_0_fifo_256x8_pa3
# 
# Top level modules:
# 	UART_CORE_UART_CORE_0_fifo_256x8
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE_0/rtl/vlog/core/CoreUART.v 
# -- Compiling module UART_CORE_UART_CORE_0_COREUART
# 
# Top level modules:
# 	UART_CORE_UART_CORE_0_COREUART
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v 
# -- Compiling module UART_CORE
# 
# Top level modules:
# 	UART_CORE
# End time: 20:10:19 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:19 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v 
# -- Compiling package mem_command_v_unit
# -- Compiling module mem_command
# 
# Top level modules:
# 	mem_command
# End time: 20:10:20 on Mar 14,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:20 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/top.v 
# -- Compiling package top_v_unit
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:10:20 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:10:20 on Mar 14,2023
# vlog -reportprogress 300 "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl" "+incdir+C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus" -sv -work presynth C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 20:10:20 on Mar 14,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L igloo -L presynth -t 1ps presynth.tb_top 
# Start time: 20:10:20 on Mar 14,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.tb_top
# Loading presynth.top_v_unit
# Loading presynth.top
# Loading presynth.clk_div
# Loading presynth.mem_command_v_unit
# Loading presynth.mem_command
# Loading presynth.FIFO_INPUT_SAVE
# Loading igloo.DFN1C0
# Loading igloo.INV
# Loading igloo.AND2
# Loading igloo.AND3
# Loading igloo.XOR2
# Loading igloo.XNOR2
# Loading igloo.AO1
# Loading igloo.MX2
# Loading igloo.DFN1E1C0
# Loading igloo.NAND2
# Loading igloo.OR2
# Loading igloo.RAM4K9
# Loading igloo.BUFF
# Loading igloo.OR2A
# Loading igloo.OR3
# Loading igloo.AND2A
# Loading igloo.DFN1P0
# Loading igloo.NOR2A
# Loading igloo.GND
# Loading igloo.VCC
# Loading presynth.FIFO_OUTPUT_SEND
# Loading presynth.SPI_Master_With_Single_CS
# Loading presynth.spi_master
# Loading presynth.UART_CORE
# Loading presynth.UART_CORE_UART_CORE_0_COREUART
# Loading presynth.UART_CORE_UART_CORE_0_Clock_gen
# Loading presynth.UART_CORE_UART_CORE_0_Tx_async
# Loading presynth.UART_CORE_UART_CORE_0_Rx_async
# Loading igloo.Dffpr
# Loading igloo.UDP_MUX2
# Loading igloo.UDPN_MUX2
# ** Warning: (vsim-3015) C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v(386): [PCDPC] - Port size (13) does not match connection size (32) for port 'BAUD_VAL'. The port definition is at: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/top_0/MEM_COMMAND_CONTROLLER/UART_Master File: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v
# ** Warning: (vsim-3015) C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/hdl/mem_command.v(386): [PCDPC] - Port size (3) does not match connection size (32) for port 'BAUD_VAL_FRACTION'. The port definition is at: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/top_0/MEM_COMMAND_CONTROLLER/UART_Master File: C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/component/work/UART_CORE/UART_CORE.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nikol  Hostname: XPS-NICK  ProcessID: 16412
#           Attempting to use alternate WLF file "./wlfte377zc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte377zc
# 0 ps
# 2 ns
# 0 ps
# 4 ns
# 0 ps
# 8 ns
# 0 ps
# 16 ns
# 0 ps
# 32 ns
# 0 ps
# 64 ns
# 0 ps
# 128 ns
# 0 ps
# 256 ns
# 0 ps
# 512 ns
# 0 ps
# 1024 ns
# ** Note: $stop    : C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v(53)
#    Time: 85620 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/stimulus/tb_top.v line 53
# End time: 21:00:02 on Mar 14,2023, Elapsed time: 0:49:42
# Errors: 0, Warnings: 4
