// Seed: 2908988542
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_12 = -1 ==? 1;
  static logic id_13;
  ;
  assign {id_3, -1, 1, 1} = -1'b0;
endmodule
module module_0 (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    output uwire id_3,
    inout wand id_4
    , id_38,
    input tri1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    output wor id_13,
    output wire id_14,
    input tri0 id_15,
    output tri id_16
    , id_39,
    input supply1 id_17,
    output tri id_18,
    output uwire id_19,
    input tri0 module_1,
    input supply0 id_21,
    output wand id_22,
    input wire id_23,
    output supply0 id_24
    , id_40,
    output uwire id_25,
    output wire id_26,
    output wor id_27,
    input uwire id_28,
    input supply1 id_29,
    input wand id_30,
    input wor id_31,
    input supply0 id_32,
    output uwire id_33,
    input supply0 id_34,
    input tri id_35,
    input supply1 id_36
    , id_41
);
  id_42 :
  assert property (@(posedge "") ~(id_31 == -1))
  else $clog2(63);
  ;
  module_0 modCall_1 (
      id_39,
      id_41,
      id_40,
      id_41,
      id_40,
      id_39,
      id_38,
      id_40,
      id_40,
      id_40,
      id_41
  );
endmodule
