CAPI=2:
name : open-logic:tutorials-dev:vivado_tutorial:3.1.0
description : local files (release plus WIP); vivado tutorial for open-logic, targetting Zybo Z7-10 board

filesets:

  zybo_z7:
    files:
      - pinout.xdc : {file_type : xdc}
      
  rtl:
    files:
      - vivado_tutorial.vhd : {file_type : vhdlSource}
    depend :
      - "open-logic:open-logic-dev:base"
      - "open-logic:open-logic-dev:intf"

targets:
  default: &default
    filesets : [rtl]
    toplevel: ["is_toplevel? (vivado_tutorial)"]
    
  zybo_z7: 
    default_tool: vivado
    description : Digilent Zybo Z7-10 SoC Kit
    filesets : [rtl, zybo_z7]
    tools:
      vivado:
        part : xc7z010clg400-1
    toplevel : vivado_tutorial
