<dec f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='72' type='SmallVector&lt;llvm::SlotIndex, 8&gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='263' u='m' c='_ZN4llvm13LiveIntervals15insertMBBInMapsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='351' u='r' c='_ZNK4llvm13LiveIntervals15getRegMaskSlotsEv'/>
<offset>2368</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='70'>/// Sorted list of instructions with register mask operands. Always use the
    /// &apos;r&apos; slot, RegMasks are normal clobbers, not early clobbers.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='112' u='m' c='_ZN4llvm13LiveIntervals13releaseMemoryEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='169' c='_ZNK4llvm13LiveIntervals5printERNS_11raw_ostreamEPKNS_6ModuleE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='221' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='225' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='234' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='242' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='252' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='258' u='m' c='_ZN4llvm13LiveIntervals15computeRegMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1419' u='a' c='_ZN4llvm13LiveIntervals8HMEditor18updateRegMaskSlotsEv'/>
