library ieee;
use ieee.std_logic_1164.all;

entity maiorque is
port(
  A      : in std_logic_vector(3 downto 0);
  B		: out std_logic_vector(3 downto 0));
  y		: out std_logic
end maiorque;
 
architecture archMaiorque of maiorque is
begin

    y <= (A(3) and not(B(3))) or ((A(3) xor B(3)) and (A(2) and not B(2))) or ((A(3) xor B(3)) and (A(2) xor B(2)) and (A(1) and not(B(1)))) or 
	 ((A(3) xor B(3)) and (A(2) xor B(2)) and (A1 xor B(1)) and A(0) not(B(0)));
					
end archMaiorque;