<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Simulators | Compilers &mdash; Open Source Verification Bundle latest documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/graphviz.css" type="text/css" />
    <link rel="shortcut icon" href="../_static/osvb.ico"/>
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Co-simulation" href="cosim.html" />
    <link rel="prev" title="Frameworks and Methodologies" href="frameworks.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html">
            <img src="../_static/osvb_banner_white.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                latest
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="index.html">Overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="frameworks.html">Frameworks and Methodologies</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Simulators | Compilers</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#essent">Essent</a></li>
<li class="toctree-l2"><a class="reference internal" href="#ghdl">GHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="#icarus-verilog">Icarus Verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="#verilator">Verilator</a></li>
<li class="toctree-l2"><a class="reference internal" href="#yosys-cxxrtl">Yosys/CXXRTL</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="cosim.html">Co-simulation</a></li>
<li class="toctree-l1"><a class="reference external" href="https://edaa-org.github.io/ConceptualModel.html">EDA² Conceptual Model ➚</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">API</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../apis/core.html">Core</a></li>
<li class="toctree-l1"><a class="reference internal" href="../apis/project.html">Project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../apis/tool.html">Tool</a></li>
<li class="toctree-l1"><a class="reference internal" href="../apis/runner.html">Runner</a></li>
<li class="toctree-l1"><a class="reference internal" href="../apis/logging.html">Logging</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Examples</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../egs/sff.html">Simple Flip-Flop</a></li>
<li class="toctree-l1"><a class="reference internal" href="../egs/axi4stream.html">SISO AXI4 Stream</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Notebook</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../notebook/fpconv.html">Fixed-point conversion</a></li>
<li class="toctree-l1"><a class="reference internal" href="../notebook/sigrok.html">sigrok-cli | Pulseview</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Open Source Verification Bundle</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
        
          
            <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Simulators | Compilers</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/umarcor/osvb/blob/main/doc/intro/sim.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="simulators-compilers">
<span id="simulators"></span><h1>Simulators | Compilers<a class="headerlink" href="#simulators-compilers" title="Permalink to this headline">¶</a></h1>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>Licensing constraints of many vendor tools do not allow discussing features and/or perfomance publicly. Therefore, this
section contains references to open source tools only, which don’t have such knowledge limitations.</p>
</div>
<section id="essent">
<h2>Essent<a class="headerlink" href="#essent" title="Permalink to this headline">¶</a></h2>
<p><em>TBC</em></p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/ucsc-vama/essent">ucsc-vama/essent</a></p></li>
</ul>
</section>
<section id="ghdl">
<h2>GHDL<a class="headerlink" href="#ghdl" title="Permalink to this headline">¶</a></h2>
<p>GHDL is an open source analyzer, compiler, simulator and (experimental) synthesizer for VHDL (87, 93, 02 and 08). It has
partial support for Property Specification Language (PSL), and it can write waveforms to GHW, VCD or FST files. It supports
two co-simulation interfaces: Verilog Procedural Interface (VPI) and VHPIDIRECT (a non VHDL LRM compliant Foreign Function
Interface, which is being standardized as VFFI/VPI). GHDL can generate either executable binaries or shared libraries by
using one of three backends: GCC, LLVM or (x86_64/i386 only) mcode (built-in and in-memory ASM code generator).</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/ghdl/ghdl">ghdl/ghdl</a></p></li>
<li><p><a class="reference external" href="https://github.com/ghdl/ghdl-cosim">ghdl/ghdl-cosim</a></p></li>
<li><p><a class="reference external" href="https://github.com/ghdl/ghdl-yosys-plugin">ghdl/ghdl-yosys-plugin</a></p></li>
<li><p><a class="reference external" href="https://github.com/ghdl/ghdl-language-server">ghdl/ghdl-language-server</a></p></li>
<li><p><a class="reference external" href="https://github.com/ghdl/setup-ghdl-ci">ghdl/setup-ghdl-ci</a></p></li>
<li><p><a class="reference external" href="https://github.com/ghdl/extended-tests">ghdl/extended-tests</a></p></li>
</ul>
</section>
<section id="icarus-verilog">
<h2>Icarus Verilog<a class="headerlink" href="#icarus-verilog" title="Permalink to this headline">¶</a></h2>
<p>Icarus Verilog is an open source analyzer, compiler, simulator and (experimental) synthesizer for all of the Verilog HDL as
described in the IEEE-1364 standards. It supports Verilog Procedural Interface (VPI) for co-simulation. It is mostly used
for simulation of behavioural constructs in complex testbenches. Icarus Verilog can write waveforms to VCD, LXS2 or FST files.</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/steveicarus/iverilog">steveicarus/iverilog</a></p></li>
<li><p><a class="reference external" href="https://github.com/steveicarus/ivtest">steveicarus/ivtest</a></p></li>
</ul>
</section>
<section id="verilator">
<span id="simulators-verilator"></span><h2>Verilator<a class="headerlink" href="#verilator" title="Permalink to this headline">¶</a></h2>
<p>Verilator is an open source analyzer and simulator for the synthesizable subsets of Verilog and SystemVerilog.
It compiles HDL sources into multithreaded C++ or SystemC, providing high-performance for large synthesizable designs.
The <em>verilated</em> model is then compiled by a C++ compiler (GCC, clang, MSVC++…), allowing generation of standalone
binaries or shared libraries, together with a user defined wrapper.
Verilator can write waveforms to VCD or FST files.
Language support is limited compared to iverilog, but it provides much faster simulation as well as implicit
obfuscation.</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/verilator/verilator">verilator/verilator</a></p></li>
<li><p><a class="reference external" href="https://github.com/verilator/verilator_ext_tests">verilator/verilator_ext_tests</a></p></li>
<li><p><a class="reference external" href="https://github.com/verilator/example-systemverilog">verilator/example-systemverilog</a></p></li>
</ul>
<p>Although verilator does not support enough of System Verilog for using UVM yet, there is work in progress for achieving
it.
Apart from supporting System Verilog for synthesis through <a class="reference external" href="https://hdl.github.io/awesome/items/surelog/">Surelog</a>
and <a class="reference external" href="https://hdl.github.io/awesome/items/uhdm/">UHDM</a>, <a class="reference external" href="https://chipsalliance.org/">CHIPS Alliance</a> members
<a class="reference external" href="https://antmicro.com">Antmicro</a>, <a class="reference external" href="https://www.westerndigital.com/">Western Digital</a> and <a class="reference external" href="https://www.google.com/">Google</a>
are working on <em>verilating</em> non-synthesizable code, to allow running System Verilog UVM with Verilator.
See:</p>
<ul class="simple">
<li><p><a class="reference external" href="https://antmicro.com/blog/2020/12/ibex-support-in-verilator-yosys-via-uhdm-surelog/">Enabling open source Ibex synthesis and simulation in Verilator/Yosys via UHDM/Surelog</a></p></li>
<li><p><a class="reference external" href="https://github.com/verilator/uvm">verilator/uvm</a></p>
<ul>
<li><p><a class="reference external" href="https://github.com/SymbiFlow/sv-tests">SymbiFlow/sv-tests</a></p></li>
</ul>
</li>
<li><p><a class="reference external" href="https://antmicro.com/blog/2021/05/dynamic-scheduling-in-verilator/">Dynamic scheduling in Verilator - milestone towards open source UVM</a></p>
<ul>
<li><p><a class="reference external" href="https://github.com/antmicro/verilator-dynamic-scheduler-examples">antmicro/verilator-dynamic-scheduler-examples</a></p></li>
<li><p><a class="reference external" href="https://linuxfoundation.org/webinars/dynamic-scheduling-in-verilator-presented-by-antmicro/">CHIPS Alliance Deep Dive Cafe Talks Jun 15, 2021</a>
(
<a class="reference external" href="https://www.youtube.com/watch?v=s7ivKvXGS74">Video</a>,
<a class="reference external" href="https://chipsalliance.org/wp-content/uploads/sites/83/2021/06/Dynamic-Scheduling-in-Verilator-CHIPS-1.pdf">Slides</a>
)</p></li>
</ul>
</li>
</ul>
</section>
<section id="yosys-cxxrtl">
<h2>Yosys/CXXRTL<a class="headerlink" href="#yosys-cxxrtl" title="Permalink to this headline">¶</a></h2>
<p>Yosys is an open source framework for RTL synthesis tools. It has built-in Verilog 2005 support, and can process VHDL using
GHDL as a frontend (through ghdl-yosys-plugin). Yosys is written in C++ and it has a built-in simulation backed named CXXRTL.
Similarly to Verilator, CXXRTL writes out the post-synthesis netlist as a set of C++ classes. Then, a user defined wrapper
instantiates the design, toggles the clock and interacts with the ports. CXXRTL can write waveforms to VCD files. It supports
providing black boxes as behavioural C++ models, similarly to some standard co-simulation interfaces.</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/YosysHQ/yosys">YosysHQ/yosys</a></p></li>
<li><p><a class="reference external" href="https://github.com/tomverbeure/cxxrtl_eval">tomverbeure/cxxrtl_eval</a></p></li>
</ul>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="frameworks.html" class="btn btn-neutral float-left" title="Frameworks and Methodologies" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="cosim.html" class="btn btn-neutral float-right" title="Co-simulation" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2021, Unai Martinez-Corral and contributors.</p>
  </div>Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/buildthedocs/sphinx.theme">theme</a>
    provided by <a href="https://buildthedocs.github.io">Build the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>