// Seed: 2334509048
`timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  string id_4 = "";
  logic  id_5;
  tri0   id_6;
  type_10(
      1
  );
  assign id_6[1] = id_4;
endmodule
