// Seed: 2687761868
module module_0;
  logic id_1;
  assign module_2.id_2 = 0;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri id_0
    , id_10,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input uwire id_1,
    input wor id_2
    , id_12,
    output supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input wand id_8,
    inout tri0 id_9,
    input wand id_10
);
  always @(posedge 1'b0 == id_6) id_12 = -1;
  module_0 modCall_1 ();
endmodule
