#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug  9 15:54:47 2022
# Process ID: 9640
# Current directory: C:/Users/tolga/Desktop/bil265-project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16272 C:\Users\tolga\Desktop\bil265-project\265proje.xpr
# Log file: C:/Users/tolga/Desktop/bil265-project/vivado.log
# Journal file: C:/Users/tolga/Desktop/bil265-project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tolga/Desktop/bil265-project/265proje.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/brscn/Desktop/265proje' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 679.852 ; gain = 96.148
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/master.v] -no_script -reset -force -quiet
remove_files  C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/master.v
close [ open C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v w ]
add_files C:/Users/tolga/Desktop/bil265-project/265proje.srcs/sources_1/new/Seven_segment_LED_Display_Controller.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 16:22:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue Aug  9 16:23:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
[Tue Aug  9 16:23:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 16:25:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
[Tue Aug  9 16:25:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1672.422 ; gain = 939.043
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 16:32:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 16:33:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 16:34:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 16:40:10 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 16:40:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 16:42:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 16:48:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 16:48:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 16:50:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:02:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:03:15 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 17:03:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 17:05:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:24:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:24:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:27:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 17:31:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 17:33:23 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:37:36 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 17:40:34 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 17:42:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
set_property top receiver [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:44:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:46:31 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:53:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:54:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:55:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:56:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 17:57:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 18:02:18 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 18:04:46 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Aug  9 18:07:40 2022] Launched synth_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Aug  9 18:12:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Aug  9 18:15:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737484A
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tolga/Desktop/bil265-project/265proje.runs/impl_1/receiver.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug  9 18:17:58 2022...
