# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 3.2e-05 4096 100 2250 584448 154.774 120.049 6148.92 3609.89 10033.8 10034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 6.4e-05 2048 80 1120 306048 28.3771 636.01 838.782 1503.21 1503.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 250 3.2e-05 1024 50 1200 192512 95.7522 26.882 585.173 838.587 1546.58 1546.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1910 0.000512 512 260 420 36352 0.802816 0.939552 7.90918 51.2794 61.0022 61.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000128 4096 440 9150 107520 38.2606 28.3573 4568.4 838.811 5473.93 5474.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1790 0.001024 1024 450 390 17088 0.74752 6.31763 51.3288 58.4355 58.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1750 0.000512 512 320 220 35072 1.26246 0.939136 4.55245 51.3012 58.1525 58.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1870 0.000256 512 500 340 67072 2.7815 1.70122 13.4865 57.3457 75.4426 75.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1510 0.000256 2048 300 3660 68992 5.83603 7.02701 481.942 209.527 704.408 704.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1780 0.000128 512 400 670 137216 6.17914 3.40992 56.6943 104.656 171.094 171.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 3.2e-05 4096 100 2250 584064 155.199 120.241 6951.89 3569.81 10797.4 10797.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 6.4e-05 2048 80 1120 306072 28.4466 721.314 838.325 1588.13 1588.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 250 3.2e-05 1024 50 1200 191232 95.9631 26.9452 404.243 837.698 1365.04 1365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1910 0.000512 512 260 420 36288 0.806016 0.941376 8.97542 51.2427 62.0343 62.1078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000128 4096 440 9150 107424 38.3562 28.3866 5452.03 837.935 6356.82 6356.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1790 0.001024 1024 450 390 17064 0.75632 7.19389 51.2841 59.2788 59.3381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1750 0.000512 512 320 220 34848 1.25843 0.939328 5.1209 51.2658 58.6828 58.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1870 0.000256 512 500 340 66816 2.79046 1.70733 15.4307 59.2884 79.341 79.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1510 0.000256 2048 300 3660 69120 5.85872 7.04973 573.528 209.662 796.175 796.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1780 0.000128 512 400 670 137088 6.19914 3.41936 66.3839 104.5 180.658 180.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 3.2e-05 4096 100 2250 584000 154.859 120.153 7264.44 3569.39 11109.1 11109.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 6.4e-05 2048 80 1120 306000 28.4041 755.959 838.102 1622.51 1622.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 250 3.2e-05 1024 50 1200 192000 95.3633 26.9168 373.041 837.998 1333.5 1333.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1910 0.000512 512 260 420 36320 0.806272 0.935936 9.46598 51.2481 62.5291 62.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000128 4096 440 9150 107520 38.2742 28.3751 5669.15 838.112 6574.01 6574.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1790 0.001024 1024 450 390 17040 0.747296 7.55507 51.2652 59.6105 59.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1750 0.000512 512 320 220 34880 1.25338 0.933696 5.36902 50.1062 57.7637 57.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1870 0.000256 512 500 340 66560 2.7777 1.69718 16.1542 57.69 78.4471 78.5536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1510 0.000256 2048 300 3660 68960 5.83475 7.07584 596.699 209.305 818.986 819.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1780 0.000128 512 400 670 138240 6.17824 3.41402 69.9905 104.919 184.656 184.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 3.2e-05 4096 100 2250 584064 154.63 120.061 6771.71 3574.02 10620.7 10620.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 6.4e-05 2048 80 1120 306048 28.4397 703.9 838.992 1571.38 1571.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 250 3.2e-05 1024 50 1200 190464 95.3895 26.8604 344.871 837.366 1304.68 1304.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1910 0.000512 512 260 420 36288 0.801696 0.935936 8.79875 51.275 61.8855 61.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000128 4096 440 9150 107136 38.2161 28.3254 5255.28 837.69 6159.62 6159.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1790 0.001024 1024 450 390 16992 0.751616 6.96371 51.2462 59.0054 59.0623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1750 0.000512 512 320 220 34944 1.25734 0.936 5.00899 51.2382 58.5419 58.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1870 0.000256 512 500 340 66816 2.77616 1.69898 15.0945 59.1639 78.861 78.9727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1510 0.000256 2048 300 3660 68928 5.81869 7.03658 555.08 209.633 777.642 777.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1780 0.000128 512 400 670 136704 6.15251 3.40221 64.0464 104.346 178.101 178.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 3.2e-05 4096 100 2250 584000 155.933 120.479 6836.3 3590.84 10703.8 10704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 6.4e-05 2048 80 1120 306000 28.4709 714.564 838.742 1581.82 1581.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 250 3.2e-05 1024 50 1200 192000 95.402 26.9614 352.19 837.754 1312.5 1312.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1910 0.000512 512 260 420 36200 0.805408 0.940704 8.78592 51.2271 61.8329 61.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000128 4096 440 9150 107200 38.5064 28.4017 5324.34 838.065 6229.42 6229.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1790 0.001024 1024 450 390 17000 0.749952 7.00758 51.2625 59.0621 59.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1750 0.000512 512 320 220 34800 1.26326 0.938656 4.97066 51.2434 58.5181 58.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1870 0.000256 512 500 340 66400 2.81021 1.70394 15.2184 52.2895 72.1489 72.2637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1510 0.000256 2048 300 3660 69000 5.87731 7.06864 562.939 209.731 785.688 785.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1780 0.000128 512 400 670 137600 6.16112 3.41805 65.5401 104.364 179.64 179.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 3.2e-05 4096 100 2250 583744 154.988 120.212 6979.82 3587.48 10842.7 10842.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 6.4e-05 2048 80 1120 305984 28.3821 730.989 838.855 1598.27 1598.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 250 3.2e-05 1024 50 1200 189952 95.4844 26.8984 357.679 837.42 1317.67 1317.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1910 0.000512 512 260 420 36064 0.800384 0.935264 9.20973 51.203 62.2218 62.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000128 4096 440 9150 107072 38.2621 28.3505 5417.16 837.778 6321.66 6321.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1790 0.001024 1024 450 390 17024 0.752448 7.39366 51.3086 59.4988 59.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1750 0.000512 512 320 220 34496 1.25008 0.929376 5.23949 50.018 57.5386 57.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1870 0.000256 512 500 340 67200 2.79098 1.70701 15.8952 52.5347 73.058 73.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1510 0.000256 2048 300 3660 68992 5.83424 7.10496 575.54 209.656 798.208 798.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1780 0.000128 512 400 670 137984 6.16454 3.41366 67.4688 104.853 182.06 182.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 3.2e-05 4096 100 2250 583680 155.341 120.294 7045.58 3569.92 10891.4 10891.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 6.4e-05 2048 80 1120 306000 28.4543 735.023 838.208 1601.73 1601.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 250 3.2e-05 1024 50 1200 188160 95.6356 26.8755 356.095 834.626 1313.42 1313.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1910 0.000512 512 260 420 36240 0.804864 0.937984 9.22544 51.2785 62.3183 62.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000128 4096 440 9150 107520 38.3168 28.3791 5491.13 837.617 6395.56 6395.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1790 0.001024 1024 450 390 16920 0.74752 7.31802 50.1006 58.211 58.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1750 0.000512 512 320 220 35040 1.25782 0.940672 5.31162 51.2947 58.9089 59.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1870 0.000256 512 500 340 67200 2.79037 1.7064 15.9668 52.3756 72.9702 73.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1510 0.000256 2048 300 3660 69120 5.86138 7.09584 580.536 209.632 803.199 803.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1780 0.000128 512 400 670 136320 6.21526 3.41894 67.1397 104.516 181.45 181.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 3.2e-05 4096 100 2250 584192 154.777 120.005 6811.96 3590.56 10677.5 10677.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 6.4e-05 2048 80 1120 305920 28.3656 711.48 838.627 1578.52 1578.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 250 3.2e-05 1024 50 1200 188416 95.4988 26.8241 345.489 836.094 1304.1 1304.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1910 0.000512 512 260 420 36352 0.803712 0.940512 8.96854 51.33 62.1141 62.1904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000128 4096 440 9150 107008 38.1611 28.3253 5285.04 836.48 6188.13 6188.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1790 0.001024 1024 450 390 17024 0.764032 7.17114 51.3255 59.3046 59.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1750 0.000512 512 320 220 34816 1.26662 0.938368 5.04406 51.3395 58.6875 58.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1870 0.000256 512 500 340 66560 2.7961 1.70058 15.3009 57.7625 77.6869 77.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1510 0.000256 2048 300 3660 68864 5.82314 7.02016 559.404 209.38 781.703 781.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1780 0.000128 512 400 670 137216 6.18323 3.40582 65.478 104.705 179.933 180.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 3.2e-05 4096 100 2250 583680 154.734 120.058 6870.05 3590.57 10735.6 10735.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 6.4e-05 2048 80 1120 305856 28.3676 715.859 838.536 1582.81 1582.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 250 3.2e-05 1024 50 1200 184320 95.4038 26.8811 339.357 833.228 1295.05 1295.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1910 0.000512 512 260 420 36096 0.805344 0.935552 9.02528 51.2792 62.1156 62.1916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000128 4096 440 9150 106752 38.2307 28.3303 5334.3 837.991 6238.96 6239.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1790 0.001024 1024 450 390 16896 0.7512 7.1639 51.243 59.2008 59.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1750 0.000512 512 320 220 34560 1.25488 0.927232 5.07405 49.9857 57.3411 57.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1870 0.000256 512 500 340 66048 2.75699 1.68557 15.3809 51.8188 71.7704 71.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1510 0.000256 2048 300 3660 68352 5.804 6.99661 560.131 208.814 781.817 781.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1780 0.000128 512 400 670 135168 6.1137 3.39968 64.6778 103.347 177.691 177.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 3.2e-05 4096 100 2250 584000 155.59 120.468 7294.22 3572.37 11142.9 11143.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 6.4e-05 2048 80 1120 305800 28.3696 759.74 837.874 1626.03 1626.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 250 3.2e-05 1024 50 1200 185600 95.4605 26.796 366.3 833.006 1321.75 1321.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1910 0.000512 512 260 420 36000 0.806272 0.937984 9.70672 51.2739 62.7973 62.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000128 4096 440 9150 107200 38.3704 28.3829 5724.55 838.059 6629.47 6629.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1790 0.001024 1024 450 390 16800 0.743424 7.6873 50.0469 58.5196 58.5785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1750 0.000512 512 320 220 34400 1.25222 0.927328 5.4679 49.9665 57.7148 57.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1870 0.000256 512 500 340 65600 2.78256 1.68752 16.3253 51.7805 72.7056 72.8179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1510 0.000256 2048 300 3660 68400 5.81898 7.03517 601.026 208.762 822.718 822.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1780 0.000128 512 400 670 134400 6.16282 3.40582 69.5339 103.282 182.546 182.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 3.2e-05 4096 100 2250 583680 154.867 120.173 8553.74 3594.62 12423.6 12423.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 6.4e-05 2048 80 1120 305664 28.3917 895.709 838.29 1762.44 1762.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 250 3.2e-05 1024 50 1200 188416 95.3481 26.8268 435.23 836.111 1393.7 1393.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1910 0.000512 512 260 420 35840 0.797856 0.93008 11.5589 50.0163 63.3761 63.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000128 4096 440 9150 106496 38.1959 28.3179 6583.7 837.312 7487.63 7487.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1790 0.001024 1024 450 390 16896 0.75776 9.07469 51.3326 61.2075 61.2643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1750 0.000512 512 320 220 33792 1.23936 0.91696 6.41574 49.689 58.3604 58.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1870 0.000256 512 500 340 65536 2.82634 1.70803 19.2716 52.5578 76.4938 76.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1510 0.000256 2048 300 3660 68608 5.83261 7.02669 698.968 209.721 921.619 921.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1780 0.000128 512 400 670 135168 6.27798 3.41334 81.4562 104.788 196.091 196.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1160 3.2e-05 4096 100 2250 584448 155.174 119.969 11423.2 3587.06 15285.7 15285.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 6.4e-05 2048 80 1125 306080 28.3961 624.978 837.966 1491.39 1491.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 250 3.2e-05 1024 50 1200 191488 96.4281 26.8831 607.04 837.771 1568.31 1568.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1910 0.000512 512 260 420 36480 0.80448 0.939072 7.54234 51.2751 60.6301 60.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1130 0.000128 4096 440 9150 107648 38.2165 28.332 4664.77 837.878 5569.3 5569.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1790 0.001024 1024 450 390 17120 0.751712 6.07187 51.3049 58.1714 58.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1750 0.000512 512 320 225 34816 1.25424 0.934624 8.98893 51.2539 62.5331 62.6261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1870 0.000256 512 500 345 67072 2.7897 1.70598 14.3734 52.5178 71.5141 71.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1510 0.000256 2048 300 3660 69184 5.84403 7.03824 489.687 209.58 712.218 712.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1780 0.000128 512 400 675 138240 6.16278 3.40963 56.2911 104.881 170.898 171.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1160 3.2e-05 4096 100 2250 584480 155.494 120.322 6284.88 3575.38 10136.3 10136.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 6.4e-05 2048 80 1125 306080 28.3829 629.823 838.363 1496.61 1496.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 250 3.2e-05 1024 50 1200 192000 96.2155 26.9455 624.28 837.976 1585.61 1585.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1910 0.000512 512 260 420 36480 0.806912 0.940224 7.71946 51.2809 60.8221 60.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1130 0.000128 4096 440 9150 107680 38.4223 28.3979 4700.46 838.122 5605.51 5605.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1790 0.001024 1024 450 390 17080 0.74752 6.16515 51.266 58.2215 58.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1750 0.000512 512 320 225 34720 1.2641 0.939552 8.69651 51.2446 62.2454 62.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1870 0.000256 512 500 345 66880 2.8055 1.71341 13.4176 58.1026 76.1653 76.2757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1510 0.000256 2048 300 3660 69200 5.87267 7.05149 496.624 209.652 719.291 719.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1780 0.000128 512 400 675 138240 6.19795 3.41834 57.7513 104.902 172.428 172.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 3.2e-05 4096 100 2250 584256 154.835 120.133 6007.78 3587.43 9870.4 9870.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 6.4e-05 2048 80 1125 306048 28.3845 625.351 838.228 1492.01 1492.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 250 3.2e-05 1024 50 1200 190464 96.0625 26.9087 574.071 836.479 1533.72 1533.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1910 0.000512 512 260 420 36480 0.80528 0.939328 7.70048 51.2911 60.8089 60.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000128 4096 440 9150 107520 38.2834 28.3525 4683.91 837.767 5588.42 5588.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1790 0.001024 1024 450 390 17088 0.749568 6.1705 51.2869 58.2497 58.3098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1750 0.000512 512 320 225 34944 1.26579 0.93984 4.59245 51.3092 58.2044 58.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1870 0.000256 512 500 345 66816 2.7943 1.70662 13.3388 62.1815 80.1496 80.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1510 0.000256 2048 300 3660 69120 5.8409 7.04086 492.526 209.566 715.055 715.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1780 0.000128 512 400 675 138240 6.16429 3.41402 57.4007 104.728 171.86 171.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 3.2e-05 4096 100 2250 584192 155.243 120.257 6141.37 3590.11 10007.2 10007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 6.4e-05 2048 80 1125 306040 28.3956 641.403 838.816 1508.66 1508.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 250 3.2e-05 1024 50 1200 189952 96.0921 26.9223 586.461 837.261 1546.93 1547.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1910 0.000512 512 260 420 36512 0.811392 0.942656 7.95622 51.312 61.0954 61.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000128 4096 440 9150 107520 38.3893 28.3847 4768.44 838.534 5673.85 5673.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1790 0.001024 1024 450 390 17080 0.757536 6.35494 51.307 58.4617 58.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1750 0.000512 512 320 225 34944 1.25907 0.94208 4.73392 51.3352 58.3728 58.4664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1870 0.000256 512 500 345 66752 2.80624 1.70819 13.7237 60.5165 78.8794 78.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1510 0.000256 2048 300 3660 69104 5.86682 7.05533 505.119 209.784 727.901 727.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1780 0.000128 512 400 675 137984 6.19581 3.41795 58.3905 104.814 172.977 173.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 3.2e-05 4096 100 2250 584448 154.64 120.034 6304.37 3588.12 10167.4 10167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 6.4e-05 2048 80 1125 306048 28.373 657.572 838.289 1524.28 1524.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 250 3.2e-05 1024 50 1200 190464 95.6999 26.8751 321.702 837.975 1282.44 1282.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1910 0.000512 512 260 420 36352 0.806176 0.939264 8.03357 51.2586 61.108 61.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000128 4096 440 9150 107520 38.2558 28.3409 4702.51 838.137 5607.36 5607.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1790 0.001024 1024 450 390 17088 0.753472 6.49776 51.3073 58.6028 58.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1750 0.000512 512 320 225 34816 1.2641 0.938144 4.7487 51.2795 58.3322 58.4327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1870 0.000256 512 500 345 66560 2.79638 1.70403 14.0634 60.914 79.6081 79.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1510 0.000256 2048 300 3660 68992 5.83987 7.08861 499.155 209.353 721.511 721.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1780 0.000128 512 400 675 137216 6.18147 3.41142 58.7413 104.574 173.07 173.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 3.2e-05 4096 100 2250 584064 155.094 120.222 7046.38 3583.33 10905.3 10905.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 6.4e-05 2048 80 1125 306000 28.414 741.245 837.995 1607.7 1607.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 250 3.2e-05 1024 50 1200 191232 95.5689 26.9474 363.548 837.439 1323.69 1323.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1910 0.000512 512 260 420 36432 0.807936 0.943808 9.19731 51.2781 62.2989 62.3774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000128 4096 440 9150 107424 38.3157 28.3815 5491.51 837.842 6396.16 6396.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1790 0.001024 1024 450 390 17064 0.755712 7.34803 51.2819 59.4283 59.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1750 0.000512 512 320 225 34848 1.26019 0.940032 5.41824 51.2593 58.9794 59.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1870 0.000256 512 500 345 66240 2.80768 1.70714 16.0409 52.3362 73.0161 73.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1510 0.000256 2048 300 3660 69120 5.85501 7.05664 582.826 209.611 805.422 805.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1780 0.000128 512 400 675 137088 6.18675 3.42138 67.9 104.479 182.144 182.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 3.2e-05 4096 100 2250 584000 154.821 120.183 6875.61 3569.36 10720.2 10720.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 6.4e-05 2048 80 1125 306000 28.505 723.737 838.172 1590.46 1590.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 250 3.2e-05 1024 50 1200 192000 95.2942 26.9201 355.754 837.986 1316.14 1316.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1910 0.000512 512 260 420 36320 0.806144 0.93728 8.90573 51.2499 61.9697 62.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000128 4096 440 9150 107520 38.2296 28.3759 5355.51 838.108 6260.34 6260.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1790 0.001024 1024 450 390 17040 0.7472 7.15334 51.2701 59.2126 59.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1750 0.000512 512 320 225 34560 1.2585 0.935776 5.24822 50.1025 57.6456 57.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1870 0.000256 512 500 345 65920 2.79082 1.69565 15.595 55.8044 76.0182 76.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1510 0.000256 2048 300 3660 68960 5.83475 7.05325 567.701 209.304 789.968 790.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1780 0.000128 512 400 675 138240 6.17936 3.4191 66.8839 104.917 181.556 181.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 3.2e-05 4096 100 2250 584064 154.493 120.082 7319.64 3570.52 11165 11165.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 6.4e-05 2048 80 1125 305952 28.3687 771.18 838.142 1637.74 1637.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 250 3.2e-05 1024 50 1200 190464 95.2435 26.8672 376.902 836.614 1335.81 1335.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1910 0.000512 512 260 420 36288 0.801216 0.933888 9.63072 51.1953 62.6349 62.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000128 4096 440 9150 107136 38.1679 28.3399 5677.21 836.878 6580.7 6580.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1790 0.001024 1024 450 390 16992 0.751616 7.67059 51.2208 59.6876 59.7458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1750 0.000512 512 320 225 34560 1.26266 0.935936 5.66102 51.2134 59.1704 59.2633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1870 0.000256 512 500 345 66048 2.78973 1.696 16.7387 52.2265 73.5811 73.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1510 0.000256 2048 300 3660 68928 5.81802 7.03488 603.949 209.431 826.31 826.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1780 0.000128 512 400 675 136704 6.1455 3.40173 70.7029 104.243 184.65 184.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 3.2e-05 4096 100 2250 584400 155.583 120.39 7270.08 3568.59 11114.9 11115.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 6.4e-05 2048 80 1125 306000 28.3485 765.084 838.088 1631.57 1631.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 250 3.2e-05 1024 50 1200 188800 95.8032 26.958 370.676 836.944 1330.58 1330.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1910 0.000512 512 260 420 36200 0.80464 0.940224 9.59546 51.204 62.6207 62.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000128 4096 440 9150 107200 38.4482 28.4094 5642.41 837.4 6546.77 6546.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1790 0.001024 1024 450 390 17000 0.751584 7.67786 51.2311 59.7021 59.7625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1750 0.000512 512 320 225 34400 1.27002 0.93696 5.60186 51.2215 59.1307 59.2282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1870 0.000256 512 500 345 66400 2.8025 1.70189 16.7384 56.505 77.8756 77.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1510 0.000256 2048 300 3660 69000 5.86544 7.05542 598.877 209.542 821.416 821.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1780 0.000128 512 400 675 137600 6.15174 3.41658 70.4444 104.272 184.442 184.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 3.2e-05 4096 100 2250 583744 154.884 120.22 7329.49 3588.11 11192.9 11193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 6.4e-05 2048 80 1125 305984 28.3715 771.93 838.181 1638.53 1638.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 250 3.2e-05 1024 50 1200 189952 95.423 26.8996 375.941 836.692 1335.15 1335.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1910 0.000512 512 260 420 36288 0.803808 0.934432 9.51888 51.182 62.5142 62.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000128 4096 440 9150 107072 38.2091 28.3628 5690.43 836.953 6594.06 6594.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1790 0.001024 1024 450 390 17024 0.75184 7.6841 51.2844 59.7649 59.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1750 0.000512 512 320 225 34496 1.25338 0.929984 5.59184 49.9985 57.8746 57.9684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1870 0.000256 512 500 345 66304 2.81238 1.70621 16.784 57.5348 78.9649 79.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1510 0.000256 2048 300 3660 68992 5.82666 7.04266 604.975 209.469 827.386 827.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1780 0.000128 512 400 675 137984 6.16589 3.41456 71.3759 104.766 185.882 186.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 3.2e-05 4096 100 2250 583680 155.271 120.292 7234.3 3570 11080.1 11080.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 6.4e-05 2048 80 1125 306000 28.3633 758.878 838.131 1625.42 1625.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 250 3.2e-05 1024 50 1200 188160 95.5311 26.8698 366.111 834.487 1323.18 1323.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1910 0.000512 512 260 420 36240 0.806656 0.943232 9.39632 51.2741 62.4934 62.5705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000128 4096 440 9150 107520 38.2996 28.385 5646.68 837.308 6550.79 6550.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1790 0.001024 1024 450 390 16920 0.74752 7.46496 50.0988 58.3563 58.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1750 0.000512 512 320 225 34560 1.26976 0.939776 5.54749 51.297 59.1519 59.2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1870 0.000256 512 500 345 66240 2.81053 1.70672 16.5425 58.6895 79.881 79.9925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1510 0.000256 2048 300 3660 69120 5.86141 7.05062 596.842 209.59 819.421 819.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1780 0.000128 512 400 675 136320 6.21622 3.4216 69.1107 104.5 183.407 183.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 3.2e-05 4096 100 2250 584192 154.734 120.033 6936.59 3571.38 10783 10783.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 6.4e-05 2048 80 1125 305920 28.3706 727.411 838.677 1594.5 1594.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 250 3.2e-05 1024 50 1200 188416 95.3204 27.3114 350.307 835.909 1309.04 1309.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1910 0.000512 512 260 420 36352 0.806496 0.940288 9.0032 51.3209 62.1432 62.2245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000128 4096 440 9150 107008 38.1177 28.3248 5379.42 836.514 6282.49 6282.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1790 0.001024 1024 450 390 17024 0.763904 7.18077 51.327 59.3134 59.3715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1750 0.000512 512 320 225 34816 1.26266 0.938624 5.23795 51.3405 58.885 58.9824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1870 0.000256 512 500 345 66560 2.7953 1.7025 15.891 52.4579 72.9741 73.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1510 0.000256 2048 300 3660 68864 5.82246 7.03046 569.536 209.325 791.789 791.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1780 0.000128 512 400 675 137216 6.17437 3.40582 66.7806 104.682 181.202 181.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 3.2e-05 4096 100 2250 583680 154.654 120.062 8013.41 3572.41 11860.8 11861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 6.4e-05 2048 80 1125 305856 28.4384 844.862 838.839 1712.19 1712.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 250 3.2e-05 1024 50 1200 184320 95.3228 27.0089 401.026 833.276 1356.82 1356.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1910 0.000512 512 260 420 36096 0.804992 0.935808 10.6572 51.2854 63.7553 63.8326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000128 4096 440 9150 106752 38.1824 28.3172 6188.28 838.019 7092.9 7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1790 0.001024 1024 450 390 16896 0.751616 8.47069 51.2457 60.5098 60.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1750 0.000512 512 320 225 33792 1.25715 0.928064 6.17974 49.9872 58.4518 58.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1870 0.000256 512 500 345 64512 2.792 1.68685 18.1711 51.8202 74.5974 74.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1510 0.000256 2048 300 3660 68352 5.79766 7.04102 654.566 208.997 876.479 876.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1780 0.000128 512 400 675 135168 6.11078 3.39702 76.8767 103.364 189.898 190.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 3.2e-05 4096 100 2250 584000 155.523 120.473 8067.22 3573.39 11916.8 11917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 6.4e-05 2048 80 1125 305800 28.6244 844.171 837.911 1710.75 1710.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 250 3.2e-05 1024 50 1200 185600 95.4056 27.0138 404.686 832.962 1360.26 1360.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1910 0.000512 512 260 420 36000 0.80656 0.937216 10.8754 51.2779 63.967 64.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000128 4096 440 9150 107200 38.34 28.3916 6308.32 838.031 7213.2 7213.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1790 0.001024 1024 450 390 16800 0.743424 8.68234 50.0504 59.5199 59.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1750 0.000512 512 320 225 33600 1.26438 0.92976 6.37411 49.9739 58.643 58.7359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1870 0.000256 512 500 345 65600 2.7849 1.68854 18.5819 55.6 78.7841 78.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1510 0.000256 2048 300 3660 68400 5.82294 7.06694 658.903 208.797 880.664 880.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1780 0.000128 512 400 675 134400 6.1593 3.40765 77.2391 103.299 190.266 190.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 3.2e-05 4096 100 2250 583680 154.889 120.186 7387.26 3573.61 11236.2 11236.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 6.4e-05 2048 80 1125 305664 28.588 776.925 837.759 1643.32 1643.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 250 3.2e-05 1024 50 1200 188416 95.3882 26.8268 373.917 837.433 1333.75 1333.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1910 0.000512 512 260 420 35840 0.798208 0.926624 9.71117 49.9978 61.5066 61.5835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000128 4096 440 9150 106496 38.2054 28.322 5683.39 848.142 6598.17 6598.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1790 0.001024 1024 450 390 16896 0.759072 7.83677 51.3065 59.9442 60.0018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1750 0.000512 512 320 225 33792 1.2303 0.912352 5.61472 49.6724 57.5328 57.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1870 0.000256 512 500 345 65536 2.8327 1.70598 16.9674 52.5142 74.1445 74.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1510 0.000256 2048 300 3660 68608 5.81837 7.03478 603.149 209.554 825.63 825.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1780 0.000128 512 400 675 135168 6.28282 3.41322 70.1493 104.709 184.706 184.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1160 3.2e-05 4096 100 2260 583936 154.804 120.078 5948.76 3589.79 9813.65 9813.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 6.4e-05 2048 80 1120 306112 28.4078 585.964 849.117 1463.54 1463.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 250 3.2e-05 1024 50 1200 191488 96.044 26.8766 620.986 837.928 1582.03 1582.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1910 0.000512 512 260 420 36480 0.805216 0.937664 7.26202 51.3384 60.4158 60.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1130 0.000128 4096 440 9160 107648 38.2154 28.3382 4389.12 837.971 5293.76 5293.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1790 0.001024 1024 450 400 17056 0.74576 5.89619 51.3036 57.992 58.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1750 0.000512 512 320 220 34816 1.25853 0.939616 8.21859 51.2559 61.7754 61.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1870 0.000256 512 500 340 66560 2.80202 1.7065 13.2666 57.8702 75.7765 75.8866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1510 0.000256 2048 300 3660 69184 5.8336 7.21741 464.229 209.606 686.963 687.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1780 0.000128 512 400 680 137728 6.18666 3.41606 53.9789 104.886 168.626 168.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 3.2e-05 4096 100 2260 584000 155.557 120.359 6344.72 3575.42 10196.3 10196.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 6.4e-05 2048 80 1120 306080 28.3956 658.982 838.922 1526.35 1526.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 250 3.2e-05 1024 50 1200 190720 96.3674 27.0292 625.034 838.661 1587.28 1587.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1910 0.000512 512 260 420 36480 0.806912 0.940032 8.23309 51.2991 61.3501 61.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1130 0.000128 4096 440 9160 107680 38.3932 28.3955 4934.4 839.535 5840.84 5840.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1790 0.001024 1024 450 400 17040 0.751456 6.68467 51.3089 58.7903 58.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1750 0.000512 512 320 220 34720 1.25747 0.936832 8.82 51.2608 62.3737 62.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1870 0.000256 512 500 340 66560 2.81658 1.70797 14.1124 56.8301 75.5947 75.7043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1510 0.000256 2048 300 3660 69200 5.86275 7.07078 521.413 209.807 744.228 744.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1780 0.000128 512 400 680 137600 6.21846 3.41606 61.0708 104.981 175.843 175.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 3.2e-05 4096 100 2260 583680 155.102 120.227 5898.22 3574.58 9748.37 9748.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 6.4e-05 2048 80 1120 306096 28.4936 613.906 838.842 1481.29 1481.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 250 3.2e-05 1024 50 1200 190464 96.1779 26.9073 534.769 837.09 1495.15 1495.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1910 0.000512 512 260 420 36480 0.806912 0.938016 7.56384 51.3125 60.6919 60.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000128 4096 440 9160 107520 38.2766 28.3648 4581.96 838.24 5486.95 5487.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1790 0.001024 1024 450 400 17040 0.749568 6.14605 51.3246 58.2634 58.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1750 0.000512 512 320 220 34752 1.26275 0.940032 4.3295 51.3294 57.9652 58.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1870 0.000256 512 500 340 66432 2.80582 1.70797 13.1051 59.8697 77.6193 77.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1510 0.000256 2048 300 3660 69120 5.84704 7.03978 485.665 209.713 708.345 708.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1780 0.000128 512 400 680 137472 6.18806 3.41488 56.6395 104.799 171.2 171.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 3.2e-05 4096 100 2260 583744 155.4 120.351 6031.29 3575.38 9882.65 9882.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 6.4e-05 2048 80 1120 306096 28.4051 622.358 839.002 1489.81 1489.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 250 3.2e-05 1024 50 1200 189952 95.9965 26.922 560.01 837.297 1520.42 1520.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1910 0.000512 512 260 420 36400 0.805792 0.940352 7.89213 51.3665 61.0796 61.1566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000128 4096 440 9160 107520 38.3746 28.3855 4646.73 838.676 5552.27 5552.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1790 0.001024 1024 450 400 17024 0.74752 6.42531 51.3182 58.5343 58.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1750 0.000512 512 320 220 34720 1.26429 0.94208 4.53894 51.3344 58.1822 58.2766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1870 0.000256 512 500 340 66304 2.81296 1.70931 13.443 60.7497 78.8426 78.9511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1510 0.000256 2048 300 3660 69104 5.85974 7.05853 491.271 209.809 714.077 714.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1780 0.000128 512 400 680 137088 6.22243 3.41402 57.8948 104.817 172.506 172.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 3.2e-05 4096 100 2260 583936 154.899 120.14 6120.71 3590.81 9986.78 9986.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 6.4e-05 2048 80 1120 306048 28.3913 633.045 857.794 1519.28 1519.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 250 3.2e-05 1024 50 1200 190464 95.434 26.8783 312.144 861.361 1296 1296.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1910 0.000512 512 260 420 36352 0.804576 0.937152 7.79674 51.2555 60.866 60.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000128 4096 440 9160 107520 38.257 28.3501 4544.24 846.317 5457.28 5457.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1790 0.001024 1024 450 400 17024 0.753792 6.40832 51.2989 58.5042 58.5646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1750 0.000512 512 320 220 34816 1.26272 0.941664 4.49632 51.2786 58.0804 58.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1870 0.000256 512 500 340 66048 2.80096 1.7024 13.4874 60.7764 78.8988 79.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1510 0.000256 2048 300 3660 68992 5.83213 7.02669 481.837 209.353 704.125 704.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1780 0.000128 512 400 680 137216 6.17267 3.41037 57.2623 104.567 171.569 171.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 3.2e-05 4096 100 2260 583488 155.323 120.359 7400.37 3588.15 11264.4 11264.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 6.4e-05 2048 80 1120 306072 28.4622 773.587 847.476 1649.57 1649.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 250 3.2e-05 1024 50 1200 191232 95.5179 26.9637 383.893 847.124 1353.69 1353.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1910 0.000512 512 260 420 36288 0.804608 0.941376 9.69357 61.7644 73.274 73.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000128 4096 440 9160 107424 38.3082 28.3921 5736.37 842.812 6645.99 6646.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1790 0.001024 1024 450 400 16992 0.750208 7.91267 51.286 59.9922 60.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1750 0.000512 512 320 220 34560 1.26518 0.939744 5.48016 51.2828 59.066 59.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1870 0.000256 512 500 340 66240 2.8024 1.7072 16.8114 52.3772 73.8219 73.9348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1510 0.000256 2048 300 3660 69120 5.85744 7.07091 608.977 209.775 831.757 831.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1780 0.000128 512 400 680 137088 6.18678 3.41994 71.8894 104.553 186.204 186.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 3.2e-05 4096 100 2260 582912 155.002 120.287 5130.84 3572.67 8979.03 8979.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 6.4e-05 2048 80 1120 306000 28.3911 535.122 838.039 1410.13 1410.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 250 3.2e-05 1024 50 1200 188928 95.5673 26.8397 609.267 852.705 1584.57 1584.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1910 0.000512 512 260 420 36288 0.80752 0.941312 6.8936 51.2844 59.9985 60.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000128 4096 440 9160 107136 38.2456 28.3764 3968.52 852.781 4888.03 4888.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1790 0.001024 1024 450 400 16848 0.746272 5.55827 51.1654 57.5127 57.5697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1750 0.000512 512 320 220 33984 1.26189 0.934816 3.87856 50.062 56.2377 56.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1870 0.000256 512 500 340 65664 2.78374 1.69165 11.8003 60.1124 76.5159 76.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1510 0.000256 2048 300 3660 68832 5.81632 7.04592 422.224 209.012 644.18 644.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1780 0.000128 512 400 680 135936 6.12739 3.41197 50.0305 103.744 163.47 163.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 3.2e-05 4096 100 2260 583680 154.853 120.215 7178.98 3571.14 11025.4 11025.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 6.4e-05 2048 80 1120 306000 28.4384 746.988 838.218 1613.69 1613.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 250 3.2e-05 1024 50 1200 189440 95.652 26.9455 364.694 837.909 1325.38 1325.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1910 0.000512 512 260 420 36320 0.804704 0.935616 9.46253 51.25 62.5272 62.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000128 4096 440 9160 107520 38.2255 28.3751 5577.29 838.171 6482.17 6482.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1790 0.001024 1024 450 400 16960 0.748352 7.71683 51.2333 59.7421 59.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1750 0.000512 512 320 220 34560 1.25466 0.934176 5.34038 50.1069 57.7371 57.8308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1870 0.000256 512 500 340 65920 2.79136 1.69229 16.1719 52.13 72.911 73.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1510 0.000256 2048 300 3660 68960 5.82656 7.07584 587.899 209.311 810.186 810.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1780 0.000128 512 400 680 136960 6.22582 3.41907 69.1954 104.918 183.915 184.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 3.2e-05 4096 100 2260 583680 154.591 120.117 4999.79 3592.99 8867.7 8867.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 6.4e-05 2048 80 1120 305920 28.4858 520.544 838.689 1387.76 1387.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 250 3.2e-05 1024 50 1200 189440 95.3656 26.8836 255.713 838.64 1216.79 1216.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1910 0.000512 512 260 420 36160 0.79952 0.93968 6.58413 51.214 59.6072 59.6849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000128 4096 440 9160 106880 38.0222 28.3081 3848.38 835.797 4750.61 4750.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1790 0.001024 1024 450 400 16800 0.752192 5.30077 50.0983 56.1955 56.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1750 0.000512 512 320 220 33920 1.25238 0.929792 3.77818 49.9645 56.0273 56.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1870 0.000256 512 500 340 65280 2.7695 1.68358 11.326 62.6038 78.5068 78.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1510 0.000256 2048 300 3660 68800 5.80608 7.06163 408.851 209.246 631.037 631.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1780 0.000128 512 400 680 133120 6.18096 3.40134 47.4821 103.334 160.553 160.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 3.2e-05 4096 100 2260 583680 154.813 120.212 6756.59 3585.01 10616.8 10617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 6.4e-05 2048 80 1120 306048 28.4314 699.287 838.252 1566.01 1566.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 250 3.2e-05 1024 50 1200 190464 95.3152 27.2384 344.428 836.589 1303.76 1303.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1910 0.000512 512 260 420 36288 0.802304 0.93648 8.74224 51.2341 61.7879 61.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000128 4096 440 9160 107136 38.1376 28.3256 5224.87 836.877 6128.32 6128.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1790 0.001024 1024 450 400 16992 0.753376 7.18848 51.2974 59.2817 59.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1750 0.000512 512 320 220 34560 1.26035 0.935904 4.99402 51.2106 58.5051 58.5981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1870 0.000256 512 500 340 66048 2.79357 1.69773 15.1619 61.7035 81.4841 81.5937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1510 0.000256 2048 300 3660 68928 5.82077 7.12294 551.977 209.432 774.426 774.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1780 0.000128 512 400 680 136704 6.14525 3.40685 64.9186 104.245 178.871 178.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 3.2e-05 4096 100 2260 582912 155.164 120.267 4779.4 3576.66 8631.72 8631.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 6.4e-05 2048 80 1120 305856 28.3925 495.643 838.56 1362.64 1362.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 250 3.2e-05 1024 50 1200 184320 95.2339 26.8178 238.105 833.24 1193.58 1193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1910 0.000512 512 260 420 36096 0.804896 0.935872 6.3064 51.2785 59.3988 59.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000128 4096 440 9160 106752 38.191 28.3331 3680.87 837.942 4585.45 4585.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1790 0.001024 1024 450 400 16896 0.751616 5.08723 51.3211 57.2034 57.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1750 0.000512 512 320 220 33792 1.26515 0.925664 3.6119 49.9841 55.8907 55.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1870 0.000256 512 500 340 64512 2.79376 1.68688 10.7566 57.7786 73.1449 73.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1510 0.000256 2048 300 3660 68352 5.80813 7.00211 389.478 208.818 611.177 611.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1780 0.000128 512 400 680 135168 6.1016 3.3983 46.1557 103.352 159.169 159.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 3.2e-05 4096 100 2260 583600 156.044 120.604 7002.75 3573.41 10853 10853.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 6.4e-05 2048 80 1120 306000 28.4063 731.048 838.2 1597.7 1597.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 250 3.2e-05 1024 50 1200 188800 95.7975 26.9516 357.03 837.177 1317.14 1317.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1910 0.000512 512 260 420 36200 0.809024 0.94208 8.99443 51.2059 62.0237 62.1006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000128 4096 440 9160 107200 38.4829 28.4143 5422.24 837.347 6326.59 6326.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1790 0.001024 1024 450 400 16900 0.743424 7.32826 51.1832 59.2982 59.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1750 0.000512 512 320 220 34400 1.26707 0.938048 5.16182 51.2228 58.6931 58.7841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1870 0.000256 512 500 340 65600 2.82262 1.70394 15.7075 52.2529 72.6157 72.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1510 0.000256 2048 300 3660 69000 5.8688 7.0719 575.101 209.571 797.687 797.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1780 0.000128 512 400 680 136000 6.22224 3.41997 67.2128 104.292 181.303 181.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 3.2e-05 4096 100 2260 583200 155.828 120.647 4912.36 3598.44 8787.49 8787.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 6.4e-05 2048 80 1120 305800 28.3854 512.08 838.465 1378.98 1379.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 250 3.2e-05 1024 50 1200 185600 95.3397 26.8024 247.225 833.526 1203.09 1203.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1910 0.000512 512 260 420 36000 0.80896 0.937824 6.50368 51.2926 59.6146 59.6926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000128 4096 440 9160 107200 38.352 28.3966 3794.69 838.496 4700.04 4700.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1790 0.001024 1024 450 400 16800 0.74512 5.23197 51.2005 57.2359 57.2928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1750 0.000512 512 320 220 33600 1.25718 0.927072 3.70893 49.991 55.9894 56.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1870 0.000256 512 500 340 64000 2.81674 1.68973 11.0536 56.7754 72.4641 72.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1510 0.000256 2048 300 3660 68400 5.82451 7.05456 400.756 208.923 622.633 622.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1780 0.000128 512 400 680 134400 6.16288 3.40458 47.174 103.358 160.254 160.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 3.2e-05 4096 100 2260 583296 155.181 120.324 8888.21 3574.29 12738.2 12738.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 6.4e-05 2048 80 1120 305984 28.3709 927.665 838.461 1794.54 1794.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 250 3.2e-05 1024 50 1200 189952 95.3775 26.8987 457.008 836.979 1416.46 1416.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1910 0.000512 512 260 420 36064 0.802816 0.937312 11.9939 51.2004 65.0067 65.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000128 4096 440 9160 107072 38.201 28.3594 6842.13 837.399 7746.2 7746.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1790 0.001024 1024 450 400 16912 0.753216 9.7993 55.4619 66.0567 66.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1750 0.000512 512 320 220 34048 1.25206 0.929472 6.78925 50.0145 59.0858 59.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1870 0.000256 512 500 340 66304 2.81418 1.7119 20.4333 52.5294 77.6155 77.7294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1510 0.000256 2048 300 3660 68992 5.83616 7.04214 728.131 217.225 958.308 958.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1780 0.000128 512 400 680 136192 6.25046 3.4143 85.9796 104.832 200.633 200.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 3.2e-05 4096 100 2260 583296 154.892 120.208 5861.52 3594.44 9731.27 9731.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 6.4e-05 2048 80 1120 305760 28.3976 604.85 838.428 1471.72 1471.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 250 3.2e-05 1024 50 1200 186368 95.8609 26.8677 292.774 837.412 1253.1 1253.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1910 0.000512 512 260 420 35840 0.800768 0.931936 7.8169 50.0711 59.6932 59.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000128 4096 440 9160 106624 38.1763 28.3361 4508.29 838.127 5413.03 5413.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1790 0.001024 1024 450 400 16800 0.74752 6.46378 51.2392 58.4936 58.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1750 0.000512 512 320 220 34048 1.26134 0.93296 4.58861 50.0944 56.978 57.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1870 0.000256 512 500 340 64512 2.80547 1.69254 13.3069 60.0841 78.0192 78.1251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1510 0.000256 2048 300 3660 68544 5.7952 7.00413 476.269 208.73 697.871 697.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1780 0.000128 512 400 680 132608 6.24861 3.39763 55.7948 103.715 169.309 169.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 3.2e-05 4096 100 2260 583200 155.462 120.412 8553.81 3593.99 12423.9 12424.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 6.4e-05 2048 80 1120 306000 28.3971 890.23 838.82 1757.49 1757.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 250 3.2e-05 1024 50 1200 188160 95.5664 26.8753 434.292 835.218 1392.14 1392.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1910 0.000512 512 260 420 36240 0.806912 0.940032 11.6248 51.3025 64.7456 64.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000128 4096 440 9160 107520 38.3105 28.3771 6623.52 838.251 7528.57 7528.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1790 0.001024 1024 450 400 16920 0.746656 9.44742 51.2591 61.4974 61.5567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1750 0.000512 512 320 220 34560 1.26992 0.940192 6.7343 51.322 60.3612 60.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1870 0.000256 512 500 340 66240 2.81091 1.70698 19.6266 52.423 76.696 76.8105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1510 0.000256 2048 300 3660 69120 5.85882 7.04957 700.175 209.906 923.067 923.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1780 0.000128 512 400 680 136320 6.20877 3.41978 82.8593 104.612 197.261 197.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 3.2e-05 4096 100 2260 582720 154.829 120.211 5780.12 3592.04 9647.43 9647.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 6.4e-05 2048 80 1120 305760 28.4303 601.768 838.455 1468.7 1468.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 250 3.2e-05 1024 50 1200 184320 95.8628 26.8452 287.6 835.355 1245.85 1246.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1910 0.000512 512 260 420 35520 0.800352 0.931072 7.52115 49.9979 59.3218 59.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000128 4096 440 9160 106560 38.1622 28.3461 4444.29 836.109 5347.01 5347.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1790 0.001024 1024 450 400 16800 0.753664 6.19165 51.2566 58.2462 58.3024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1750 0.000512 512 320 220 33600 1.26118 0.930176 4.43187 50.0163 56.7383 56.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1870 0.000256 512 500 340 65280 2.78294 1.68531 13.1327 59.6479 77.3776 77.4854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1510 0.000256 2048 300 3660 68640 5.8273 7.08522 471.799 209.456 694.241 694.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1780 0.000128 512 400 680 134400 6.1409 3.40147 55.4188 103.392 168.508 168.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 3.2e-05 4096 100 2260 583680 155.006 120.185 8334.32 3589.06 12198.8 12199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 6.4e-05 2048 80 1120 305920 28.375 866.126 837.638 1732.19 1732.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 250 3.2e-05 1024 50 1200 188416 95.3105 26.8188 421.734 834.928 1378.98 1379.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1910 0.000512 512 260 420 36352 0.806912 0.942496 11.3588 51.2946 64.4761 64.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000128 4096 440 9160 107008 38.107 28.3244 6425.75 835.411 7327.71 7327.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1790 0.001024 1024 450 400 16896 0.750912 9.0833 51.2135 61.0908 61.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1750 0.000512 512 320 220 34816 1.26285 0.941696 6.41187 51.3155 60.0322 60.1236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1870 0.000256 512 500 340 65536 2.82243 1.70432 18.8637 52.4123 75.9272 76.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1510 0.000256 2048 300 3660 68864 5.8152 7.03434 678.749 209.205 900.878 900.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1780 0.000128 512 400 680 137216 6.17965 3.40762 81.3158 104.677 195.741 195.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 3.2e-05 4096 100 2260 583680 154.853 120.186 5599.92 3608.03 9483.22 9483.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 6.4e-05 2048 80 1120 305664 28.3684 580.223 845.739 1454.38 1454.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 250 3.2e-05 1024 50 1200 188416 95.3336 26.8308 284.712 843.524 1250.59 1250.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1910 0.000512 512 260 420 35840 0.79632 0.929856 7.42058 51.2902 60.5095 60.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000128 4096 440 9160 106496 38.1862 28.3224 4293.11 844.528 5204.25 5204.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1790 0.001024 1024 450 400 16640 0.744448 5.99456 51.2838 58.0669 58.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1750 0.000512 512 320 220 33792 1.23248 0.91136 4.13421 49.9037 56.2852 56.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1870 0.000256 512 500 340 65536 2.8295 1.70461 12.8179 53.0201 70.5009 70.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1510 0.000256 2048 300 3660 68608 5.82365 7.16234 454.246 211.575 678.88 678.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1780 0.000128 512 400 680 135168 6.27267 3.41411 53.6346 105.713 169.193 169.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 3.2e-05 4096 100 2260 582912 155.166 120.247 7286.49 3576.08 11138.2 11138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 6.4e-05 2048 80 1120 305856 28.3912 755.74 838.486 1622.66 1622.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 250 3.2e-05 1024 50 1200 184320 95.297 26.7328 359.787 833.045 1315.06 1315.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1910 0.000512 512 260 420 36096 0.803872 0.933856 9.72925 51.2778 62.8149 62.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000128 4096 440 9160 106752 38.1842 28.3301 5615.59 838.037 6520.25 6520.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1790 0.001024 1024 450 400 16896 0.7472 7.79674 51.3229 59.9118 59.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1750 0.000512 512 320 220 33792 1.25475 0.925664 5.54013 49.9855 57.8082 57.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1870 0.000256 512 500 340 64512 2.7968 1.68813 16.1634 51.8173 72.596 72.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1510 0.000256 2048 300 3660 68352 5.80221 7.0423 588.151 208.812 809.882 809.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1780 0.000128 512 400 680 135168 6.10842 3.39322 69.4548 103.353 182.465 182.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 3.2e-05 4096 100 2260 582144 155.103 120.176 5066.46 3590.66 8932.62 8932.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 6.4e-05 2048 80 1120 305664 28.3978 528.07 855.954 1412.47 1412.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 250 3.2e-05 1024 50 1200 172032 95.4542 26.441 236.892 824.705 1183.68 1183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1910 0.000512 512 260 420 35328 0.804864 0.93408 6.54541 50.0827 58.4408 58.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000128 4096 440 9160 105984 38.1799 28.3122 3879.75 834.381 4780.73 4780.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1790 0.001024 1024 450 400 16512 0.753632 5.29174 49.9927 56.0812 56.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1750 0.000512 512 320 220 33792 1.26592 0.933888 3.90931 50.0983 56.3076 56.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1870 0.000256 512 500 340 64512 2.81094 1.68704 11.597 57.3401 73.5621 73.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1510 0.000256 2048 300 3660 68352 5.81837 7.02336 413.406 209.207 635.526 635.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1780 0.000128 512 400 680 135168 6.12877 3.39251 49.1468 103.42 162.243 162.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 3.2e-05 4096 100 2260 583200 155.844 120.656 7468.6 3584.15 11329.5 11329.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 6.4e-05 2048 80 1120 305800 28.3724 777.999 838.561 1644.98 1645.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 250 3.2e-05 1024 50 1200 185600 95.4396 26.8022 377.255 833.669 1333.36 1333.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1910 0.000512 512 260 420 36000 0.805184 0.932544 9.85766 51.2944 62.9641 63.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000128 4096 440 9160 107200 38.3541 28.393 5773 838.746 6678.6 6678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1790 0.001024 1024 450 400 16800 0.745824 7.90528 51.204 59.8994 59.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1750 0.000512 512 320 220 33600 1.26362 0.927872 5.55354 49.9935 57.8419 57.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1870 0.000256 512 500 340 64000 2.81683 1.69117 16.7156 51.831 73.1881 73.3032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1510 0.000256 2048 300 3660 68400 5.82275 7.01645 609.007 208.964 830.886 830.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1780 0.000128 512 400 680 134400 6.15622 3.4047 71.9486 103.381 185.047 185.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 3.2e-05 4096 100 2260 582400 155.338 120.427 5314.41 3577.88 9168.28 9168.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 6.4e-05 2048 80 1120 305600 28.3935 549.446 851.234 1429.12 1429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 250 3.2e-05 1024 50 1200 179200 94.908 26.5534 260.034 844.638 1226.32 1226.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1910 0.000512 512 260 420 35200 0.802816 0.936288 6.93203 50.1096 58.8568 58.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000128 4096 440 9160 105600 38.2432 28.3418 4130.33 835.453 5032.48 5032.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1790 0.001024 1024 450 400 16400 0.749664 5.66259 49.8863 56.3418 56.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1750 0.000512 512 320 220 33600 1.27546 0.933792 4.07347 50.1259 56.5097 56.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1870 0.000256 512 500 340 64000 2.82214 1.68986 12.1632 59.5455 76.3462 76.4593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1510 0.000256 2048 300 3660 68000 5.82246 7.14547 437.806 209.505 660.352 660.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1780 0.000128 512 400 680 134400 6.15949 3.39763 52.0987 103.513 165.322 165.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1160 3.2e-05 4096 100 2256 583936 154.838 120.118 5866.81 3572.59 9714.59 9714.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 6.4e-05 2048 80 1128 306048 28.4299 582.32 838.318 1449.11 1449.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 250 3.2e-05 1024 50 1200 183296 96.7807 26.8817 559.712 837.991 1521.55 1521.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1910 0.000512 512 260 432 36480 0.804416 0.937152 7.30893 51.2767 60.3986 60.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1130 0.000128 4096 440 9168 107520 38.1939 28.3328 4344.3 838.173 5249.11 5249.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1790 0.001024 1024 450 408 16992 0.748096 5.93914 51.2891 58.02 58.0788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1750 0.000512 512 320 216 34944 1.25565 0.93824 7.39126 51.3049 60.9993 61.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1870 0.000256 512 500 360 66816 2.79562 1.70733 13.7703 59.2014 77.6017 77.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1510 0.000256 2048 300 3672 69184 5.82656 7.05325 458.253 209.638 680.848 680.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1780 0.000128 512 400 672 138752 6.15526 3.4103 53.0553 104.906 167.682 167.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 3.2e-05 4096 100 2256 584000 155.528 120.396 5877.71 3594.18 9748.05 9748.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 6.4e-05 2048 80 1128 306040 28.416 616.548 839.01 1484.02 1484.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 250 3.2e-05 1024 50 1200 183040 97.4536 26.9414 529.152 838.649 1492.39 1492.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1910 0.000512 512 260 432 36480 0.80288 0.943136 7.67965 51.302 60.7994 60.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1130 0.000128 4096 440 9168 107520 38.3963 28.3998 4572.41 838.776 5478.09 5478.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1790 0.001024 1024 450 408 17000 0.751616 6.21853 51.327 58.3421 58.4012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1750 0.000512 512 320 216 34880 1.25725 0.937984 7.61712 51.2643 61.1769 61.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1870 0.000256 512 500 360 66880 2.80659 1.70928 13.7346 52.5856 70.9614 71.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1510 0.000256 2048 300 3672 69120 5.86362 7.06323 485.231 209.826 708.062 708.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1780 0.000128 512 400 672 138880 6.17587 3.42022 56.3416 104.993 171.185 171.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 3.2e-05 4096 100 2256 583680 155.048 120.239 5790.79 3572.18 9638.48 9638.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 6.4e-05 2048 80 1128 306048 28.5597 607.044 838.253 1473.9 1473.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 250 3.2e-05 1024 50 1200 181248 97.0477 26.9167 520.795 836.503 1481.45 1481.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1910 0.000512 512 260 432 36480 0.803808 0.937888 7.7584 51.2886 60.8618 60.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000128 4096 440 9168 107520 38.246 28.3566 4499.98 837.854 5404.55 5404.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1790 0.001024 1024 450 408 16992 0.753312 6.29958 51.3024 58.3994 58.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1750 0.000512 512 320 216 34944 1.25987 0.940288 4.36614 51.3118 57.9796 58.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1870 0.000256 512 500 360 66432 2.80138 1.7071 13.603 56.3767 74.618 74.7302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1510 0.000256 2048 300 3672 69120 5.84173 7.03619 477.82 209.568 700.344 700.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1780 0.000128 512 400 672 138240 6.16384 3.4192 55.9943 104.731 170.463 170.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 3.2e-05 4096 100 2256 583680 154.899 120.214 3739.44 3575.3 7590.08 7590.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 6.4e-05 2048 80 1128 305952 28.4509 392.298 838.677 1259.47 1259.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 250 3.2e-05 1024 50 1200 181248 96.9813 26.8533 531.115 837.075 1492.21 1492.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1910 0.000512 512 260 432 36288 0.800256 0.93184 5.12189 51.214 58.1362 58.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1130 0.000128 4096 440 9168 107136 38.1774 28.3279 2903.23 837.627 3807.47 3807.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1790 0.001024 1024 450 408 16896 0.74512 4.11434 51.2571 56.3053 56.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1750 0.000512 512 320 216 34560 1.26042 0.9344 7.47597 51.2291 60.9983 61.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1870 0.000256 512 500 360 66048 2.79254 1.69654 8.97718 52.2636 65.8544 65.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1510 0.000256 2048 300 3672 68928 5.82445 7.03283 307.632 209.586 530.147 530.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1780 0.000128 512 400 672 136704 6.1519 3.40173 35.9386 104.321 149.968 150.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 3.2e-05 4096 100 2256 583744 155.309 120.346 6744.95 3575.96 10596.8 10597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 6.4e-05 2048 80 1128 306040 28.3899 703.055 852.049 1583.54 1583.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 250 3.2e-05 1024 50 1200 180992 96.6121 26.9251 381.369 856.287 1370.14 1370.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1910 0.000512 512 260 432 36400 0.808736 0.941408 9.13421 51.3194 62.2775 62.3552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000128 4096 440 9168 107520 38.3395 28.3894 5224.25 850.734 6141.82 6141.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1790 0.001024 1024 450 408 16968 0.745568 7.40326 51.3014 59.4942 59.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1750 0.000512 512 320 216 34944 1.26707 0.942432 5.19738 51.336 58.8427 58.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1870 0.000256 512 500 360 66752 2.81078 1.70797 16.0046 58.0873 78.7365 78.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1510 0.000256 2048 300 3672 69104 5.8696 7.10176 550.493 209.827 773.367 773.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1780 0.000128 512 400 672 137984 6.18022 3.42016 65.0428 104.831 179.628 179.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 3.2e-05 4096 100 2256 583296 155.213 120.312 4274.02 3594.73 8144.51 8144.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 6.4e-05 2048 80 1128 305984 28.4673 444.569 839.051 1312.13 1312.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 250 3.2e-05 1024 50 1200 179200 96.6213 26.9008 583.245 837.389 1544.35 1544.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1910 0.000512 512 260 432 36064 0.801568 0.934272 5.75014 51.2066 58.7668 58.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000128 4096 440 9168 107072 38.2238 28.3642 3271.4 837.781 4175.88 4175.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1790 0.001024 1024 450 408 16912 0.746848 4.68957 51.3045 56.7846 56.8451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1750 0.000512 512 320 216 34496 1.2552 0.931264 3.30611 50.0192 55.6177 55.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1870 0.000256 512 500 360 66304 2.80858 1.7055 10.2278 58.9207 73.7901 73.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1510 0.000256 2048 300 3672 68992 5.82378 7.05126 348.466 209.689 571.107 571.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1780 0.000128 512 400 672 137984 6.15958 3.41606 41.3249 104.869 155.926 156.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 3.2e-05 4096 100 2256 583936 154.814 120.123 6567.48 3572.84 10415.5 10415.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 6.4e-05 2048 80 1128 305984 28.4065 685.394 838.274 1552.12 1552.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 250 3.2e-05 1024 50 1200 182272 96.1859 26.8793 321.736 838.098 1283.09 1283.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1910 0.000512 512 260 432 36352 0.803392 0.937984 8.7391 51.3172 61.8695 61.9463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000128 4096 440 9168 107520 38.1935 28.3263 4856.44 838.324 5761.39 5761.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1790 0.001024 1024 450 408 16960 0.748256 7.16192 51.2907 59.2452 59.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1750 0.000512 512 320 216 34816 1.2591 0.937888 4.8649 51.2893 58.4523 58.5452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1870 0.000256 512 500 360 66560 2.79568 1.70064 15.315 58.1106 78.0526 78.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1510 0.000256 2048 300 3672 68992 5.82246 7.03776 515.777 209.38 738.094 738.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1780 0.000128 512 400 672 138240 6.13907 3.40986 61.7777 104.583 176.065 176.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 3.2e-05 4096 100 2256 583680 154.985 120.159 4365.93 3591.95 8233.23 8233.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 6.4e-05 2048 80 1128 305920 28.4888 452.413 838.935 1319.88 1319.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 250 3.2e-05 1024 50 1200 180224 96.4836 26.8274 539.503 836.039 1499.04 1499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1910 0.000512 512 260 432 36352 0.804384 0.943104 5.86893 51.3307 59.0199 59.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000128 4096 440 9168 107008 38.1029 28.3116 3101.45 836.548 4004.51 4004.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1790 0.001024 1024 450 408 16896 0.751616 4.71754 51.3048 56.8181 56.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1750 0.000512 512 320 216 34816 1.26787 0.942624 3.32893 51.3492 56.9872 57.0814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1870 0.000256 512 500 360 66560 2.79539 1.69984 10.4125 61.796 76.8332 76.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1510 0.000256 2048 300 3672 68864 5.82304 7.04512 335.161 209.381 557.492 557.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1780 0.000128 512 400 672 137216 6.17824 3.40992 40.7352 104.711 155.188 155.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 3.2e-05 4096 100 2256 583488 155.342 120.369 7109.61 3575.29 10960.8 10961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 6.4e-05 2048 80 1128 306000 28.3787 747.672 838.877 1614.97 1615.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 250 3.2e-05 1024 50 1200 182016 96.4157 26.9474 348.835 838.267 1310.65 1310.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1910 0.000512 512 260 432 36288 0.808736 0.941472 9.43459 51.2668 62.5235 62.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000128 4096 440 9168 107424 38.288 28.4162 5531.51 838.423 6436.75 6436.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1790 0.001024 1024 450 408 16920 0.751168 7.63904 51.2608 59.6942 59.7514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1750 0.000512 512 320 216 34848 1.26394 0.938464 5.30493 51.2834 58.8878 58.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1870 0.000256 512 500 360 66240 2.80854 1.70714 16.8132 57.7192 79.1747 79.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1510 0.000256 2048 300 3672 69120 5.85933 7.08778 586.649 209.806 809.478 809.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1780 0.000128 512 400 672 138240 6.14547 3.41811 68.902 104.572 183.197 183.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 3.2e-05 4096 100 2256 582912 155.004 120.31 4965.03 3594.16 8834.72 8834.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 6.4e-05 2048 80 1128 305856 28.3678 519.498 838.587 1386.5 1386.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 250 3.2e-05 1024 50 1200 179712 96.2075 26.8735 241.265 835.246 1199.78 1199.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1910 0.000512 512 260 432 36288 0.806944 0.942944 6.56912 51.3082 59.7024 59.7797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000128 4096 440 9168 107136 38.236 28.3792 3853.12 838.72 4758.56 4758.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1790 0.001024 1024 450 408 16848 0.744064 5.42515 51.2573 57.472 57.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1750 0.000512 512 320 216 34560 1.25808 0.933792 3.76669 50.0821 56.1425 56.2395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1870 0.000256 512 500 360 65664 2.78698 1.69363 11.861 61.4057 77.8782 77.9899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1510 0.000256 2048 300 3672 68832 5.81293 7.02426 409.483 209.205 631.601 631.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1780 0.000128 512 400 672 135936 6.12144 3.41174 47.871 103.837 161.395 161.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 3.2e-05 4096 100 2256 583680 154.893 120.265 6778.55 3573.84 10627.8 10628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 6.4e-05 2048 80 1128 306000 28.4018 709.487 838.331 1576.27 1576.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 250 3.2e-05 1024 50 1200 181760 96.3095 26.916 330.287 838.129 1291.84 1292.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1910 0.000512 512 260 432 36320 0.802976 0.938208 9.00915 51.2516 62.0772 62.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000128 4096 440 9168 107520 38.2257 28.3764 5280.02 838.287 6185.02 6185.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1790 0.001024 1024 450 408 16960 0.748768 7.33786 51.3107 59.4402 59.4987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1750 0.000512 512 320 216 34560 1.25744 0.934112 4.99888 50.1132 57.4069 57.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1870 0.000256 512 500 360 65920 2.79152 1.69926 15.919 52.1431 72.6812 72.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1510 0.000256 2048 300 3672 68960 5.82064 7.03898 556.95 209.342 779.228 779.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1780 0.000128 512 400 672 138240 6.16992 3.41619 65.2902 104.935 179.972 180.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 3.2e-05 4096 100 2256 583680 154.561 120.127 4820.59 3606.58 8702.08 8702.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 6.4e-05 2048 80 1128 305920 28.5553 505.21 838.741 1372.55 1372.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 250 3.2e-05 1024 50 1200 179200 96.185 26.8887 233.237 838.573 1195.07 1195.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1910 0.000512 512 260 432 36160 0.803168 0.937984 6.39872 51.2153 59.4273 59.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000128 4096 440 9168 106880 38.0143 28.2994 3720.83 835.656 4622.91 4623.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1790 0.001024 1024 450 408 16800 0.747008 5.30022 51.2089 57.2981 57.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1750 0.000512 512 320 216 33920 1.25821 0.927808 3.65437 49.9611 55.9052 55.9964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1870 0.000256 512 500 360 65280 2.77213 1.68461 11.44 62.7127 78.733 78.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1510 0.000256 2048 300 3672 68800 5.80442 7.01731 396.67 209.228 618.794 618.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1780 0.000128 512 400 672 135680 6.07869 3.39738 46.3185 103.323 159.275 159.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 3.2e-05 4096 100 2256 583680 154.786 120.198 8606.57 3590.13 12471.9 12472.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 6.4e-05 2048 80 1128 305952 28.4656 906.161 837.766 1772.44 1772.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 250 3.2e-05 1024 50 1200 181248 96.1221 26.8636 422.196 836.257 1381.63 1381.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1910 0.000512 512 260 432 36288 0.802624 0.934144 11.8872 51.1909 64.8902 64.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000128 4096 440 9168 107136 38.1416 28.3303 6639.13 836.614 7542.32 7542.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1790 0.001024 1024 450 408 16896 0.744448 9.62768 51.233 61.6491 61.7081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1750 0.000512 512 320 216 34560 1.25968 0.935712 6.63962 51.205 60.142 60.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1870 0.000256 512 500 360 66048 2.79466 1.69741 20.4804 52.2133 77.3144 77.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1510 0.000256 2048 300 3672 68928 5.81203 7.12906 708.043 209.385 930.442 930.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1780 0.000128 512 400 672 136704 6.14454 3.40669 82.8524 104.214 196.777 196.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 3.2e-05 4096 100 2256 582912 155.128 120.25 5574.83 3592.05 9442.47 9442.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 6.4e-05 2048 80 1128 305856 28.4778 579.097 838.077 1445.7 1445.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 250 3.2e-05 1024 50 1200 178176 95.9371 26.7363 266.01 832.638 1221.51 1221.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1910 0.000512 512 260 432 36096 0.80464 0.935968 7.71635 51.2529 60.7808 60.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000128 4096 440 9168 106752 38.1952 28.3284 4295.83 837.283 5199.74 5199.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1790 0.001024 1024 450 408 16704 0.741376 6.17677 50.0546 57.0165 57.0765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1750 0.000512 512 320 216 33792 1.25597 0.929792 4.38602 49.9625 56.6385 56.7321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1870 0.000256 512 500 360 64512 2.79184 1.6896 13.2324 56.6916 74.5311 74.6429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1510 0.000256 2048 300 3672 68352 5.80198 7.0103 451.432 208.65 672.967 673.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1780 0.000128 512 400 672 135168 6.11053 3.39558 53.8822 103.274 166.816 166.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 3.2e-05 4096 100 2256 583600 156.056 120.596 8495.26 3574.02 12346.2 12346.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 6.4e-05 2048 80 1128 306000 28.4543 892.178 838.126 1758.81 1758.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 250 3.2e-05 1024 50 1200 182400 96.4933 26.9578 418.928 837.001 1379.57 1379.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1910 0.000512 512 260 432 36200 0.807136 0.940032 11.7821 51.2055 64.8076 64.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000128 4096 440 9168 107200 38.4353 28.4119 6571.79 837.382 7476.12 7476.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1790 0.001024 1024 450 408 16900 0.745472 9.57328 51.2431 61.6053 61.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1750 0.000512 512 320 216 34800 1.2641 0.938048 6.75987 51.2228 60.2867 60.3791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1870 0.000256 512 500 360 66400 2.80336 1.70298 20.3459 52.254 77.238 77.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1510 0.000256 2048 300 3672 69000 5.85331 7.07757 697.489 209.576 920.07 920.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1780 0.000128 512 400 672 137600 6.15955 3.41606 82.5874 104.288 196.609 196.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 3.2e-05 4096 100 2256 583200 155.815 120.615 5751.75 3593.36 9621.77 9621.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 6.4e-05 2048 80 1128 305800 28.3685 605.18 837.887 1471.48 1471.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 250 3.2e-05 1024 50 1200 179200 96.0704 26.8036 278.211 833.014 1234.29 1234.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1910 0.000512 512 260 432 36000 0.807552 0.935936 7.59034 51.2725 60.6805 60.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000128 4096 440 9168 107200 38.3544 28.3875 4455.71 837.902 5360.47 5360.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1790 0.001024 1024 450 408 16800 0.745472 6.17472 51.245 58.2094 58.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1750 0.000512 512 320 216 34400 1.25603 0.927712 4.41517 49.9728 56.6721 56.7624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1870 0.000256 512 500 360 65600 2.78003 1.68982 13.7519 60.0606 78.4116 78.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1510 0.000256 2048 300 3672 68400 5.8143 7.02061 469.308 208.765 690.985 691.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1780 0.000128 512 400 672 134400 6.15744 3.40378 54.5676 103.286 167.57 167.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 3.2e-05 4096 100 2256 583296 155.162 120.319 8342.83 3575.44 12194 12194.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 6.4e-05 2048 80 1128 305984 28.3997 877.247 838.902 1744.6 1744.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 250 3.2e-05 1024 50 1200 179200 96.3515 26.8996 404.189 837.297 1364.92 1365.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1910 0.000512 512 260 432 36064 0.800768 0.934464 11.4168 51.2053 64.4323 64.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000128 4096 440 9168 107072 38.2264 28.3791 6446.47 837.778 7350.96 7351.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1790 0.001024 1024 450 408 16912 0.74752 9.1641 51.3025 61.2561 61.3178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1750 0.000512 512 320 216 34496 1.25146 0.930368 6.43702 50.0236 58.7439 58.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1870 0.000256 512 500 360 66304 2.81002 1.70803 20.0074 52.5487 77.2004 77.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1510 0.000256 2048 300 3672 68992 5.82403 7.18826 686.056 209.737 908.88 908.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1780 0.000128 512 400 672 137984 6.16403 3.41763 81.1419 104.962 195.843 195.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 3.2e-05 4096 100 2256 583296 154.9 120.245 5496.93 3594.67 9366.97 9367.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 6.4e-05 2048 80 1128 305760 28.3846 577.087 838.653 1444.17 1444.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 250 3.2e-05 1024 50 1200 179200 96.1481 26.8772 266.903 837.436 1227.56 1227.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1910 0.000512 512 260 432 35840 0.800256 0.931072 7.3273 50.1493 59.2792 59.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000128 4096 440 9168 106624 38.1688 28.3256 4231.57 838.272 5136.44 5136.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1790 0.001024 1024 450 408 16800 0.749568 5.91699 51.0757 57.7848 57.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1750 0.000512 512 320 216 34048 1.26362 0.931136 4.21296 50.0969 56.6059 56.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1870 0.000256 512 500 360 64512 2.80298 1.68976 12.9934 60.2081 77.8268 77.9377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1510 0.000256 2048 300 3672 68544 5.80198 7.03475 450.145 208.751 671.809 671.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1780 0.000128 512 400 672 136192 6.10154 3.39232 53.123 103.729 166.503 166.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 3.2e-05 4096 100 2256 583200 155.418 120.412 8041 3593.76 11910.8 11911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 6.4e-05 2048 80 1128 305880 28.3629 849.019 838.52 1715.95 1716.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 250 3.2e-05 1024 50 1200 180480 96.3999 26.8686 395.37 835.148 1353.97 1354.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1910 0.000512 512 260 432 36240 0.806976 0.937984 10.8708 51.2982 63.9876 64.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000128 4096 440 9168 107040 38.3294 28.3791 6212.72 838.148 7117.68 7117.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1790 0.001024 1024 450 408 16920 0.749472 8.87194 51.3264 60.9909 61.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1750 0.000512 512 320 216 34560 1.26662 0.940096 6.20752 51.3168 59.8324 59.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1870 0.000256 512 500 360 66240 2.81344 1.70669 19.377 55.4311 79.4581 79.5678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1510 0.000256 2048 300 3672 68880 5.85306 7.11056 661.713 209.878 884.627 884.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1780 0.000128 512 400 672 138240 6.14208 3.41955 79.0035 104.599 193.322 193.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 3.2e-05 4096 100 2256 582720 154.869 120.212 5181.88 3574.04 9031.24 9031.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 6.4e-05 2048 80 1128 305760 28.4011 545.771 838.615 1412.83 1412.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 250 3.2e-05 1024 50 1200 176640 96.4776 26.8437 249.561 835.468 1208.54 1208.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1910 0.000512 512 260 432 35520 0.798528 0.93184 7.06762 50.0814 58.951 59.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000128 4096 440 9168 106560 38.1528 28.3448 3983.69 836.23 4886.53 4886.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1790 0.001024 1024 450 408 16800 0.749568 5.78355 51.3265 57.9028 57.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1750 0.000512 512 320 216 33600 1.26234 0.92816 4.0689 50.0163 56.3743 56.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1870 0.000256 512 500 360 65280 2.78515 1.68394 12.4144 55.5285 72.5404 72.6511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1510 0.000256 2048 300 3672 68640 5.83053 7.0304 425.691 209.483 648.105 648.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1780 0.000128 512 400 672 134400 6.1447 3.40173 49.9857 103.4 163.086 163.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 3.2e-05 4096 100 2256 583680 154.955 120.141 7697.34 3572.26 11544.9 11545.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 6.4e-05 2048 80 1128 305920 28.4427 810.114 838.035 1676.64 1676.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 250 3.2e-05 1024 50 1200 180224 96.1943 26.8231 376.671 835.222 1335.1 1335.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1910 0.000512 512 260 432 36352 0.805024 0.944864 10.4567 51.3028 63.5816 63.6606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000128 4096 440 9168 107008 38.1062 28.3185 5941.42 835.614 6843.56 6843.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1790 0.001024 1024 450 408 16896 0.751776 8.40685 51.2819 60.4831 60.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1750 0.000512 512 320 216 34816 1.2656 0.941696 5.79024 51.3247 59.4234 59.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1870 0.000256 512 500 360 66560 2.79677 1.70394 18.5252 52.418 75.5707 75.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1510 0.000256 2048 300 3672 68864 5.81827 7.18234 632.9 209.228 855.202 855.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1780 0.000128 512 400 672 137216 6.17971 3.40973 74.3942 104.609 188.746 188.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 3.2e-05 4096 100 2256 583680 154.832 120.176 5227.58 3575.94 9078.77 9078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 6.4e-05 2048 80 1128 305664 28.3711 544.552 839.23 1412.2 1412.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 250 3.2e-05 1024 50 1200 180224 96.1429 26.8302 253.52 836.068 1212.75 1212.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1910 0.000512 512 260 432 35840 0.7976 0.93184 7.18234 50.0115 58.9975 59.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000128 4096 440 9168 106496 38.1956 28.3258 4028.18 837.021 4931.83 4931.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1790 0.001024 1024 450 408 16640 0.747712 5.79379 50.0732 56.6603 56.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1750 0.000512 512 320 216 33792 1.24685 0.914592 3.99776 49.6871 55.9467 56.0385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1870 0.000256 512 500 360 65536 2.82733 1.70333 12.6004 61.5241 78.7811 78.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1510 0.000256 2048 300 3672 68608 5.82314 7.03712 427.128 209.699 649.766 649.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1780 0.000128 512 400 672 135168 6.27987 3.41267 50.2397 104.778 164.871 164.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1160 3.2e-05 4096 100 2250 584192 154.476 120.031 6564.32 3589.06 10428.1 10428.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 6.4e-05 2048 80 1125 306080 28.5632 658.55 838.248 1525.41 1525.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 250 3.2e-05 1024 50 1200 192512 95.875 26.88 645.131 837.843 1605.92 1606.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1910 0.000512 512 260 425 36480 0.804864 0.939808 8.24496 51.2832 61.3443 61.4199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1130 0.000128 4096 440 9150 107648 38.1615 28.3499 4895.63 837.913 5800.17 5800.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1790 0.001024 1024 450 400 17056 0.755392 6.66941 51.3083 58.7759 58.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1750 0.000512 512 320 225 34816 1.25776 0.937984 8.55075 51.2589 62.1066 62.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1870 0.000256 512 500 350 67328 2.78582 1.7057 15.3374 52.5311 72.4916 72.5999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1510 0.000256 2048 300 3675 69184 5.84022 7.05536 519.964 209.608 742.537 742.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1780 0.000128 512 400 675 138240 6.16646 3.41072 61.5793 104.89 176.205 176.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 3.2e-05 4096 100 2250 584320 155.376 120.351 5625.42 3590.45 9491.81 9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 6.4e-05 2048 80 1125 306080 28.3661 591.147 838.429 1457.99 1458.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 250 3.2e-05 1024 50 1200 192000 96.3475 26.9585 533.357 838.004 1494.86 1495.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1910 0.000512 512 260 425 36480 0.80816 0.940032 7.29498 51.274 60.3903 60.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000128 4096 440 9150 107680 38.3897 28.3916 4388.32 838.132 5293.34 5293.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1790 0.001024 1024 450 400 17040 0.749824 5.90026 51.2942 57.9879 58.0469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1750 0.000512 512 320 225 34720 1.26208 0.940032 7.60829 51.2466 61.1544 61.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1870 0.000256 512 500 350 67200 2.80096 1.71213 12.9322 57.8239 75.3975 75.5077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1510 0.000256 2048 300 3675 69200 5.84704 7.07811 467.115 209.664 689.775 689.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1780 0.000128 512 400 675 138240 6.19834 3.42067 54.9367 104.908 169.624 169.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1160 3.2e-05 4096 100 2250 584000 154.818 120.185 3919.17 3587.88 7782.27 7782.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 6.4e-05 2048 80 1125 306000 28.3988 382.085 837.994 1248.52 1248.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 250 3.2e-05 1024 50 1200 192000 96.291 27.6155 552.14 837.79 1514.03 1514.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1910 0.000512 512 260 425 36320 0.803072 0.938528 4.81434 51.2489 57.8767 57.9549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1130 0.000128 4096 440 9150 107520 38.2794 28.3748 2829.09 838.089 3733.94 3734.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1790 0.001024 1024 450 400 16960 0.747328 3.87482 51.2408 55.9057 55.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1750 0.000512 512 320 225 34560 1.256 0.936128 7.25293 50.1041 59.649 59.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1870 0.000256 512 500 350 66560 2.77757 1.69862 9.51197 61.1429 75.2581 75.3683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1510 0.000256 2048 300 3675 68960 5.82861 7.05568 300.769 209.298 523.024 523.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1780 0.000128 512 400 675 138240 6.17373 3.41811 35.8842 104.915 150.545 150.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 3.2e-05 4096 100 2250 584064 154.794 120.164 5996.67 3588.56 9860.4 9860.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 6.4e-05 2048 80 1125 306048 28.3648 628.428 838.369 1495.21 1495.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 250 3.2e-05 1024 50 1200 190464 96.0079 26.8965 543.589 836.605 1503.29 1503.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1910 0.000512 512 260 425 36480 0.806912 0.939584 7.9137 50.6218 60.357 60.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000128 4096 440 9150 107520 38.242 28.356 4676.12 837.718 5580.54 5580.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1790 0.001024 1024 450 400 17040 0.749568 6.3959 51.3043 58.4911 58.5494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1750 0.000512 512 320 225 34752 1.26256 0.937984 4.66096 51.3085 58.2726 58.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1870 0.000256 512 500 350 67200 2.78922 1.70605 13.8705 56.1934 74.689 74.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1510 0.000256 2048 300 3675 69120 5.84026 7.07254 496.229 209.566 718.786 718.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1780 0.000128 512 400 675 137472 6.18963 3.40992 58.3645 104.724 172.846 172.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 3.2e-05 4096 100 2250 584064 154.56 120.091 3873.33 3593.14 7741.33 7741.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 6.4e-05 2048 80 1125 305952 28.3752 406.256 838.801 1273.48 1273.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 250 3.2e-05 1024 50 1200 190464 96.0359 26.8615 553.569 837.328 1513.98 1514.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1910 0.000512 512 260 425 36288 0.79968 0.935776 5.15046 51.2135 58.1705 58.2475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1130 0.000128 4096 440 9150 107136 38.1805 28.3315 3014.8 837.71 3919.13 3919.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1790 0.001024 1024 450 400 16992 0.752032 4.15584 51.327 56.2778 56.3355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1750 0.000512 512 320 225 34560 1.26349 0.935552 7.67312 51.2284 61.1988 61.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1870 0.000256 512 500 350 66816 2.7743 1.69981 9.09066 58.8732 72.5662 72.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1510 0.000256 2048 300 3675 68928 5.81632 7.03488 320.916 209.637 543.48 543.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1780 0.000128 512 400 675 136704 6.15878 3.40582 37.861 104.337 151.921 152.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 3.2e-05 4096 100 2250 583968 155.151 120.322 6449.79 3574.1 10299.6 10299.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 6.4e-05 2048 80 1125 306040 28.3712 676.224 838.913 1543.55 1543.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 250 3.2e-05 1024 50 1200 191744 95.4586 26.921 389.562 837.249 1349.38 1349.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1910 0.000512 512 260 425 36512 0.806912 0.94208 8.68966 51.3208 61.8336 61.9094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000128 4096 440 9150 107520 38.3366 28.3885 5006.17 838.623 5911.62 5911.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1790 0.001024 1024 450 400 17024 0.753664 7.01552 51.3144 59.1244 59.1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1750 0.000512 512 320 225 34720 1.26701 0.944128 5.19146 51.3392 58.842 58.9332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1870 0.000256 512 500 350 67200 2.79587 1.7065 15.1398 58.8844 78.6564 78.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1510 0.000256 2048 300 3675 69104 5.85747 7.04922 533.625 209.806 756.411 756.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1780 0.000128 512 400 675 137984 6.18346 3.41478 63.3214 104.819 177.894 178.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 3.2e-05 4096 100 2250 583744 154.887 120.234 4104.83 3592.31 7972.48 7972.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 6.4e-05 2048 80 1125 305984 28.4099 427.565 838.968 1294.99 1295.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 250 3.2e-05 1024 50 1200 189952 95.6246 27.0485 592.923 837.341 1553.13 1553.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1910 0.000512 512 260 425 36288 0.802816 0.933408 5.4855 51.2045 58.4987 58.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000128 4096 440 9150 107072 38.2223 28.3648 3141.58 837.867 4046.14 4046.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1790 0.001024 1024 450 400 16912 0.748864 4.4439 51.242 56.4772 56.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1750 0.000512 512 320 225 34048 1.26125 0.929792 3.29267 50.0256 55.61 55.7015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1870 0.000256 512 500 350 67200 2.79325 1.70659 9.74861 59.5221 73.9009 74.0106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1510 0.000256 2048 300 3675 68992 5.83264 7.06458 335.217 209.679 557.87 557.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1780 0.000128 512 400 675 137984 6.17027 3.40928 40.3152 104.872 154.921 155.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 3.2e-05 4096 100 2250 584192 154.645 120.076 6688.24 3590.79 10554 10554.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 6.4e-05 2048 80 1125 306048 28.4119 701.859 838.875 1569.19 1569.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 250 3.2e-05 1024 50 1200 192512 95.1489 26.8853 348.704 838.589 1309.51 1309.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1910 0.000512 512 260 425 36352 0.805216 0.941568 8.77338 51.2791 61.8718 61.9486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000128 4096 440 9150 107520 38.2135 28.3502 5070.96 838.645 5976.29 5976.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1790 0.001024 1024 450 400 17024 0.74752 7.12016 51.3213 59.231 59.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1750 0.000512 512 320 225 34816 1.26346 0.940448 5.1775 51.2969 58.7806 58.8737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1870 0.000256 512 500 350 67072 2.77936 1.70346 15.5908 58.8162 79.0175 79.1291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1510 0.000256 2048 300 3675 68992 5.8263 7.05741 542.18 209.504 764.64 764.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1780 0.000128 512 400 675 137216 6.17491 3.40963 64.8688 104.645 179.257 179.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 3.2e-05 4096 100 2250 583680 155.024 120.142 4473.18 3571.6 8320.17 8320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 6.4e-05 2048 80 1125 305920 28.4107 465.317 838.906 1332.68 1332.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 250 3.2e-05 1024 50 1200 188416 95.6806 26.8268 556.366 835.183 1514.25 1514.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1910 0.000512 512 260 425 36352 0.804864 0.941952 5.97302 51.3003 59.0906 59.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000128 4096 440 9150 107008 38.1275 28.3132 3234.06 835.719 4136.32 4136.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1790 0.001024 1024 450 400 16896 0.760352 4.86934 51.2175 56.8889 56.9461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1750 0.000512 512 320 225 34816 1.26643 0.940064 3.5769 51.3194 57.2031 57.2938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1870 0.000256 512 500 350 66560 2.79546 1.70035 10.4772 57.1517 72.252 72.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1510 0.000256 2048 300 3675 68864 5.81846 7.0208 349.148 209.178 571.246 571.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1780 0.000128 512 400 675 137216 6.17811 3.40755 42.9261 104.61 157.279 157.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 3.2e-05 4096 100 2250 584064 155.027 120.247 7078.4 3577.75 10931.7 10931.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 6.4e-05 2048 80 1125 306000 28.3549 742.162 838.065 1608.63 1608.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 250 3.2e-05 1024 50 1200 191232 95.5142 26.9493 364.998 837.575 1325.23 1325.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1910 0.000512 512 260 425 36288 0.806912 0.94208 9.35539 51.2954 62.471 62.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000128 4096 440 9150 107424 38.2994 28.3924 5532.28 837.713 6436.81 6436.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1790 0.001024 1024 450 400 16992 0.755648 7.56221 51.2712 59.6347 59.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1750 0.000512 512 320 225 34560 1.2616 0.939232 5.49603 51.261 59.0583 59.1551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1870 0.000256 512 500 350 66816 2.79341 1.70973 16.566 52.3377 73.5334 73.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1510 0.000256 2048 300 3675 69120 5.84909 7.05299 586.984 209.61 809.569 809.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1780 0.000128 512 400 675 137088 6.184 3.41741 69.2935 104.475 183.531 183.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 3.2e-05 4096 100 2250 583488 154.725 120.172 5048.32 3570.04 8893.48 8893.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 6.4e-05 2048 80 1125 305856 28.4055 530.391 837.886 1396.73 1396.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 250 3.2e-05 1024 50 1200 188928 95.2058 26.8393 258.964 852.808 1234 1234.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1910 0.000512 512 260 425 36288 0.805312 0.941472 6.73658 51.2901 59.8442 59.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000128 4096 440 9150 107136 38.2279 28.3771 3940.49 838.113 4845.32 4845.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1790 0.001024 1024 450 400 16848 0.74752 5.4272 51.1737 57.3902 57.4502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1750 0.000512 512 320 225 33984 1.26259 0.932256 3.93427 50.0611 56.2908 56.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1870 0.000256 512 500 350 65664 2.78614 1.6905 11.8059 55.7935 72.205 72.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1510 0.000256 2048 300 3675 68832 5.80064 7.02758 419.865 209.052 641.819 641.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1780 0.000128 512 400 675 135936 6.13574 3.4105 49.7569 103.757 163.215 163.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 3.2e-05 4096 100 2250 584000 154.701 120.169 6874.89 3585.31 10735.3 10735.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 6.4e-05 2048 80 1125 306000 28.4117 723.327 838.763 1590.55 1590.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 250 3.2e-05 1024 50 1200 192000 95.2131 26.921 356.581 838.626 1317.53 1317.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1910 0.000512 512 260 425 36320 0.803776 0.935936 8.99488 51.2694 62.0783 62.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000128 4096 440 9150 107520 38.2171 28.3853 5365.68 838.726 6271.13 6271.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1790 0.001024 1024 450 400 16960 0.751616 7.23069 51.256 59.2814 59.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1750 0.000512 512 320 225 34560 1.25661 0.936384 5.28227 50.1263 57.7052 57.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1870 0.000256 512 500 350 66560 2.78038 1.69494 16.0674 58.1719 78.8458 78.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1510 0.000256 2048 300 3675 68960 5.83286 7.03741 568.062 209.457 790.465 790.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1780 0.000128 512 400 675 138240 6.17219 3.42032 67.7915 104.996 182.54 182.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 3.2e-05 4096 100 2250 583680 154.577 120.103 4818.59 3574.64 8668.14 8668.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 6.4e-05 2048 80 1125 305920 28.4918 506.555 839.607 1374.7 1374.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 250 3.2e-05 1024 50 1200 189440 95.366 26.8843 247.603 838.64 1208.68 1208.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1910 0.000512 512 260 425 36160 0.802496 0.933888 6.39693 51.2126 59.4152 59.4924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000128 4096 440 9150 106880 38.0314 28.2982 3725.56 835.751 4627.75 4627.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1790 0.001024 1024 450 400 16800 0.755264 5.15686 50.0941 56.0502 56.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1750 0.000512 512 320 225 33920 1.25318 0.930496 3.84298 49.965 56.0909 56.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1870 0.000256 512 500 350 65280 2.77238 1.68458 11.2382 62.4899 78.3108 78.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1510 0.000256 2048 300 3675 68800 5.80813 7.01645 398.34 209.25 620.49 620.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1780 0.000128 512 400 675 135680 6.08544 3.39354 47.2043 103.334 160.172 160.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 3.2e-05 4096 100 2250 584064 154.47 120.085 8352.13 3585.31 12212.2 12212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 6.4e-05 2048 80 1125 305952 28.4017 878.057 838.502 1745 1745.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 250 3.2e-05 1024 50 1200 190464 95.2289 26.9756 431.423 837.065 1390.88 1391.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1910 0.000512 512 260 425 36288 0.800768 0.933888 11.5572 51.2121 64.5756 64.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000128 4096 440 9150 107136 38.1236 28.3413 6465.36 837.405 7369.34 7369.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1790 0.001024 1024 450 400 16992 0.7472 9.33837 51.3188 61.4486 61.5053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1750 0.000512 512 320 225 34560 1.24714 0.931936 6.8544 51.2242 60.3601 60.4549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1870 0.000256 512 500 350 66816 2.78272 1.69779 19.728 52.2614 76.599 76.7101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1510 0.000256 2048 300 3675 68928 5.82144 7.03376 688.078 209.658 910.665 910.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1780 0.000128 512 400 675 136704 6.14477 3.40688 82.1476 104.317 196.175 196.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 3.2e-05 4096 100 2250 583680 154.672 120.057 5619.86 3570.95 9465.77 9465.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 6.4e-05 2048 80 1125 305856 28.4703 589.586 838.085 1456.18 1456.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 250 3.2e-05 1024 50 1200 184320 95.232 26.7305 279.089 832.797 1234.03 1234.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1910 0.000512 512 260 425 36096 0.804992 0.93472 7.53635 51.2596 60.6098 60.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000128 4096 440 9150 106752 38.2039 28.3316 4344.8 837.436 5248.88 5248.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1790 0.001024 1024 450 400 16896 0.755712 6.03814 51.3034 58.1413 58.2005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1750 0.000512 512 320 225 33792 1.25693 0.92608 4.47411 49.9734 56.7336 56.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1870 0.000256 512 500 350 66048 2.75645 1.68566 13.2394 59.7483 77.5586 77.6678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1510 0.000256 2048 300 3675 68352 5.81018 7.05126 459.662 208.698 681.296 681.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1780 0.000128 512 400 675 135168 6.11062 3.40016 54.7887 103.292 167.747 167.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 3.2e-05 4096 100 2250 584000 155.677 120.481 8407.91 3589.76 12274 12274.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 6.4e-05 2048 80 1125 306000 28.3605 881.39 838.059 1747.85 1747.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 250 3.2e-05 1024 50 1200 192000 95.2757 26.954 434.942 836.971 1394.33 1394.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1910 0.000512 512 260 425 36200 0.806144 0.942432 11.535 51.1981 64.5554 64.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000128 4096 440 9150 107200 38.4443 28.4138 6515.86 837.362 7420.19 7420.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1790 0.001024 1024 450 400 16900 0.747712 9.30992 51.1788 61.2796 61.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1750 0.000512 512 320 225 34400 1.27024 0.937984 6.9047 51.218 60.4319 60.5275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1870 0.000256 512 500 350 66400 2.80938 1.70544 19.7657 52.2551 76.6645 76.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1510 0.000256 2048 300 3675 69000 5.85085 7.0697 691.066 209.658 913.72 913.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1780 0.000128 512 400 675 136000 6.21981 3.41811 82.2286 104.285 196.31 196.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 3.2e-05 4096 100 2250 584000 155.49 120.479 5638.34 3593.69 9508.23 9508.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 6.4e-05 2048 80 1125 305800 28.3645 588.408 838.552 1455.37 1455.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 250 3.2e-05 1024 50 1200 185600 95.3658 26.8001 280.948 833.712 1237.02 1237.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1910 0.000512 512 260 425 36000 0.806912 0.933888 7.49328 51.3533 60.6612 60.7383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000128 4096 440 9150 107200 38.3475 28.3955 4371.12 838.654 5276.63 5276.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1790 0.001024 1024 450 400 16800 0.745472 6.05027 51.2056 58.0448 58.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1750 0.000512 512 320 225 33600 1.26435 0.931168 4.39837 49.9937 56.6845 56.7831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1870 0.000256 512 500 350 65600 2.79082 1.6896 13.2273 59.8332 77.6702 77.7862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1510 0.000256 2048 300 3675 68400 5.81168 7.03008 458.751 208.945 680.615 680.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1780 0.000128 512 400 675 134400 6.16301 3.40992 54.3979 103.372 167.499 167.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 3.2e-05 4096 100 2250 583744 154.792 120.224 8095.57 3590.61 11961.4 11961.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 6.4e-05 2048 80 1125 305984 28.3834 855.805 838.662 1722.9 1722.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 250 3.2e-05 1024 50 1200 189952 95.3571 26.8985 419.899 837.091 1379.44 1379.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1910 0.000512 512 260 425 36288 0.80432 0.934912 10.9469 51.2022 63.9623 64.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000128 4096 440 9150 107072 38.1885 28.3575 6268.93 837.526 7173.11 7173.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1790 0.001024 1024 450 400 16912 0.750688 8.78442 51.2346 60.8125 60.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1750 0.000512 512 320 225 34048 1.25261 0.929792 6.38682 50.0181 58.6859 58.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1870 0.000256 512 500 350 67200 2.79184 1.70803 19.4169 55.1533 79.2009 79.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1510 0.000256 2048 300 3675 68992 5.82883 7.20768 669.853 209.694 892.66 892.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1780 0.000128 512 400 675 137984 6.1609 3.41222 80.8385 104.847 195.42 195.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 3.2e-05 4096 100 2250 583296 154.842 120.205 5295.49 3593.13 9163.88 9164.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 6.4e-05 2048 80 1125 305760 28.372 558.474 837.994 1424.89 1424.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 250 3.2e-05 1024 50 1200 186368 95.897 26.8708 269.117 836.913 1228.98 1229.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1910 0.000512 512 260 425 35840 0.798848 0.929792 7.03398 50.0564 58.8926 58.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000128 4096 440 9150 106624 38.1829 28.3331 4083.3 837.595 4987.52 4987.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1790 0.001024 1024 450 400 16800 0.749568 5.64429 51.221 57.6574 57.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1750 0.000512 512 320 225 34048 1.26195 0.929792 4.25974 50.0794 56.6309 56.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1870 0.000256 512 500 350 66304 2.76838 1.69757 12.4951 59.9348 77.0253 77.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1510 0.000256 2048 300 3675 68544 5.78976 7.16714 435.968 208.597 657.595 657.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1780 0.000128 512 400 675 136192 6.09853 3.39558 52.2746 103.652 165.575 165.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 3.2e-05 4096 100 2250 583680 155.191 120.303 7829.59 3571.36 11676.7 11676.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 6.4e-05 2048 80 1125 306000 28.4034 827.759 838.233 1694.44 1694.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 250 3.2e-05 1024 50 1200 188160 95.5815 26.8773 402.309 834.568 1359.54 1359.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1910 0.000512 512 260 425 36240 0.808352 0.939584 10.4415 51.2779 63.5418 63.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000128 4096 440 9150 107520 38.3006 28.3894 6090.71 837.591 6995.1 6995.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1790 0.001024 1024 450 400 16920 0.749472 8.46813 51.2363 60.4976 60.5554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1750 0.000512 512 320 225 34560 1.26794 0.938752 6.29549 51.3004 59.9044 60.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1870 0.000256 512 500 350 66240 2.81091 1.70781 18.4876 55.1632 78.2988 78.4108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1510 0.000256 2048 300 3675 69120 5.85741 7.07373 649.708 209.721 872.435 872.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1780 0.000128 512 400 675 136320 6.22637 3.41795 77.11 104.531 191.442 191.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 3.2e-05 4096 100 2250 582720 154.806 120.202 5214.61 3570.94 9060.79 9060.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 6.4e-05 2048 80 1125 305760 28.3642 548.286 837.883 1414.58 1414.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 250 3.2e-05 1024 50 1200 184320 95.9343 26.8414 261.591 834.585 1219.14 1219.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1910 0.000512 512 260 425 35520 0.79872 0.932864 7.0145 49.9809 58.7986 58.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000128 4096 440 9150 106560 38.163 28.3709 4031.65 835.526 4933.82 4933.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1790 0.001024 1024 450 400 16800 0.763008 5.69584 51.237 57.7372 57.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1750 0.000512 512 320 225 33600 1.25939 0.931072 4.2735 49.9949 56.5595 56.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1870 0.000256 512 500 350 65280 2.7863 1.68768 12.2586 55.2856 72.1489 72.2575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1510 0.000256 2048 300 3675 68640 5.82266 7.03283 429.887 209.291 652.104 652.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1780 0.000128 512 400 675 134400 6.14666 3.39782 51.2376 103.302 164.245 164.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 3.2e-05 4096 100 2250 583680 154.995 120.126 7507.12 3574.2 11356.7 11356.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 6.4e-05 2048 80 1125 305920 28.6347 789.006 838.612 1656.3 1656.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 250 3.2e-05 1024 50 1200 188416 95.3469 26.8241 383.464 835.802 1341.62 1341.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1910 0.000512 512 260 425 36352 0.80672 0.940544 10.4299 51.3208 63.5692 63.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000128 4096 440 9150 107008 38.1051 28.3204 5806.19 836.397 6709.12 6709.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1790 0.001024 1024 450 400 16896 0.762112 8.36813 51.2371 60.411 60.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1750 0.000512 512 320 225 34816 1.26163 0.94208 6.05722 51.3397 59.6988 59.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1870 0.000256 512 500 350 66560 2.79811 1.70496 17.7552 54.9642 77.3482 77.4595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1510 0.000256 2048 300 3675 68864 5.82298 7.02211 617.065 209.333 839.316 839.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1780 0.000128 512 400 675 137216 6.17667 3.40931 74.1427 104.683 188.567 188.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 3.2e-05 4096 100 2250 583680 154.814 120.153 5355.83 3592.04 9223.06 9223.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 6.4e-05 2048 80 1125 305664 28.4876 557.725 837.845 1424.11 1424.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 250 3.2e-05 1024 50 1200 188416 95.2711 26.8225 269.99 835.582 1227.85 1228.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1910 0.000512 512 260 425 35840 0.79872 0.931648 7.2327 49.994 59.0335 59.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000128 4096 440 9150 106496 38.1987 28.3156 4139.17 836.423 5042.22 5042.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1790 0.001024 1024 450 400 16640 0.749568 5.82938 49.992 56.6129 56.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1750 0.000512 512 320 225 33792 1.24262 0.917664 4.21072 49.6748 56.1488 56.2414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1870 0.000256 512 500 350 65536 2.82976 1.70797 12.5166 62.3102 79.4902 79.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1510 0.000256 2048 300 3675 68608 5.83168 7.03488 438.102 209.552 660.594 660.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1780 0.000128 512 400 675 135168 6.2776 3.41014 51.9282 104.708 166.482 166.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1160 3.2e-05 4096 100 2272 583808 154.903 120.129 5792.19 3593.51 9660.96 9661.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 6.4e-05 2048 80 1120 306112 28.3909 574.259 838.92 1441.62 1441.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 250 3.2e-05 1024 50 1216 188416 96.9514 26.8742 543.52 838.505 1506.04 1506.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1910 0.000512 512 260 448 36224 0.804864 0.944128 7.53504 51.2987 60.6547 60.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1130 0.000128 4096 440 9152 107648 38.1903 28.3368 4281.13 838.594 5186.37 5186.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1790 0.001024 1024 450 416 16960 0.754048 5.95968 51.3087 58.1766 58.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1750 0.000512 512 320 224 34688 1.26074 0.938912 7.05542 51.2775 60.6368 60.7274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1870 0.000256 512 500 352 67584 2.7775 1.70598 13.4567 59.1149 77.1816 77.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1510 0.000256 2048 300 3680 69184 5.83878 7.07389 457.125 209.757 679.869 679.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1780 0.000128 512 400 672 137728 6.18317 3.40982 52.3405 104.962 167.052 167.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1160 3.2e-05 4096 100 2272 583680 155.757 120.212 10352.2 3592.62 14221 14221.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 6.4e-05 2048 80 1120 306048 28.4375 371.551 838.297 1238.33 1238.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 250 3.2e-05 1024 50 1216 188416 96.9617 26.88 542.227 838.093 1504.35 1504.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1910 0.000512 512 260 448 36096 0.804704 0.941536 4.98461 51.2669 58.0686 58.1469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1130 0.000128 4096 440 9152 107520 38.2381 28.3423 2754.19 838.273 3659.15 3659.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1790 0.001024 1024 450 416 16896 0.749344 3.93011 51.2647 55.9869 56.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1750 0.000512 512 320 224 34560 1.26294 0.94 7.61082 51.2818 61.1999 61.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1870 0.000256 512 500 352 67072 2.78368 1.70579 9.59626 52.3885 66.601 66.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1510 0.000256 2048 300 3680 68992 5.83811 7.03066 292.905 209.381 515.229 515.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1780 0.000128 512 400 672 137216 6.17677 3.41107 34.0807 104.579 148.402 148.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 3.2e-05 4096 100 2272 583840 155.709 120.415 5676.12 3590.91 9543.38 9543.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 6.4e-05 2048 80 1120 306080 28.3759 586.713 837.992 1453.12 1453.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 250 3.2e-05 1024 50 1216 188160 96.7657 26.9451 532.839 837.71 1494.45 1494.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1910 0.000512 512 260 448 36160 0.806912 0.942048 7.86694 51.2733 60.9636 61.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000128 4096 440 9152 107680 38.3739 28.3892 4391.32 837.825 5296.01 5296.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1790 0.001024 1024 450 416 16920 0.750272 6.15923 51.262 58.2154 58.2763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1750 0.000512 512 320 224 34720 1.25699 0.938784 7.6127 51.2302 61.138 61.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1870 0.000256 512 500 352 67520 2.79322 1.70998 13.1645 52.5236 70.3191 70.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1510 0.000256 2048 300 3680 69120 5.8631 7.0656 466.461 209.578 689.039 689.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1780 0.000128 512 400 672 137600 6.21667 3.41638 53.8332 104.871 168.492 168.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1160 3.2e-05 4096 100 2272 583360 155.202 120.327 3949.34 3576.37 7801.48 7801.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 6.4e-05 2048 80 1120 306000 28.3643 378.069 838.708 1245.19 1245.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 250 3.2e-05 1024 50 1216 186880 96.848 26.923 522.674 838.602 1485.25 1485.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1910 0.000512 512 260 448 36000 0.802816 0.943104 5.04106 51.271 58.1328 58.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1130 0.000128 4096 440 9152 107520 38.253 28.3726 2822.98 838.887 3728.6 3728.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1790 0.001024 1024 450 416 16880 0.749824 4.03251 51.2881 56.1145 56.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1750 0.000512 512 320 224 34560 1.25962 0.9344 7.19197 50.1321 59.6202 59.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1870 0.000256 512 500 352 66560 2.77856 1.69779 8.58621 59.9967 73.1863 73.2983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1510 0.000256 2048 300 3680 68960 5.8336 7.0375 299.776 209.499 522.24 522.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1780 0.000128 512 400 672 136960 6.23459 3.41811 34.8451 105.017 149.67 149.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 3.2e-05 4096 100 2272 583680 154.91 120.254 6134.85 3606.36 10016.6 10016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 6.4e-05 2048 80 1120 306096 28.4041 636.043 846.209 1510.7 1510.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 250 3.2e-05 1024 50 1216 187392 96.1712 26.8911 563.842 844.466 1531.56 1531.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1910 0.000512 512 260 448 36192 0.804704 0.94208 8.7495 51.5387 62.1063 62.1793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000128 4096 440 9152 107520 38.2436 28.3623 4736.52 845.689 5648.93 5649.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1790 0.001024 1024 450 416 16944 0.751616 6.83901 51.548 59.1838 59.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1750 0.000512 512 320 224 34752 1.26042 0.939616 4.83174 51.557 58.6885 58.7814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1870 0.000256 512 500 352 67584 2.78218 1.70602 14.4 59.5841 78.5984 78.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1510 0.000256 2048 300 3680 69120 5.84224 7.04077 504.5 211.73 729.194 729.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1780 0.000128 512 400 672 137472 6.18717 3.41402 58.8359 105.73 174.324 174.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 3.2e-05 4096 100 2272 583680 154.847 120.179 3912.28 3573.16 7760.69 7760.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 6.4e-05 2048 80 1120 306048 28.4934 407.061 838.225 1273.83 1273.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 250 3.2e-05 1024 50 1216 187392 96.0498 26.8587 548.54 836.596 1508.24 1508.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1910 0.000512 512 260 448 35904 0.802816 0.940032 5.62368 51.1917 58.6323 58.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000128 4096 440 9152 107136 38.1546 28.3206 2999.45 836.954 3902.99 3903.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1790 0.001024 1024 450 416 16896 0.755712 4.42349 51.306 56.527 56.5861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1750 0.000512 512 320 224 34560 1.26253 0.936096 3.16624 51.2143 56.6802 56.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1870 0.000256 512 500 352 66816 2.78374 1.69779 9.42438 61.5905 75.6231 75.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1510 0.000256 2048 300 3680 68928 5.81805 7.03462 321.442 209.468 543.841 543.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1780 0.000128 512 400 672 136704 6.14624 3.40595 38.0264 104.261 151.998 152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 3.2e-05 4096 100 2272 583520 155.569 120.425 6034.45 3594.06 9904.74 9904.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 6.4e-05 2048 80 1120 306096 28.4097 625.709 838.916 1493.09 1493.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 250 3.2e-05 1024 50 1216 186368 96.1949 26.9231 307.547 837.187 1268.04 1268.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1910 0.000512 512 260 448 36176 0.808288 0.94352 8.37043 51.3838 61.5766 61.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000128 4096 440 9152 107520 38.3459 28.3756 4631.11 838.55 5536.49 5536.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1790 0.001024 1024 450 416 16912 0.747616 6.57306 51.2911 58.6552 58.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1750 0.000512 512 320 224 34720 1.26896 0.94176 4.66208 51.337 58.3084 58.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1870 0.000256 512 500 352 67648 2.79194 1.71014 14.1844 52.5063 71.3192 71.4305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1510 0.000256 2048 300 3680 69104 5.85072 7.05331 494.644 209.803 717.426 717.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1780 0.000128 512 400 672 137088 6.2159 3.4161 57.1481 104.819 171.754 171.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 3.2e-05 4096 100 2272 583296 155.285 120.324 3906.71 3593.94 7776.49 7776.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 6.4e-05 2048 80 1120 305984 28.3709 401.867 838.65 1268.94 1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 250 3.2e-05 1024 50 1216 186368 96.9305 26.9005 512.139 837.075 1473.24 1473.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1910 0.000512 512 260 448 35840 0.801184 0.939264 5.41757 51.2021 58.4343 58.5134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000128 4096 440 9152 107072 38.2307 28.3702 2965.38 837.489 3869.58 3869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1790 0.001024 1024 450 416 16800 0.749376 4.27254 51.2164 56.2822 56.3409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1750 0.000512 512 320 224 34048 1.25594 0.932992 3.10397 50.0157 55.4068 55.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1870 0.000256 512 500 352 67200 2.79078 1.708 9.23824 64.978 78.8432 78.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1510 0.000256 2048 300 3680 68992 5.83629 7.13933 316.804 209.627 539.486 539.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1780 0.000128 512 400 672 136192 6.2529 3.41402 36.9082 104.842 151.571 151.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 3.2e-05 4096 100 2272 582624 155.585 120.472 3217.74 3573.96 7067.99 7068.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 6.4e-05 2048 80 1120 305928 28.3831 329.055 838.939 1196.43 1196.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 250 3.2e-05 1024 50 1216 182784 97.0529 26.9241 524.276 836.539 1484.99 1485.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1910 0.000512 512 260 448 35616 0.804576 0.936768 4.47574 50.0964 56.388 56.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000128 4096 440 9152 106848 38.3427 28.3935 2436.45 837.426 3340.73 3340.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1790 0.001024 1024 450 416 16800 0.753664 3.65702 51.2692 55.7235 55.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1750 0.000512 512 320 224 33600 1.26477 0.927744 7.43264 49.886 59.6124 59.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1870 0.000256 512 500 352 67200 2.80515 1.70877 7.64714 52.5355 64.8224 64.9339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1510 0.000256 2048 300 3680 68880 5.85533 7.09014 259.324 209.626 481.969 482.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1780 0.000128 512 400 672 137088 6.22826 3.41821 30.7415 104.803 145.352 145.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 3.2e-05 4096 100 2272 583680 155.055 120.199 6206.43 3577.87 10059.8 10060
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 6.4e-05 2048 80 1120 306048 28.4037 637.915 838.939 1505.31 1505.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 250 3.2e-05 1024 50 1216 188416 95.7158 26.8834 316.569 838.761 1278.12 1278.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1910 0.000512 512 260 448 36096 0.805152 0.94208 8.63021 51.284 61.7335 61.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000128 4096 440 9152 107520 38.2222 28.3402 4558.69 838.867 5464.23 5464.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1790 0.001024 1024 450 416 16896 0.746912 6.78518 51.2881 58.8636 58.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1750 0.000512 512 320 224 34560 1.26771 0.937984 4.71581 51.2992 58.3228 58.4172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1870 0.000256 512 500 352 67072 2.78202 1.70355 14.2628 60.2161 79.0933 79.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1510 0.000256 2048 300 3680 68992 5.82656 7.03488 488.761 209.549 711.246 711.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1780 0.000128 512 400 672 137216 6.17219 3.41136 57.8253 104.666 172.229 172.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 3.2e-05 4096 100 2272 583168 155.417 120.264 4212.46 3577.3 8065.67 8065.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 6.4e-05 2048 80 1120 305920 28.4483 428.531 838.711 1295.73 1295.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 250 3.2e-05 1024 50 1216 184320 95.8852 26.8284 210.706 835.991 1169.6 1169.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1910 0.000512 512 260 448 36096 0.80512 0.938944 5.89638 51.3204 59.0323 59.1093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000128 4096 440 9152 107008 38.1196 28.3218 2959.21 836.296 3862.06 3862.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1790 0.001024 1024 450 416 16768 0.756864 4.68227 51.1981 56.6811 56.7386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1750 0.000512 512 320 224 34304 1.26973 0.940384 3.27194 51.3393 56.9273 57.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1870 0.000256 512 500 352 66560 2.80016 1.70438 9.79818 61.7341 76.162 76.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1510 0.000256 2048 300 3680 68864 5.81837 7.14835 319.869 209.354 542.265 542.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1780 0.000128 512 400 672 137216 6.17622 3.4048 38.9371 104.69 153.364 153.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 3.2e-05 4096 100 2272 582912 155.167 120.275 3475.69 3592.27 7343.62 7343.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 6.4e-05 2048 80 1120 305856 28.3732 354.492 837.933 1220.85 1220.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 250 3.2e-05 1024 50 1216 184320 96.0149 26.728 468.142 832.674 1423.76 1423.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1910 0.000512 512 260 448 35712 0.802816 0.935872 4.8897 51.2627 57.9635 58.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000128 4096 440 9152 106752 38.2103 28.3296 2442.36 837.352 3346.36 3346.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1790 0.001024 1024 450 416 16704 0.747744 3.81133 51.1734 55.7764 55.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1750 0.000512 512 320 224 33792 1.26198 0.928928 2.79344 49.9653 55.0493 55.1444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1870 0.000256 512 500 352 66048 2.76349 1.68755 8.21034 58.6188 71.4084 71.5218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1510 0.000256 2048 300 3680 68352 5.80086 7.02746 263.787 208.677 485.372 485.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1780 0.000128 512 400 672 135168 6.11827 3.39939 32.0311 103.282 144.985 145.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 3.2e-05 4096 100 2272 583488 155.291 120.369 8652.01 3589.89 12517.8 12518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 6.4e-05 2048 80 1120 306072 28.4518 901.198 837.892 1767.59 1767.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 250 3.2e-05 1024 50 1216 186624 96.178 26.9457 439.844 837.266 1400.42 1400.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1910 0.000512 512 260 448 36144 0.804864 0.937984 12.4549 51.2377 65.5065 65.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000128 4096 440 9152 107424 38.2782 28.3917 6650.37 837.531 7554.68 7554.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1790 0.001024 1024 450 416 16920 0.749344 9.64944 51.2982 61.7391 61.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1750 0.000512 512 320 224 34560 1.2593 0.940032 6.8161 51.2543 60.3692 60.4619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1870 0.000256 512 500 352 67392 2.77914 1.70544 20.4224 52.331 77.3648 77.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1510 0.000256 2048 300 3680 69120 5.86262 7.05059 712.343 209.583 934.915 934.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1780 0.000128 512 400 672 137088 6.17866 3.41587 82.9516 104.459 197.167 197.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 3.2e-05 4096 100 2272 582912 155.032 120.291 5559.07 3595.67 9430.29 9430.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 6.4e-05 2048 80 1120 306000 28.4955 569.101 839.029 1436.67 1436.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 250 3.2e-05 1024 50 1216 184320 95.8442 26.846 275.395 853.898 1252.18 1252.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1910 0.000512 512 260 448 36000 0.804864 0.940192 8.07936 51.3091 61.2058 61.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000128 4096 440 9152 107136 38.2218 28.3765 4298.69 838.907 5204.3 5204.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1790 0.001024 1024 450 416 16848 0.749184 6.3447 51.3288 58.4652 58.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1750 0.000512 512 320 224 33984 1.26288 0.932544 4.48294 50.0867 56.8664 56.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1870 0.000256 512 500 352 66816 2.76029 1.69027 13.328 60.17 78.0768 78.1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1510 0.000256 2048 300 3680 68832 5.81235 7.04243 452.942 209.248 675.121 675.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1780 0.000128 512 400 672 135936 6.1343 3.4095 54.1034 103.857 167.662 167.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 3.2e-05 4096 100 2272 583200 155.624 120.515 4525.69 3597.17 8399.21 8399.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 6.4e-05 2048 80 1120 305856 28.4059 466.635 838.849 1333.93 1333.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 250 3.2e-05 1024 50 1216 179712 96.4409 26.8693 659.534 835.435 1618.47 1618.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1910 0.000512 512 260 448 35424 0.798912 0.929824 6.65773 50.0152 58.4756 58.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000128 4096 440 9152 106272 38.3056 28.373 3503.95 836.297 4407.03 4407.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1790 0.001024 1024 450 416 16632 0.756192 5.15453 50.0724 56.0282 56.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1750 0.000512 512 320 224 33696 1.25082 0.919648 3.7889 49.7573 55.8147 55.9078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1870 0.000256 512 500 352 67392 2.79162 1.70259 11.3277 64.2989 80.2518 80.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1510 0.000256 2048 300 3680 68688 5.83693 7.03498 374.744 209.439 597.135 597.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1780 0.000128 512 400 672 134784 6.30781 3.41056 44.4559 104.678 159.008 159.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 3.2e-05 4096 100 2272 583360 155.131 120.297 8123.4 3576.12 11975.2 11975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 6.4e-05 2048 80 1120 306000 28.4979 841.363 838.765 1708.67 1708.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 250 3.2e-05 1024 50 1216 186880 95.9085 26.9194 411.562 838.654 1373.23 1373.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1910 0.000512 512 260 448 36000 0.80368 0.940032 11.9922 51.269 65.0796 65.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000128 4096 440 9152 107520 38.1943 28.3665 6259.12 838.999 7164.79 7164.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1790 0.001024 1024 450 416 16880 0.748704 9.3937 51.2825 61.4681 61.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1750 0.000512 512 320 224 34560 1.25584 0.93584 6.61581 50.1302 59.0399 59.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1870 0.000256 512 500 352 66560 2.77914 1.69696 19.1771 52.185 75.9671 76.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1510 0.000256 2048 300 3680 68960 5.82282 7.0319 662.585 209.505 885.021 885.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1780 0.000128 512 400 672 136960 6.22771 3.41811 78.2164 105.022 193.045 193.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 3.2e-05 4096 100 2272 583040 154.964 120.246 5475.07 3594.39 9344.89 9345.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 6.4e-05 2048 80 1120 305920 28.5549 563.826 838.213 1430.64 1430.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 250 3.2e-05 1024 50 1216 184320 95.9878 26.8855 271.47 838.13 1232.66 1232.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1910 0.000512 512 260 448 35840 0.804864 0.934816 7.67693 51.1925 60.6832 60.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000128 4096 440 9152 106880 38.0232 28.3242 4192.56 835.222 5094.24 5094.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1790 0.001024 1024 450 416 16800 0.760288 6.12086 51.2608 58.1841 58.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1750 0.000512 512 320 224 33920 1.2591 0.927744 4.22416 49.9522 56.4659 56.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1870 0.000256 512 500 352 65280 2.77283 1.6855 12.6451 60.4684 77.7004 77.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1510 0.000256 2048 300 3680 68800 5.80822 7.11558 444.229 209.124 666.354 666.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1780 0.000128 512 400 672 133120 6.18061 3.4031 50.7526 103.277 163.772 163.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 3.2e-05 4096 100 2272 582720 154.756 120.215 4604.98 3592.05 8472.22 8472.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 6.4e-05 2048 80 1120 305760 28.3737 471.814 838.468 1338.7 1338.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 250 3.2e-05 1024 50 1216 184320 95.8532 26.8411 227.843 835.168 1185.89 1186.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1910 0.000512 512 260 448 35520 0.796672 0.929664 6.49664 49.9955 58.292 58.3691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000128 4096 440 9152 106560 38.1622 28.3628 3526.54 836.101 4429.28 4429.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1790 0.001024 1024 450 416 16560 0.758144 5.10467 50.0075 55.9143 55.9698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1750 0.000512 512 320 224 33600 1.26442 0.92816 3.72179 50.0171 56.0328 56.1275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1870 0.000256 512 500 352 65280 2.7815 1.68899 10.6274 62.6092 77.8342 77.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1510 0.000256 2048 300 3680 68640 5.82554 7.03283 372.39 209.465 594.784 594.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1780 0.000128 512 400 672 134400 6.15002 3.39936 43.4682 103.388 156.562 156.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 3.2e-05 4096 100 2272 583680 154.774 120.19 7674.01 3575.98 11525.2 11525.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 6.4e-05 2048 80 1120 306048 28.4303 798.939 838.713 1666.13 1666.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 250 3.2e-05 1024 50 1216 187392 95.5925 26.8963 392.832 837.076 1352.59 1352.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1910 0.000512 512 260 448 35904 0.802816 0.938848 10.8442 51.2123 63.8714 63.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000128 4096 440 9152 107136 38.1521 28.3384 5876.06 837.595 6780.26 6780.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1790 0.001024 1024 450 416 16896 0.752416 8.47594 51.3209 60.5928 60.6514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1750 0.000512 512 320 224 34560 1.26173 0.939872 6.02374 51.2309 59.5585 59.6521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1870 0.000256 512 500 352 66816 2.77664 1.6983 18.112 52.2659 74.9824 75.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1510 0.000256 2048 300 3680 68928 5.82042 7.03382 628.413 209.589 850.93 851.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1780 0.000128 512 400 672 136704 6.14838 3.40592 73.4049 104.317 187.437 187.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 3.2e-05 4096 100 2272 582912 155.165 120.254 5005.78 3591.17 8872.59 8872.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 6.4e-05 2048 80 1120 305856 28.4551 518.183 837.777 1384.46 1384.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 250 3.2e-05 1024 50 1216 184320 95.2895 26.7305 252.093 850.038 1224.35 1224.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1910 0.000512 512 260 448 35712 0.803456 0.946176 7.21488 51.2513 60.2887 60.3648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000128 4096 440 9152 106752 38.1997 28.3309 3825.71 837.113 4729.47 4729.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1790 0.001024 1024 450 416 16704 0.749728 5.59203 51.1681 57.5544 57.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1750 0.000512 512 320 224 33792 1.2591 0.925696 3.97562 49.9595 56.2178 56.3099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1870 0.000256 512 500 352 66048 2.76454 1.68589 12.0287 55.4335 72.0427 72.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1510 0.000256 2048 300 3680 68352 5.80445 7.01363 406.964 208.601 628.459 628.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1780 0.000128 512 400 672 135168 6.10918 3.4009 48.294 103.246 161.204 161.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 3.2e-05 4096 100 2272 582912 155.079 120.251 4321.68 3595.76 8192.98 8193.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 6.4e-05 2048 80 1120 305856 28.3976 449.552 838.796 1316.79 1316.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 250 3.2e-05 1024 50 1216 175104 95.6218 26.5554 207.676 829.232 1159.28 1159.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1910 0.000512 512 260 448 35712 0.800768 0.933952 6.04445 51.2138 59.0671 59.1475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000128 4096 440 9152 105984 38.1479 28.3183 3279.6 836.383 4182.56 4182.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1790 0.001024 1024 450 416 16704 0.758304 4.89472 51.3208 57.0188 57.0775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1750 0.000512 512 320 224 33408 1.25757 0.921664 3.34166 49.7934 55.417 55.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1870 0.000256 512 500 352 64512 2.76134 1.67117 10.1351 56.975 71.6727 71.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1510 0.000256 2048 300 3680 68544 5.82365 7.07645 353.802 209.587 576.36 576.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1780 0.000128 512 400 672 133632 6.08054 3.38486 41.0989 102.393 153.114 153.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 3.2e-05 4096 100 2272 583600 156.053 120.596 7561.1 3575.96 11413.9 11414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 6.4e-05 2048 80 1120 306000 28.3744 784.131 838.663 1651.22 1651.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 250 3.2e-05 1024 50 1216 185600 96.1565 26.9599 381.968 837.664 1342.93 1343.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1910 0.000512 512 260 448 36000 0.80288 0.938304 10.9056 51.2266 63.9457 64.0202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000128 4096 440 9152 107200 38.4555 28.4101 5814.86 838.836 6720.68 6720.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1790 0.001024 1024 450 416 16800 0.752576 8.63882 51.198 60.6322 60.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1750 0.000512 512 320 224 34400 1.26966 0.937984 6.10112 51.2414 59.6479 59.7391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1870 0.000256 512 500 352 67200 2.78883 1.70419 17.9656 52.2898 74.874 74.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1510 0.000256 2048 300 3680 69000 5.86342 7.05139 619.498 209.723 842.212 842.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1780 0.000128 512 400 672 136000 6.22685 3.41779 72.5924 104.361 186.752 186.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 3.2e-05 4096 100 2272 583200 155.816 120.636 5339.11 3599.31 9215.1 9215.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 6.4e-05 2048 80 1120 305800 28.3671 551.146 838.642 1418.2 1418.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 250 3.2e-05 1024 50 1216 179200 96.1481 26.8059 259.237 833.672 1216.06 1216.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1910 0.000512 512 260 448 36000 0.80896 0.935936 7.58371 51.2953 60.6955 60.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000128 4096 440 9152 107200 38.3548 28.3928 4112.17 838.693 5017.72 5017.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1790 0.001024 1024 450 416 16600 0.739232 5.7856 50.015 56.582 56.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1750 0.000512 512 320 224 33600 1.26771 0.930464 4.16381 50.0012 56.4631 56.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1870 0.000256 512 500 352 65600 2.78842 1.6896 12.4743 61.9444 79.0202 79.1327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1510 0.000256 2048 300 3680 68400 5.82042 7.05808 429.363 208.966 651.284 651.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1780 0.000128 512 400 672 134400 6.16384 3.40717 50.5944 103.378 163.702 163.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 3.2e-05 4096 100 2272 582000 156.11 120.669 4392.13 3578.56 8247.69 8247.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 6.4e-05 2048 80 1120 305700 28.416 454.138 838.526 1321.12 1321.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 250 3.2e-05 1024 50 1216 182400 96.4798 26.9689 218.955 837.951 1180.54 1180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1910 0.000512 512 260 448 35400 0.804864 0.933888 6.22771 50.0384 58.0756 58.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000128 4096 440 9152 105600 38.2839 28.3709 3334.14 832.681 4233.59 4233.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1790 0.001024 1024 450 416 16500 0.741536 4.8705 50.0101 55.6651 55.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1750 0.000512 512 320 224 33600 1.27043 0.933888 3.58422 50.0628 55.9511 56.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1870 0.000256 512 500 352 64800 2.80701 1.68944 10.3863 58.9677 73.9807 74.0884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1510 0.000256 2048 300 3680 68400 5.8488 7.01594 357.583 208.677 579.194 579.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1780 0.000128 512 400 672 134400 6.17818 3.40582 42.1205 103.438 155.299 155.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 3.2e-05 4096 100 2272 583296 155.206 120.333 7402.86 3572.87 11251.5 11251.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 6.4e-05 2048 80 1120 305984 28.3692 769.384 838.421 1636.22 1636.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 250 3.2e-05 1024 50 1216 186368 96 26.9044 374.458 836.587 1334.13 1334.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1910 0.000512 512 260 448 35840 0.802464 0.93904 10.4868 51.1799 63.483 63.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000128 4096 440 9152 107072 38.2054 28.364 5683.25 836.912 6586.84 6586.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1790 0.001024 1024 450 416 16800 0.748288 8.13459 51.1945 60.1205 60.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1750 0.000512 512 320 224 34048 1.2583 0.927744 5.82054 49.9985 58.108 58.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1870 0.000256 512 500 352 67200 2.7927 1.70771 17.5668 57.1948 79.3891 79.4998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1510 0.000256 2048 300 3680 68992 5.83155 7.03693 605.913 209.481 828.339 828.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1780 0.000128 512 400 672 136192 6.24806 3.40998 70.7658 104.771 185.352 185.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 3.2e-05 4096 100 2272 583296 154.828 120.197 5179.31 3608.28 9062.84 9063.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 6.4e-05 2048 80 1120 305760 28.4499 539.336 846.679 1414.51 1414.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 250 3.2e-05 1024 50 1216 186368 95.9015 26.8698 260.206 844.924 1228.09 1228.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1910 0.000512 512 260 448 35392 0.800864 0.93728 7.14947 51.3498 60.3086 60.3858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000128 4096 440 9152 106624 38.1699 28.3179 3958.03 845.717 4870.35 4870.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1790 0.001024 1024 450 416 16576 0.751616 5.76717 51.2863 57.8494 57.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1750 0.000512 512 320 224 34048 1.25981 0.93552 4.12253 51.3756 57.7925 57.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1870 0.000256 512 500 352 66304 2.76902 1.69174 12.3218 59.3509 76.2586 76.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1510 0.000256 2048 300 3680 68544 5.79142 7.06499 421.495 210.622 645.048 645.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1780 0.000128 512 400 672 132608 6.25443 3.39763 48.3614 104.661 162.832 162.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 3.2e-05 4096 100 2272 581952 155.318 120.348 4225.73 3594.19 8095.8 8096.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 6.4e-05 2048 80 1120 305760 28.4058 437.107 838.666 1304.22 1304.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 250 3.2e-05 1024 50 1216 182784 96.1912 26.9092 211.405 837.788 1172.48 1172.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1910 0.000512 512 260 448 34944 0.79872 0.931712 5.9592 50.0051 57.7645 57.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000128 4096 440 9152 106176 38.2976 28.3719 3233.45 838.707 4138.93 4139.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1790 0.001024 1024 450 416 16464 0.739296 4.74426 50.0092 55.5346 55.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1750 0.000512 512 320 224 32256 1.24694 0.911808 3.32115 49.5691 55.1506 55.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1870 0.000256 512 500 352 64512 2.72186 1.65709 9.97187 57.8639 72.3384 72.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1510 0.000256 2048 300 3680 67872 5.79098 7.00144 342.664 208.435 563.961 564.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1780 0.000128 512 400 672 134400 6.33856 3.41766 40.6147 104.998 155.524 155.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 3.2e-05 4096 100 2272 583200 155.41 120.399 7312.91 3573.53 11162.5 11162.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 6.4e-05 2048 80 1120 306000 28.4101 751.749 838.142 1618.35 1618.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 250 3.2e-05 1024 50 1216 184320 96.0424 26.882 360.186 834.602 1317.9 1318.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1910 0.000512 512 260 448 36000 0.806752 0.94208 10.4203 51.2777 63.5199 63.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000128 4096 440 9152 107520 38.2966 28.3787 5624.72 851.004 6542.51 6542.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1790 0.001024 1024 450 416 16800 0.749824 0 51.2086 51.9677 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 3.2e-05 4096 100 2272 582720 154.836 120.217 5152.29 3590 9017.57 9017.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 6.4e-05 2048 80 1120 305760 28.3791 537.388 837.698 1403.51 1403.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 250 3.2e-05 1024 50 1216 184320 95.94 26.9714 260.188 839.093 1222.38 1222.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1910 0.000512 512 260 448 35520 0.800768 0.928352 7.21856 49.9797 59.0004 59.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000128 4096 440 9152 106560 38.1675 28.3539 3937.19 835.585 4839.41 4839.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1790 0.001024 1024 450 416 16560 0.757728 5.69478 49.9927 56.4856 56.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1750 0.000512 512 320 224 33600 1.26554 0.93184 4.12483 49.9972 56.4178 56.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1870 0.000256 512 500 352 65280 2.78451 1.6897 11.8003 57.3099 73.7136 73.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1510 0.000256 2048 300 3680 68640 5.82061 7.03174 422.488 209.291 644.707 644.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1780 0.000128 512 400 672 134400 6.15184 3.40378 48.9578 103.302 161.974 162.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 3.2e-05 4096 100 2272 581760 155.673 120.441 4303.6 3594.35 8174.29 8174.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 6.4e-05 2048 80 1120 305640 28.4283 442.547 838.412 1309.43 1309.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 250 3.2e-05 1024 50 1216 184320 96.0261 26.8841 215.557 835.437 1174.09 1174.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1910 0.000512 512 260 448 35280 0.799168 0.925696 6.25267 49.9505 57.9991 58.0761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000128 4096 440 9152 106560 38.349 28.3894 3315.28 836.847 4218.97 4219.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1790 0.001024 1024 450 416 16560 0.755136 0 51.221 51.9851 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 3.2e-05 4096 100 2272 583168 155.312 120.25 7252.18 3594.98 11122.9 11123.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 6.4e-05 2048 80 1120 305920 28.4181 754.623 838.376 1621.47 1621.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 250 3.2e-05 1024 50 1216 184320 95.9188 26.8208 365.094 835.667 1323.69 1323.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1910 0.000512 512 260 448 36096 0.8056 0.938496 10.1998 51.3194 63.3357 63.4143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000128 4096 440 9152 107008 38.1027 28.3219 5555.3 836.209 6458.05 6458.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1790 0.001024 1024 450 416 16768 0.75776 8.00771 51.1897 59.9975 60.0585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1750 0.000512 512 320 224 34304 1.27418 0.94272 5.45261 51.3363 59.107 59.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1870 0.000256 512 500 352 66560 2.796 1.7015 17.0794 56.133 77.8395 77.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1510 0.000256 2048 300 3680 68864 5.8176 7.05386 595.176 209.313 817.436 817.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1780 0.000128 512 400 672 137216 6.17344 3.40787 69.9355 104.671 184.343 184.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 3.2e-05 4096 100 2272 582656 155.244 120.4 4917.56 3578.47 8771.9 8772.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 6.4e-05 2048 80 1120 305664 28.3827 510.192 837.668 1376.29 1376.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 250 3.2e-05 1024 50 1216 180224 96.2029 26.8247 243.98 835.48 1202.67 1202.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1910 0.000512 512 260 448 35328 0.79872 0.925696 6.95546 49.9928 58.7442 58.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000128 4096 440 9152 106496 38.2046 28.3117 3755.88 836.33 4658.83 4658.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1790 0.001024 1024 450 416 16640 0.751616 5.4872 51.1731 57.4543 57.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1750 0.000512 512 320 224 32768 1.2559 0.913344 3.79037 49.6687 55.7295 55.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1870 0.000256 512 500 352 65536 2.82771 1.70803 11.4971 62.335 78.4941 78.6021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1510 0.000256 2048 300 3680 68608 5.82659 7.03056 402.359 209.521 624.809 624.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1780 0.000128 512 400 672 135168 6.27472 3.41421 47.3259 104.693 161.866 161.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 3.2e-05 4096 100 2272 582144 155.122 120.144 4502.7 3592.95 8371.13 8371.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 6.4e-05 2048 80 1120 305664 28.4426 461.992 838.727 1329.21 1329.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 250 3.2e-05 1024 50 1216 172032 95.4752 26.4415 207.329 825.358 1154.79 1154.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1910 0.000512 512 260 448 35328 0.800768 0.929792 6.34138 50.1002 58.2452 58.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000128 4096 440 9152 105984 38.2003 28.3183 3431.18 834.943 4332.76 4332.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1790 0.001024 1024 450 416 16512 0.755712 5.07174 51.1961 57.0665 57.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1750 0.000512 512 320 224 33792 1.27069 0.932064 3.69184 50.1162 56.1109 56.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1870 0.000256 512 500 352 64512 2.80938 1.6881 10.4973 62.5295 77.6478 77.7615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1510 0.000256 2048 300 3680 68352 5.83283 7.02454 365.321 209.355 587.61 587.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1780 0.000128 512 400 672 135168 6.12387 3.39696 42.7468 103.493 155.918 156.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1160 3.2e-05 4096 100 2280 583552 155.117 120.185 5942.18 3576.58 9794.29 9794.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 6.4e-05 2048 80 1120 306112 28.4059 582.82 838.851 1450.12 1450.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 250 3.2e-05 1024 50 1200 181248 97.3802 26.882 534.815 838.473 1497.74 1497.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1910 0.000512 512 260 440 36352 0.802848 0.940032 7.61142 51.302 60.7286 60.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1130 0.000128 4096 440 9160 107392 38.1766 28.3314 4355.08 838.442 5260.14 5260.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1790 0.001024 1024 450 400 17056 0.750336 5.98794 51.3248 58.106 58.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1750 0.000512 512 320 240 34560 1.2633 0.936352 7.51229 51.275 61.0906 61.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1870 0.000256 512 500 360 65792 2.82445 1.70608 14.0664 57.9479 76.6708 76.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1510 0.000256 2048 300 3680 69184 5.83037 7.05603 463.298 209.758 686.014 686.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1780 0.000128 512 400 680 137728 6.18067 3.41062 54.872 104.961 169.583 169.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1160 3.2e-05 4096 100 2280 583424 155.274 120.232 4009.38 3578.41 7863.5 7863.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 6.4e-05 2048 80 1120 306048 28.4073 375.884 839.001 1243.34 1243.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 250 3.2e-05 1024 50 1200 180224 97.4115 26.8903 530.627 838.58 1493.69 1493.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1910 0.000512 512 260 440 36224 0.803008 0.936032 4.93955 51.2839 58.0349 58.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1130 0.000128 4096 440 9160 107264 38.233 28.3464 2798.18 838.895 3703.77 3703.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1790 0.001024 1024 450 400 17024 0.75344 3.94192 51.3275 56.0643 56.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1750 0.000512 512 320 240 34560 1.26378 0.938464 7.93571 51.3035 61.5444 61.6447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1870 0.000256 512 500 360 65536 2.81933 1.70195 9.82016 52.4281 66.8951 67.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1510 0.000256 2048 300 3680 68992 5.83232 7.0616 297.476 209.541 519.985 520.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1780 0.000128 512 400 680 137216 6.16998 3.40662 35.2412 104.665 149.635 149.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 3.2e-05 4096 100 2280 583520 155.764 120.518 6479.39 3596.78 10352.7 10352.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 6.4e-05 2048 80 1120 306080 28.4181 669.336 838.939 1536.74 1536.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 250 3.2e-05 1024 50 1200 181760 97.0843 26.9501 552.274 838.682 1515.18 1515.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1910 0.000512 512 260 440 36320 0.808224 0.93952 8.73853 51.2997 61.8577 61.9337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000128 4096 440 9160 107360 38.3663 28.3926 4980.73 838.878 5886.47 5886.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1790 0.001024 1024 450 400 17040 0.748288 6.78912 51.3128 58.894 58.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1750 0.000512 512 320 240 34560 1.26211 0.940224 5.1095 51.2646 58.678 58.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1870 0.000256 512 500 360 65920 2.82765 1.71267 15.1894 58.4725 78.3339 78.4445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1510 0.000256 2048 300 3680 69120 5.8575 7.06979 524.462 209.831 747.297 747.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1780 0.000128 512 400 680 137600 6.21344 3.42166 62.4557 104.989 177.237 177.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 3.2e-05 4096 100 2280 583040 155.416 120.398 4095.62 3595.42 7967.07 7967.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 6.4e-05 2048 80 1120 306000 28.3647 422.539 838.568 1289.52 1289.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 250 3.2e-05 1024 50 1200 181760 96.827 26.9233 563.14 838.469 1525.56 1525.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1910 0.000512 512 260 440 36160 0.800736 0.937216 5.62582 51.2692 58.704 58.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1130 0.000128 4096 440 9160 107200 38.2539 28.3787 3142.56 838.867 4048.17 4048.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1790 0.001024 1024 450 400 16960 0.747776 4.44029 51.2574 56.4906 56.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1750 0.000512 512 320 240 34240 1.25562 0.93344 8.2265 50.1227 60.6355 60.7374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1870 0.000256 512 500 360 65280 2.8105 1.69664 9.68893 52.1706 66.4971 66.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1510 0.000256 2048 300 3680 68960 5.8327 7.0305 335.5 209.455 557.893 557.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1780 0.000128 512 400 680 136960 6.23171 3.41971 40.2079 105.003 155.024 155.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1160 3.2e-05 4096 100 2280 582720 155.668 120.504 3707.11 3574.12 7557.62 7557.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 6.4e-05 2048 80 1120 306000 28.4151 344.696 838.948 1212.1 1212.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 250 3.2e-05 1024 50 1200 176640 97.1688 26.8718 566.197 834.289 1524.71 1524.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1910 0.000512 512 260 440 36240 0.804864 0.942176 4.72272 51.2685 57.8124 57.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1130 0.000128 4096 440 9160 107040 38.3386 28.3801 2551.13 837.38 3455.34 3455.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1790 0.001024 1024 450 400 16920 0.740928 3.63472 51.2327 55.6517 55.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1750 0.000512 512 320 240 34560 1.26387 0.939424 8.31085 51.2933 61.9109 62.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1870 0.000256 512 500 360 65280 2.83488 1.70422 9.50864 52.3666 66.5388 66.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1510 0.000256 2048 300 3680 68880 5.85584 7.07155 272.529 209.576 495.105 495.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1780 0.000128 512 400 680 136320 6.21894 3.41811 33.0316 104.486 147.311 147.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 3.2e-05 4096 100 2280 583296 155.311 120.356 5934.22 3575.54 9785.66 9785.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 6.4e-05 2048 80 1120 306096 28.4268 612.203 838.318 1478.99 1479.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 250 3.2e-05 1024 50 1200 179712 97.0712 26.9409 489.107 836.709 1450.02 1450.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1910 0.000512 512 260 440 36384 0.804512 0.938816 7.93402 51.2924 61.0425 61.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000128 4096 440 9160 107328 38.2351 28.3527 4557.27 837.843 5461.81 5461.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1790 0.001024 1024 450 400 17040 0.748992 6.25315 51.308 58.3549 58.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1750 0.000512 512 320 240 34560 1.2641 0.941792 4.672 51.3116 58.2904 58.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1870 0.000256 512 500 360 65664 2.82573 1.70678 13.8642 61.4007 79.93 80.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1510 0.000256 2048 300 3680 69120 5.83213 7.04102 485.783 209.592 708.325 708.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1780 0.000128 512 400 680 137472 6.18512 3.41197 57.4686 104.742 171.965 172.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 3.2e-05 4096 100 2280 583296 155.104 120.256 3869.41 3577.99 7722.98 7723.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 6.4e-05 2048 80 1120 306048 28.5123 399.536 838.948 1267.04 1267.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 250 3.2e-05 1024 50 1200 178176 96.9642 26.859 469.48 837.324 1430.81 1430.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1910 0.000512 512 260 440 36096 0.804704 0.937152 5.20499 51.2128 58.2324 58.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000128 4096 440 9160 107136 38.1624 28.3209 2959.58 837.576 3863.74 3863.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1790 0.001024 1024 450 400 16992 0.751264 4.20614 51.3282 56.3277 56.3843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1750 0.000512 512 320 240 34176 1.26195 0.935552 3.17066 51.2325 56.6988 56.7946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1870 0.000256 512 500 360 65280 2.81194 1.69779 9.14131 64.7819 78.5615 78.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1510 0.000256 2048 300 3680 68928 5.81421 7.0271 315.86 209.622 538.401 538.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1780 0.000128 512 400 680 136704 6.1479 3.40378 37.6169 104.339 151.665 151.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 3.2e-05 4096 100 2280 582912 154.983 120.306 3178.01 3592.12 7045.64 7045.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 6.4e-05 2048 80 1120 306000 28.4519 328.36 838.213 1195.07 1195.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 250 3.2e-05 1024 50 1200 175104 97.5439 26.8349 483.763 834.59 1442.92 1443.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1910 0.000512 512 260 440 36288 0.8048 0.940512 4.39818 51.296 57.5106 57.5877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1130 0.000128 4096 440 9160 107136 38.2355 28.3709 2438.83 838.298 3343.84 3343.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1790 0.001024 1024 450 400 16848 0.74672 3.49606 51.1754 55.463 55.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1750 0.000512 512 320 240 33984 1.26733 0.933888 7.23245 50.0648 59.5946 59.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1870 0.000256 512 500 360 64512 2.81072 1.69533 7.60992 52.0101 64.2511 64.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1510 0.000256 2048 300 3680 68832 5.80944 7.03898 259.982 209.076 481.98 482.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1780 0.000128 512 400 680 135936 6.13453 3.40992 31.3237 103.775 144.795 144.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 3.2e-05 4096 100 2280 583296 155.581 120.453 8485.51 3592.39 12354.1 12354.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 6.4e-05 2048 80 1120 306096 28.3933 880.359 838.125 1746.92 1746.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 250 3.2e-05 1024 50 1200 180992 96.4943 26.9189 424.224 836.412 1384.23 1384.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1910 0.000512 512 260 440 36400 0.807296 0.940512 12.0691 51.2957 65.1851 65.2599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000128 4096 440 9160 107296 38.3374 28.3808 6439.57 837.811 7344.2 7344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1790 0.001024 1024 450 400 17024 0.74752 9.3112 51.2901 61.3918 61.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1750 0.000512 512 320 240 34496 1.27088 0.942176 7.09856 51.3074 60.7194 60.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1870 0.000256 512 500 360 65856 2.83408 1.70774 19.8777 52.4565 77.0054 77.1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1510 0.000256 2048 300 3680 69104 5.85114 7.08608 690.892 209.628 913.528 913.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1780 0.000128 512 400 680 137088 6.20726 3.41766 81.3461 104.821 195.953 196.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 3.2e-05 4096 100 2280 582848 155.423 120.442 5323.08 3575.59 9174.77 9174.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 6.4e-05 2048 80 1120 305984 28.3775 550.885 838.056 1417.36 1417.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 250 3.2e-05 1024 50 1200 179200 96.4358 26.9266 677.078 836.536 1637.17 1637.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1910 0.000512 512 260 440 36064 0.801664 0.933792 7.38301 51.1856 60.3767 60.4503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000128 4096 440 9160 107072 38.2231 28.3615 4057.75 837.054 4961.5 4961.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1790 0.001024 1024 450 400 16912 0.749568 5.78355 51.2143 57.7894 57.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1750 0.000512 512 320 240 34048 1.26323 0.929024 4.37194 50.0004 56.6665 56.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1870 0.000256 512 500 360 65408 2.83213 1.70554 12.8071 61.5516 79.0225 79.1325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1510 0.000256 2048 300 3680 68992 5.83059 7.15523 434.803 209.477 657.343 657.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1780 0.000128 512 400 680 136192 6.25859 3.41277 52.1435 104.768 166.74 166.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 3.2e-05 4096 100 2280 582624 155.538 120.454 4338.64 3595.69 8210.54 8210.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 6.4e-05 2048 80 1120 305928 28.4147 447.935 838.73 1315.12 1315.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 250 3.2e-05 1024 50 1200 177408 96.7228 26.9249 672.715 837.23 1633.78 1633.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1910 0.000512 512 260 440 35952 0.802816 0.933888 6.07635 50.1127 57.9981 58.0738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000128 4096 440 9160 106848 38.3391 28.3853 3305.05 837.892 4209.77 4209.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1790 0.001024 1024 450 400 16800 0.746016 4.65309 50.1033 55.5454 55.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1750 0.000512 512 320 240 33600 1.26688 0.927616 3.45299 49.9066 55.6548 55.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1870 0.000256 512 500 360 65856 2.83293 1.71062 10.5432 59.4699 74.6807 74.7888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1510 0.000256 2048 300 3680 68880 5.85962 7.13174 354.466 209.789 577.325 577.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1780 0.000128 512 400 680 137088 6.2216 3.4161 42.8303 104.883 157.502 157.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 3.2e-05 4096 100 2280 583424 155.073 120.259 7868.57 3575.72 11719.8 11720
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 6.4e-05 2048 80 1120 306048 28.3829 817.357 838.014 1683.8 1683.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 250 3.2e-05 1024 50 1200 180224 96.2412 26.8841 389.134 837.785 1350.23 1350.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1910 0.000512 512 260 440 36224 0.804384 0.937984 11.2478 51.2622 64.3215 64.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000128 4096 440 9160 107264 38.1878 28.346 5948.12 842.419 6857.19 6857.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1790 0.001024 1024 450 400 17024 0.748096 8.78592 51.299 60.8777 60.9341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1750 0.000512 512 320 240 34560 1.26189 0.93968 6.50544 51.2806 60.0894 60.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1870 0.000256 512 500 360 65536 2.81795 1.70189 18.5723 52.3802 75.6005 75.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1510 0.000256 2048 300 3680 68992 5.83581 7.02323 637.311 209.351 859.596 859.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1780 0.000128 512 400 680 137216 6.17146 3.41149 76.4127 104.566 190.717 190.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 3.2e-05 4096 100 2280 583168 155.283 120.255 5091.96 3595.87 8963.59 8963.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 6.4e-05 2048 80 1120 305920 28.3589 518.658 838.713 1385.77 1385.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 250 3.2e-05 1024 50 1200 176128 96.412 26.8272 242.817 835.996 1202.24 1202.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1910 0.000512 512 260 440 36096 0.806656 0.942112 7.1103 51.3231 60.2513 60.3299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000128 4096 440 9160 106496 38.1495 28.3194 3645.12 836.35 4548.05 4548.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1790 0.001024 1024 450 400 16896 0.751424 5.53949 51.2381 57.5709 57.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1750 0.000512 512 320 240 34304 1.26925 0.941376 4.11162 51.3395 57.7625 57.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1870 0.000256 512 500 360 65536 2.82534 1.70365 12.1557 52.4678 69.2825 69.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1510 0.000256 2048 300 3680 68864 5.82662 7.03738 396.61 209.359 618.907 618.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1780 0.000128 512 400 680 137216 6.17347 3.40992 49.4076 104.699 163.849 163.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 3.2e-05 4096 100 2280 582912 155.094 120.234 4100.9 3592.2 7968.65 7968.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 6.4e-05 2048 80 1120 305856 28.3668 419.685 838.007 1286.11 1286.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 250 3.2e-05 1024 50 1200 172032 96.443 26.7322 581.842 832.464 1537.68 1537.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1910 0.000512 512 260 440 36096 0.804608 0.936064 5.75101 51.2583 58.8229 58.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000128 4096 440 9160 106752 38.2109 28.33 3001.77 837.435 3905.86 3905.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1790 0.001024 1024 450 400 16896 0.7456 4.38474 51.2958 56.468 56.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1750 0.000512 512 320 240 33792 1.26218 0.93184 3.42355 49.9631 55.6804 55.7739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1870 0.000256 512 500 360 64512 2.79379 1.68685 9.84426 64.0772 78.5304 78.6416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1510 0.000256 2048 300 3680 68352 5.80506 7.05277 321.806 208.659 543.4 543.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1780 0.000128 512 400 680 135168 6.11658 3.39856 39.6826 103.279 152.632 152.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 3.2e-05 4096 100 2280 583200 155.578 120.434 8053.7 3594.59 11924.5 11924.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 6.4e-05 2048 80 1120 306072 28.5123 835.361 838.659 1702.58 1702.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 250 3.2e-05 1024 50 1200 179712 96.4375 26.939 395.574 838.02 1357.16 1357.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1910 0.000512 512 260 440 36288 0.807424 0.940032 11.1194 51.2642 64.2025 64.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000128 4096 440 9160 107424 38.2891 28.3836 6170.63 838.279 7075.7 7075.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1790 0.001024 1024 450 400 16992 0.74752 8.61795 51.29 60.6995 60.7633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1750 0.000512 512 320 240 34560 1.26294 0.940032 6.56304 51.2823 60.149 60.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1870 0.000256 512 500 360 65664 2.8248 1.7111 19.2833 52.3787 76.3267 76.4458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1510 0.000256 2048 300 3680 69120 5.84848 7.05126 660.445 209.827 883.248 883.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1780 0.000128 512 400 680 137088 6.18736 3.41984 77.9382 104.553 192.261 192.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 3.2e-05 4096 100 2280 582912 154.993 120.287 5222.07 3575.64 9073.22 9073.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 6.4e-05 2048 80 1120 306000 28.4283 541.311 838.827 1408.61 1408.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 250 3.2e-05 1024 50 1200 175104 96.4682 26.8395 249.583 835.202 1208.27 1208.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1910 0.000512 512 260 440 36288 0.804864 0.941088 7.09862 51.3098 60.2294 60.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000128 4096 440 9160 107136 38.2284 28.3757 3991.23 838.693 4896.64 4896.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1790 0.001024 1024 450 400 16848 0.743424 5.59923 51.1876 57.5718 57.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1750 0.000512 512 320 240 33984 1.2632 0.931328 4.13661 50.0806 56.5108 56.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1870 0.000256 512 500 360 64512 2.80746 1.69162 12.3197 55.9358 72.8812 72.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1510 0.000256 2048 300 3680 68832 5.81402 7.02378 426.702 209.196 648.806 648.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1780 0.000128 512 400 680 135936 6.12781 3.40803 51.0008 103.83 164.521 164.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 3.2e-05 4096 100 2280 583200 155.624 120.55 4615.99 3578.36 8470.75 8470.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 6.4e-05 2048 80 1120 305856 28.457 476.576 838.746 1343.82 1343.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 250 3.2e-05 1024 50 1200 172800 96.7282 26.8772 216.883 835.267 1175.94 1176.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1910 0.000512 512 260 440 35856 0.801376 0.930688 6.19453 50.0174 58.0169 58.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000128 4096 440 9160 106272 38.3078 28.3854 3506.49 836.099 4409.39 4409.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1790 0.001024 1024 450 400 16848 0.755648 4.95411 51.2938 57.0455 57.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1750 0.000512 512 320 240 33696 1.24973 0.92176 3.71059 49.7475 55.7332 55.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1870 0.000256 512 500 360 65664 2.83219 1.70637 11.3482 62.3411 78.3571 78.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1510 0.000256 2048 300 3680 68688 5.84422 7.03482 376.795 209.426 599.171 599.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1780 0.000128 512 400 680 134784 6.3169 3.4201 44.8004 104.672 159.365 159.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 3.2e-05 4096 100 2280 582912 155.043 120.266 4127.27 3593.06 7995.86 7996.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 6.4e-05 2048 80 1120 305856 28.3935 424.415 838.205 1291.06 1291.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 250 3.2e-05 1024 50 1200 165888 96.5595 26.5572 529.585 828.488 1481.38 1481.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1910 0.000512 512 260 440 35712 0.80368 0.93552 5.71322 51.1878 58.712 58.7907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000128 4096 440 9160 105984 38.1441 28.322 3138.05 835.963 4040.58 4040.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1790 0.001024 1024 450 400 16704 0.74752 4.44003 51.1673 56.3983 56.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1750 0.000512 512 320 240 33408 1.2567 0.921056 3.46941 49.7728 55.5193 55.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1870 0.000256 512 500 360 62208 2.81526 1.67322 9.66128 56.9879 71.2665 71.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1510 0.000256 2048 300 3680 68544 5.81354 7.0303 335.938 209.436 558.293 558.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1780 0.000128 512 400 680 133632 6.08262 3.37981 39.7591 102.312 151.688 151.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 3.2e-05 4096 100 2280 583040 155.269 120.401 7561.97 3578.7 11416.6 11416.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 6.4e-05 2048 80 1120 306000 28.4578 780.976 838.867 1648.35 1648.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 250 3.2e-05 1024 50 1200 181760 96.2521 27.0707 372.556 838.652 1334.71 1334.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1910 0.000512 512 260 440 36160 0.804544 0.935392 10.5185 51.2697 63.6023 63.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000128 4096 440 9160 107200 38.2422 28.375 5781.42 839.019 6687.17 6687.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1790 0.001024 1024 450 400 16960 0.7512 8.22621 51.26 60.2812 60.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1750 0.000512 512 320 240 34240 1.26643 0.934752 6.14051 50.1295 58.5701 58.6617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1870 0.000256 512 500 360 65280 2.80758 1.69722 17.8056 57.2244 79.6605 79.7705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1510 0.000256 2048 300 3680 68960 5.82102 7.08323 616.363 209.503 838.842 838.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1780 0.000128 512 400 680 136960 6.22941 3.41478 73.9535 105.015 188.767 188.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 3.2e-05 4096 100 2280 583040 154.911 120.246 5183.17 3597.2 9055.75 9055.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 6.4e-05 2048 80 1120 305920 28.4223 532.026 838.879 1399.37 1399.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 250 3.2e-05 1024 50 1200 179200 96.2316 26.8916 250.234 838.959 1212.5 1212.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1910 0.000512 512 260 440 35840 0.80224 0.935936 7.21386 51.2166 60.2369 60.3156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000128 4096 440 9160 106240 38.0941 28.3218 3935.99 835.903 4838.41 4838.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1790 0.001024 1024 450 400 16800 0.752416 5.57875 50.1003 56.4756 56.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1750 0.000512 512 320 240 33920 1.25549 0.926272 4.25437 49.9696 56.5081 56.6007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1870 0.000256 512 500 360 64000 2.8041 1.68666 12.1282 56.2966 73.0424 73.1495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1510 0.000256 2048 300 3680 68800 5.80813 7.04474 420.157 209.293 642.376 642.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1780 0.000128 512 400 680 133120 6.18227 3.39763 49.724 103.354 162.809 162.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 3.2e-05 4096 100 2280 581760 155.315 120.4 4319.73 3596.06 8191.73 8191.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 6.4e-05 2048 80 1120 305760 28.4567 443.841 837.962 1310.3 1310.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 250 3.2e-05 1024 50 1200 176640 96.4713 26.8472 206.628 834.729 1164.86 1165.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1910 0.000512 512 260 440 35520 0.798944 0.929248 5.92678 49.983 57.708 57.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000128 4096 440 9160 106560 38.1565 28.3436 3304.1 835.654 4206.36 4206.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1790 0.001024 1024 450 400 16800 0.753856 4.74413 51.241 56.7836 56.8441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1750 0.000512 512 320 240 33600 1.26326 0.930016 3.71632 50.0076 56.0185 56.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1870 0.000256 512 500 360 63360 2.83523 1.68582 10.0246 61.7307 76.4005 76.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1510 0.000256 2048 300 3680 68640 5.83194 7.02874 352.708 209.34 574.978 575.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1780 0.000128 512 400 680 134400 6.15862 3.40365 42.2811 103.336 155.332 155.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 3.2e-05 4096 100 2280 582400 155.383 120.449 4354.79 3580.89 8211.75 8211.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 6.4e-05 2048 80 1120 305600 28.3786 437.442 838.601 1304.47 1304.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 250 3.2e-05 1024 50 1200 174080 96.6739 26.889 197.942 838.258 1159.95 1160.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1910 0.000512 512 260 440 35200 0.800832 0.928288 5.72416 50.0333 57.5586 57.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000128 4096 440 9160 104960 38.1483 28.276 3272.97 832.649 4172.16 4172.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1790 0.001024 1024 450 400 16640 0.747136 4.51789 50.0774 55.3854 55.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1750 0.000512 512 320 240 33280 1.27443 0.93184 3.61274 50.0578 55.9768 56.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1870 0.000256 512 500 360 64000 2.81472 1.68739 10.1044 62.2902 77.0229 77.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1510 0.000256 2048 300 3680 68480 5.80346 7.00134 348.302 208.696 569.874 569.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1780 0.000128 512 400 680 133120 6.19818 3.39456 40.718 103.387 153.855 153.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 3.2e-05 4096 100 2280 583296 154.957 120.28 7219.04 3577.26 11071.8 11072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 6.4e-05 2048 80 1120 306048 28.3975 738.883 838.691 1606.02 1606.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 250 3.2e-05 1024 50 1200 178176 96.4012 26.8698 342.101 837.166 1302.73 1302.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1910 0.000512 512 260 440 36096 0.800768 0.937888 9.96899 51.2113 62.9892 63.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000128 4096 440 9160 107136 38.1648 28.3314 5544.02 837.427 6448.05 6448.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1790 0.001024 1024 450 400 16992 0.75584 7.97082 51.32 60.0953 60.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1750 0.000512 512 320 240 34176 1.26182 0.938176 5.9377 51.2296 59.4703 59.5633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1870 0.000256 512 500 360 65280 2.81184 1.70166 16.9714 55.3532 76.9641 77.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1510 0.000256 2048 300 3680 68928 5.81517 7.1176 583.172 209.67 805.853 805.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1780 0.000128 512 400 680 136704 6.14189 3.41229 69.4683 104.32 183.506 183.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 3.2e-05 4096 100 2280 582912 155.196 120.256 5089.4 3573.75 8938.82 8939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 6.4e-05 2048 80 1120 305856 28.3744 524.311 837.937 1390.67 1390.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 250 3.2e-05 1024 50 1200 172032 96.3382 26.7674 237.568 832.633 1193.5 1193.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1910 0.000512 512 260 440 36096 0.806176 0.936 6.89936 51.2632 59.9752 60.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000128 4096 440 9160 106752 38.2127 28.3279 3886.66 837.335 4790.64 4790.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1790 0.001024 1024 450 400 16896 0.745472 5.28384 51.3003 57.3725 57.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1750 0.000512 512 320 240 33792 1.25574 0.924704 4.09584 49.9637 56.3405 56.4313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1870 0.000256 512 500 360 64512 2.79664 1.6855 12.0929 57.7438 74.4436 74.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1510 0.000256 2048 300 3680 68352 5.79994 7.00182 411.955 208.662 633.49 633.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1780 0.000128 512 400 680 135168 6.10797 3.39702 49.3793 103.274 162.313 162.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 3.2e-05 4096 100 2280 582912 155.056 120.258 4192.79 3596.53 8064.86 8065.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 6.4e-05 2048 80 1120 305856 28.4185 431.536 839.035 1299.03 1299.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 250 3.2e-05 1024 50 1200 165888 96.2416 26.5559 189.047 844.609 1156.64 1156.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1910 0.000512 512 260 440 35712 0.802816 0.936928 5.7777 51.2158 58.806 58.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000128 4096 440 9160 105984 38.1501 28.33 3174.44 836.568 4077.59 4077.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1790 0.001024 1024 450 400 16704 0.747552 4.52125 51.1976 56.5087 56.5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1750 0.000512 512 320 240 33408 1.24886 0.922016 3.52701 49.7932 55.594 55.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1870 0.000256 512 500 360 62208 2.81264 1.67126 9.7815 58.086 72.4793 72.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1510 0.000256 2048 300 3680 68544 5.80403 7.03283 340.514 209.632 563.055 563.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1780 0.000128 512 400 680 133632 6.08214 3.38806 40.2354 102.406 152.267 152.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 3.2e-05 4096 100 2280 582144 155.053 120.167 3915.83 3592.55 7783.81 7784.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 6.4e-05 2048 80 1120 305664 28.4118 405.175 838.568 1272.2 1272.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 250 3.2e-05 1024 50 1200 159744 96.5454 26.4438 171.282 825.101 1119.56 1119.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1910 0.000512 512 260 440 35328 0.80192 0.933632 5.32221 50.0955 57.2272 57.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000128 4096 440 9160 105984 38.1972 28.3089 2963.68 834.865 3865.16 3865.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1790 0.001024 1024 450 400 16512 0.75472 4.35363 50.01 55.1604 55.2184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1750 0.000512 512 320 240 33792 1.27376 0.93552 3.32659 50.1141 55.7501 55.8432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1870 0.000256 512 500 360 64512 2.81075 1.68938 9.68787 63.6852 78.0024 78.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1510 0.000256 2048 300 3680 68352 5.82451 7.04512 318.501 209.33 540.773 540.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1780 0.000128 512 400 680 135168 6.1247 3.39354 38.4982 103.484 151.658 151.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 3.2e-05 4096 100 2280 583200 156.205 120.626 7412.17 3575.6 11264.8 11265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 6.4e-05 2048 80 1120 306000 28.3771 768.123 838.285 1634.83 1634.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 250 3.2e-05 1024 50 1200 179200 96.4673 26.9518 361.538 837.088 1322.23 1322.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1910 0.000512 512 260 440 36200 0.804864 0.940032 10.039 51.2118 63.0678 63.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000128 4096 440 9160 107200 38.4709 28.4164 5680.97 837.356 6585.32 6585.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1790 0.001024 1024 450 400 16900 0.745888 7.72506 51.182 59.6969 59.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1750 0.000512 512 320 240 34400 1.26662 0.937472 6.01542 51.2285 59.5472 59.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1870 0.000256 512 500 360 64800 2.84445 1.70218 17.5341 55.2372 77.4479 77.5557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1510 0.000256 2048 300 3680 69000 5.86342 7.05536 607.007 209.572 829.57 829.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1780 0.000128 512 400 680 136000 6.21875 3.41859 72.0435 104.286 186.12 186.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 3.2e-05 4096 100 2280 583200 155.776 120.612 5032.68 3598.84 8908.13 8908.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 6.4e-05 2048 80 1120 305800 28.4057 520.473 838.726 1387.65 1387.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 250 3.2e-05 1024 50 1200 172800 96.5141 26.7998 237.109 833.635 1194.24 1194.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1910 0.000512 512 260 440 36000 0.807968 0.93584 6.91427 51.2967 60.0257 60.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000128 4096 440 9160 107200 38.3389 28.3958 3850.75 838.594 4756.18 4756.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1790 0.001024 1024 450 400 16800 0.747296 5.43069 51.2016 57.4217 57.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1750 0.000512 512 320 240 33600 1.26451 0.929792 4.04794 49.9934 56.3334 56.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1870 0.000256 512 500 360 64000 2.81699 1.6896 12.0116 56.7828 73.427 73.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1510 0.000256 2048 300 3680 68400 5.82384 7.0185 408.279 208.941 630.135 630.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1780 0.000128 512 400 680 134400 6.1655 3.40198 48.6724 103.365 161.759 161.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 3.2e-05 4096 100 2280 582000 156.09 120.67 4494.92 3593.46 8365.36 8365.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 6.4e-05 2048 80 1120 305700 28.3954 451.33 837.751 1317.52 1317.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 250 3.2e-05 1024 50 1200 172800 97.0694 26.963 205.334 837.163 1166.72 1166.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1910 0.000512 512 260 440 35400 0.802816 0.933664 6.00877 50.0563 57.8751 57.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000128 4096 440 9160 105600 38.3017 28.3506 3415.37 831.91 4314.04 4314.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1790 0.001024 1024 450 400 16500 0.741696 4.81306 49.8606 55.46 55.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1750 0.000512 512 320 240 33600 1.2721 0.933888 3.59082 50.0368 55.9343 56.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1870 0.000256 512 500 360 62400 2.86944 1.69165 10.3774 62.1416 77.2083 77.3164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1510 0.000256 2048 300 3680 68400 5.8409 7.02874 356.344 208.468 577.754 577.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1780 0.000128 512 400 680 134400 6.17002 3.40582 42.6402 103.334 155.707 155.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 3.2e-05 4096 100 2280 582400 155.296 120.434 4007.82 3573.71 7857.5 7857.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 6.4e-05 2048 80 1120 305600 28.404 414.749 837.607 1280.8 1280.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 250 3.2e-05 1024 50 1200 166400 96.0971 26.4725 183.048 824.298 1130.1 1130.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1910 0.000512 512 260 440 35200 0.803424 0.933408 5.66099 50.088 57.5572 57.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000128 4096 440 9160 105600 38.2213 28.3423 3026.35 834.6 3927.62 3927.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1790 0.001024 1024 450 400 16400 0.749568 4.50954 49.8583 55.1603 55.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1750 0.000512 512 320 240 33600 1.2705 0.93584 3.64022 50.1007 56.0475 56.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1870 0.000256 512 500 360 64000 2.82077 1.69165 10.0296 59.4675 74.1416 74.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1510 0.000256 2048 300 3680 68000 5.83203 7.12762 324.485 209.252 546.768 546.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1780 0.000128 512 400 680 134400 6.15392 3.39856 39.3997 103.391 152.502 152.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1160 3.2e-05 4096 100 2256 583936 154.575 120.079 6371.05 3574.97 10220.9 10221.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 6.4e-05 2048 80 1152 305920 28.3828 647.813 838.864 1515.11 1515.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 250 3.2e-05 1024 50 1200 183296 96.4916 26.879 563.166 838.569 1525.3 1525.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1910 0.000512 512 260 432 36288 0.804512 0.936928 8.40291 51.3012 61.5165 61.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1130 0.000128 4096 440 9168 107392 38.1711 28.33 4702.06 843.45 5612.13 5612.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1790 0.001024 1024 450 432 16864 0.74752 7.01328 51.3269 59.1309 59.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1750 0.000512 512 320 240 34176 1.26378 0.939776 8.3023 51.275 61.8887 61.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1870 0.000256 512 500 384 65280 2.83501 1.70394 16.1815 56.2093 77.0569 77.1692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1510 0.000256 2048 300 3696 69120 5.8296 7.07379 503.77 209.783 726.531 726.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1780 0.000128 512 400 672 138240 6.16086 3.40611 59.45 104.971 174.147 174.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1160 3.2e-05 4096 100 2256 583936 154.757 120.144 4263.36 3589.51 8127.99 8128.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 6.4e-05 2048 80 1152 305856 28.5293 416.342 838.959 1283.88 1283.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 250 3.2e-05 1024 50 1200 182272 96.9156 26.8802 571.275 838.698 1533.96 1534.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1910 0.000512 512 260 432 36224 0.80336 0.934688 5.43574 51.2828 58.5287 58.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1130 0.000128 4096 440 9168 107264 38.2136 28.3485 2991.36 838.932 3896.96 3897.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1790 0.001024 1024 450 432 16832 0.747552 4.51072 51.3275 56.63 56.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1750 0.000512 512 320 240 34048 1.26976 0.939392 8.77485 51.2982 62.3829 62.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1870 0.000256 512 500 384 65024 2.82861 1.70352 11.2011 56.5817 72.4429 72.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1510 0.000256 2048 300 3696 68992 5.82768 7.04512 320.87 209.546 543.362 543.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1780 0.000128 512 400 672 137216 6.17882 3.41258 38.2473 104.663 152.654 152.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1160 3.2e-05 4096 100 2256 583680 155.209 120.15 12244.6 3575.91 16096.1 16096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 6.4e-05 2048 80 1152 305856 28.3814 344.388 838.868 1211.69 1211.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 250 3.2e-05 1024 50 1200 181248 96.8108 26.8616 564.041 837.26 1525.16 1525.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1910 0.000512 512 260 432 36096 0.800768 0.93504 4.42966 51.2126 57.4497 57.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1130 0.000128 4096 440 9168 107136 38.1481 28.3242 2472.19 837.612 3376.38 3376.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1790 0.001024 1024 450 432 16800 0.749568 3.77462 51.3258 55.8942 55.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1750 0.000512 512 320 240 33792 1.26592 0.93616 8.81901 51.233 62.3567 62.4542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1870 0.000256 512 500 384 64512 2.83069 1.69779 10.0181 52.2774 66.9529 67.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1510 0.000256 2048 300 3696 68928 5.81123 7.15261 265.185 209.632 487.854 487.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1780 0.000128 512 400 672 136704 6.15584 3.40589 31.469 104.34 145.526 145.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 3.2e-05 4096 100 2256 584000 155.455 120.367 5857.24 3590.91 9724.2 9724.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 6.4e-05 2048 80 1152 305920 28.4278 627.755 838.271 1494.5 1494.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 250 3.2e-05 1024 50 1200 183040 97.034 26.9445 498.313 837.866 1460.35 1460.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1910 0.000512 512 260 432 36240 0.806912 0.942784 7.90064 51.2741 61.0005 61.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000128 4096 440 9168 107360 38.3702 28.3991 4551.85 838.115 5456.84 5456.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1790 0.001024 1024 450 432 16840 0.746464 6.59456 51.2847 58.67 58.7264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1750 0.000512 512 320 240 34080 1.26685 0.938784 4.76605 51.2389 58.3129 58.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1870 0.000256 512 500 384 65280 2.84582 1.71331 14.6627 59.3746 78.7197 78.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1510 0.000256 2048 300 3696 69120 5.85738 7.0529 486.292 209.629 708.909 708.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1780 0.000128 512 400 672 138240 6.19078 3.41766 57.664 104.892 172.325 172.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 3.2e-05 4096 100 2256 583680 154.808 120.22 3822.62 3590.92 7688.79 7688.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 6.4e-05 2048 80 1152 305840 28.3972 410.223 838.209 1276.87 1276.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 250 3.2e-05 1024 50 1200 181760 97.0828 26.9189 504.286 838.045 1466.53 1466.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1910 0.000512 512 260 432 36160 0.806208 0.935936 5.22458 51.2492 58.2898 58.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1130 0.000128 4096 440 9168 107200 38.239 28.3777 2958.06 838.331 3863.12 3863.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1790 0.001024 1024 450 432 16800 0.745376 4.32938 51.2915 56.4082 56.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1750 0.000512 512 320 240 33920 1.26576 0.934752 7.32474 50.1123 59.7403 59.8421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1870 0.000256 512 500 384 64640 2.82282 1.69917 9.69162 55.3423 69.6816 69.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1510 0.000256 2048 300 3696 68960 5.82042 7.06288 316.756 209.34 539.053 539.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1780 0.000128 512 400 672 138240 6.18275 3.4168 37.9004 104.934 152.59 152.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1160 3.2e-05 4096 100 2256 583200 155.454 120.397 3431.86 3595.07 7303 7303.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 6.4e-05 2048 80 1152 305760 28.3935 333.599 838.769 1200.8 1200.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 250 3.2e-05 1024 50 1200 180480 97.1038 26.867 495.641 835.428 1455.23 1455.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1910 0.000512 512 260 432 36000 0.805152 0.936992 4.40074 51.2983 57.5142 57.5899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1130 0.000128 4096 440 9168 107040 38.3445 28.3802 2416.83 838.378 3322.04 3322.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1790 0.001024 1024 450 432 16680 0.746208 3.68944 51.1945 55.6748 55.7313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1750 0.000512 512 320 240 34080 1.27043 0.938688 7.42774 51.321 61.0585 61.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1870 0.000256 512 500 384 64320 2.85904 1.70499 9.1928 52.4229 66.3067 66.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1510 0.000256 2048 300 3696 68880 5.85571 7.12573 259.633 209.83 482.536 482.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1780 0.000128 512 400 672 136320 6.22746 3.42134 31.2594 104.611 145.676 145.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 3.2e-05 4096 100 2256 583680 154.846 120.257 8101.24 3593.84 11970.4 11970.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 6.4e-05 2048 80 1152 305904 28.3774 877.369 838.859 1744.65 1744.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 250 3.2e-05 1024 50 1200 181248 96.4196 27.0325 687.666 837.197 1648.51 1648.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1910 0.000512 512 260 432 36288 0.805536 0.940704 11.7502 51.3151 64.8857 64.9652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000128 4096 440 9168 107328 38.195 28.3615 6261.37 838.388 7166.43 7166.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1790 0.001024 1024 450 432 16848 0.751872 9.71699 51.3276 61.842 61.9006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1750 0.000512 512 320 240 34176 1.26666 0.94208 6.98896 51.3275 60.6263 60.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1870 0.000256 512 500 384 64896 2.84909 1.7057 20.2161 52.5024 77.4052 77.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1510 0.000256 2048 300 3696 69120 5.8369 7.04131 674.55 209.76 897.271 897.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1780 0.000128 512 400 672 137472 6.18429 3.41606 78.7668 104.834 193.359 193.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 3.2e-05 4096 100 2256 583680 154.843 120.174 5101.45 3583.69 8960.38 8960.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 6.4e-05 2048 80 1152 305856 28.4221 548.679 838.342 1415.49 1415.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 250 3.2e-05 1024 50 1200 181248 96.2275 26.8636 664.648 836.672 1624.6 1624.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1910 0.000512 512 260 432 36096 0.80352 0.93184 7.12586 51.1984 60.1302 60.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000128 4096 440 9168 107136 38.1467 28.3419 3947.53 837.108 4851.24 4851.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1790 0.001024 1024 450 432 16800 0.750336 6.01498 51.3068 58.1148 58.1734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1750 0.000512 512 320 240 33792 1.27094 0.932352 4.34787 51.2117 57.8618 57.9548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1870 0.000256 512 500 384 64512 2.82864 1.69811 13.1541 52.2322 70.039 70.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1510 0.000256 2048 300 3696 68928 5.8216 7.04307 423.961 209.463 646.366 646.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1780 0.000128 512 400 672 136704 6.14886 3.40378 50.7252 104.257 164.689 164.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 3.2e-05 4096 100 2256 582912 154.92 120.279 4106.67 3575.55 7957.66 7957.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 6.4e-05 2048 80 1152 305712 28.3996 442.885 838.5 1309.83 1309.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 250 3.2e-05 1024 50 1200 179712 96.4092 26.8411 656.267 835.056 1614.77 1614.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1910 0.000512 512 260 432 36000 0.80464 0.942496 5.91258 51.3084 59.0401 59.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000128 4096 440 9168 107136 38.243 28.375 3199.19 838.78 4104.7 4104.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1790 0.001024 1024 450 432 16704 0.744736 4.95206 51.2618 57.0034 57.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1750 0.000512 512 320 240 33408 1.26771 0.934848 10.5413 50.0819 62.9289 63.0313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1870 0.000256 512 500 384 63360 2.84218 1.69165 10.5064 52.042 67.2085 67.3219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1510 0.000256 2048 300 3696 68832 5.81811 7.02224 343.006 209.202 565.124 565.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1780 0.000128 512 400 672 135936 6.13027 3.41536 41.279 103.831 154.815 154.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 3.2e-05 4096 100 2256 582912 155.101 120.278 3477.16 3584.04 7336.79 7336.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 6.4e-05 2048 80 1152 305664 28.3935 375.289 837.874 1241.6 1241.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 250 3.2e-05 1024 50 1200 178176 96.1007 26.7244 684.787 832.455 1640.26 1640.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1910 0.000512 512 260 432 36096 0.803776 0.934144 4.99072 51.2636 58.0651 58.1419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1130 0.000128 4096 440 9168 106752 38.198 28.3484 2692.47 837.441 3596.56 3596.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1790 0.001024 1024 450 432 16704 0.749376 4.21546 51.3095 56.3182 56.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1750 0.000512 512 320 240 33024 1.26499 0.927744 9.67997 49.9678 61.9407 62.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1870 0.000256 512 500 384 62976 2.83277 1.6855 9.08387 51.7787 65.5067 65.6142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1510 0.000256 2048 300 3696 68352 5.79789 7.00435 287.992 208.66 509.525 509.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1780 0.000128 512 400 672 135168 6.11389 3.3943 34.8344 103.277 147.779 147.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 3.2e-05 4096 100 2256 583744 155.283 120.336 7504.8 3592.81 11373.5 11373.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 6.4e-05 2048 80 1152 305872 28.3812 808.355 838.703 1675.49 1675.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 250 3.2e-05 1024 50 1200 180992 96.4746 26.9251 378.161 837.113 1338.86 1339.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1910 0.000512 512 260 432 36288 0.808928 0.941504 10.9794 51.3186 64.1203 64.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000128 4096 440 9168 107296 38.3447 28.3868 5768.37 838.671 6673.88 6674.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1790 0.001024 1024 450 432 16800 0.747136 9.04854 51.2757 61.1139 61.1679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1750 0.000512 512 320 240 34272 1.26726 0.944128 6.5615 51.3348 60.2082 60.3016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1870 0.000256 512 500 384 64960 2.84928 1.70954 18.9895 52.5008 76.1803 76.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1510 0.000256 2048 300 3696 69104 5.86166 7.10221 622.43 209.863 845.333 845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1780 0.000128 512 400 672 137984 6.18365 3.42371 73.7006 104.818 188.283 188.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 3.2e-05 4096 100 2256 583296 155.222 120.332 4771.96 3575.15 8622.87 8623.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 6.4e-05 2048 80 1152 305760 28.3628 510.77 838.731 1377.91 1377.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 250 3.2e-05 1024 50 1200 179200 96.3933 26.9005 302.404 837.293 1263.17 1263.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1910 0.000512 512 260 432 36064 0.802496 0.937984 6.8281 51.2079 59.8487 59.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000128 4096 440 9168 107072 38.2197 28.3688 3665.18 837.676 4569.55 4569.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1790 0.001024 1024 450 432 16688 0.743744 5.64211 51.2028 57.6344 57.6907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1750 0.000512 512 320 240 33600 1.25622 0.929632 4.33338 50.0195 56.6404 56.7327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1870 0.000256 512 500 384 64512 2.85664 1.70541 12.4882 56.3679 73.5495 73.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1510 0.000256 2048 300 3696 68992 5.8399 7.09379 394.618 209.65 617.273 617.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1780 0.000128 512 400 672 137984 6.16906 3.5209 48.7105 104.856 163.413 163.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 3.2e-05 4096 100 2256 583296 155.176 120.295 3920.05 3589.08 7784.82 7785.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 6.4e-05 2048 80 1152 305760 28.5247 419.084 838.061 1285.71 1285.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 250 3.2e-05 1024 50 1200 177408 96.886 26.9252 587.209 836.423 1547.64 1547.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1910 0.000512 512 260 432 35952 0.802784 0.93184 5.7265 50.0851 57.6185 57.6944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000128 4096 440 9168 106848 38.3488 28.3935 3012.27 851.482 3930.61 3930.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1790 0.001024 1024 450 432 16632 0.747232 4.81344 51.1724 56.7766 56.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1750 0.000512 512 320 240 33600 1.26502 0.928384 3.34714 49.884 55.5268 55.6215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1870 0.000256 512 500 384 64512 2.87184 1.71082 10.3862 63.7557 78.8532 78.9659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1510 0.000256 2048 300 3696 68880 5.85427 7.04938 324.615 209.595 547.19 547.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1780 0.000128 512 400 672 137088 6.22509 3.41818 39.3318 104.785 153.917 154.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 3.2e-05 4096 100 2256 583296 154.795 120.209 3553.95 3572.87 7402.05 7402.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 6.4e-05 2048 80 1152 305536 28.3793 381.153 837.479 1247.06 1247.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 250 3.2e-05 1024 50 1200 179200 96.3891 27.1442 589.847 836.618 1550.18 1550.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1910 0.000512 512 260 432 35840 0.799328 0.932 5.16349 50.0532 57.0224 57.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000128 4096 440 9168 106624 38.1813 28.3259 2711.98 837.539 3616.13 3616.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1790 0.001024 1024 450 432 16576 0.746592 4.11619 51.1751 56.0795 56.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1750 0.000512 512 320 240 33152 1.27792 0.933024 3.12061 50.0757 55.5073 55.6073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1870 0.000256 512 500 384 62720 2.86003 1.69146 9.27136 63.2392 77.1841 77.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1510 0.000256 2048 300 3696 68544 5.79994 7.02259 291.123 208.558 512.578 512.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1780 0.000128 512 400 672 136192 6.10627 3.39446 35.4138 103.632 148.701 148.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 3.2e-05 4096 100 2256 583936 154.729 120.108 7323.88 3593.16 11192.1 11192.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 6.4e-05 2048 80 1152 305856 28.4097 788.076 838.628 1655.16 1655.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 250 3.2e-05 1024 50 1200 182272 96.2405 26.882 366.448 838.435 1328.19 1328.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1910 0.000512 512 260 432 36224 0.805152 0.935936 10.3141 51.2771 63.4047 63.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000128 4096 440 9168 107264 38.1882 28.3417 5493.73 838.606 6398.97 6399.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1790 0.001024 1024 450 432 16832 0.746496 8.54669 51.325 60.662 60.7191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1750 0.000512 512 320 240 34048 1.2695 0.937984 6.14525 51.3008 59.7557 59.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1870 0.000256 512 500 384 65024 2.82963 1.70045 18.8007 52.4136 75.8713 75.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1510 0.000256 2048 300 3696 68992 5.81606 7.03498 593.372 209.499 815.795 815.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1780 0.000128 512 400 672 137216 6.17075 3.40854 72.1325 104.638 186.506 186.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 3.2e-05 4096 100 2256 583680 154.975 120.153 4752.46 3571.73 8599.54 8599.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 6.4e-05 2048 80 1152 305792 28.4282 510.173 838.946 1377.59 1377.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 250 3.2e-05 1024 50 1200 180224 96.1448 26.8204 232.49 835.209 1190.85 1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1910 0.000512 512 260 432 36096 0.805792 0.944832 6.68451 51.3002 59.8094 59.8855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000128 4096 440 9168 106496 38.1438 28.3235 3487.83 835.603 4390.01 4390.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1790 0.001024 1024 450 432 16768 0.752864 5.5767 51.3005 57.6727 57.7308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1750 0.000512 512 320 240 33792 1.28099 0.940032 3.9351 51.321 57.579 57.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1870 0.000256 512 500 384 64512 2.85242 1.7056 12.1428 52.4223 69.2499 69.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1510 0.000256 2048 300 3696 68864 5.81251 7.03693 380.23 209.171 602.323 602.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1780 0.000128 512 400 672 137216 6.17894 3.40582 46.4525 104.608 160.798 160.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 3.2e-05 4096 100 2256 582912 155.144 120.26 3985.56 3592.99 7854.18 7854.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 6.4e-05 2048 80 1152 305664 28.418 425.021 837.979 1291.46 1291.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 250 3.2e-05 1024 50 1200 178176 96.1117 26.7302 260.765 832.641 1216.45 1216.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1910 0.000512 512 260 432 36096 0.804864 0.935936 5.5304 51.2589 58.6049 58.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000128 4096 440 9168 106752 38.2136 28.3262 2893.38 837.325 3797.36 3797.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1790 0.001024 1024 450 432 16704 0.749568 4.68637 51.3076 56.7879 56.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1750 0.000512 512 320 240 33024 1.27088 0.927744 3.3768 49.9713 55.65 55.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1870 0.000256 512 500 384 62976 2.832 1.68854 10.158 62.0404 76.8473 76.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1510 0.000256 2048 300 3696 68352 5.79242 7.00931 312.692 208.664 534.231 534.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1780 0.000128 512 400 672 135168 6.11354 3.3984 38.5413 103.28 151.495 151.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 3.2e-05 4096 100 2256 583680 154.88 120.168 3525.04 3572.95 7373.27 7373.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 6.4e-05 2048 80 1152 305664 28.3836 375.26 837.974 1241.66 1241.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 250 3.2e-05 1024 50 1200 180224 96.4228 26.8268 538.609 835.304 1497.35 1497.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1910 0.000512 512 260 432 35328 0.79872 0.930272 5.03738 49.9902 56.8291 56.9016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000128 4096 440 9168 106496 38.1972 28.3227 2534.53 836.494 3437.65 3437.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1790 0.001024 1024 450 432 16640 0.75296 4.10909 51.3002 56.203 56.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1750 0.000512 512 320 240 32768 1.25632 0.917088 2.99741 49.6716 54.9475 55.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1870 0.000256 512 500 384 63488 2.88598 1.70528 8.99475 64.7085 78.423 78.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1510 0.000256 2048 300 3696 68608 5.82246 7.0344 275.946 209.533 498.41 498.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1780 0.000128 512 400 672 135168 6.29245 3.41338 33.7797 104.694 148.334 148.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 3.2e-05 4096 100 2256 583488 155.209 120.392 7201.38 3575.37 11052.6 11052.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 6.4e-05 2048 80 1152 305856 28.3765 767.971 838.864 1635.26 1635.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 250 3.2e-05 1024 50 1200 182016 96.4358 26.942 352.179 838.321 1314.07 1314.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1910 0.000512 512 260 432 36144 0.80528 0.943008 10.2508 51.2624 63.3349 63.4102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000128 4096 440 9168 107424 38.2888 28.3798 5594.41 838.417 6499.6 6499.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1790 0.001024 1024 450 432 16776 0.74752 8.45414 51.2672 60.5133 60.5721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1750 0.000512 512 320 240 33984 1.2704 0.940704 6.06538 51.2827 59.6631 59.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1870 0.000256 512 500 384 64512 2.85142 1.70611 18.3212 52.386 75.3947 75.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1510 0.000256 2048 300 3696 69120 5.85866 7.04922 594.245 209.804 817.026 817.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1780 0.000128 512 400 672 137088 6.18566 3.42224 71.0911 104.576 185.43 185.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 3.2e-05 4096 100 2256 582912 154.969 120.3 4956.23 3576.55 8808.28 8808.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 6.4e-05 2048 80 1152 305712 28.3914 531.1 838.744 1398.28 1398.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 250 3.2e-05 1024 50 1200 179712 96.2221 26.8411 242.001 835.443 1200.69 1200.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1910 0.000512 512 260 432 36000 0.80816 0.94208 6.84387 51.312 59.9763 60.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000128 4096 440 9168 107136 38.2505 28.3754 3857.15 838.899 4762.79 4762.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1790 0.001024 1024 450 432 16704 0.744512 5.77091 51.2655 57.8228 57.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1750 0.000512 512 320 240 33408 1.26605 0.932736 4.21622 50.0859 56.6033 56.6981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1870 0.000256 512 500 384 63360 2.83837 1.69216 12.4584 56.1528 73.2707 73.3812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1510 0.000256 2048 300 3696 68832 5.82246 7.02669 410.524 209.244 632.689 632.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1780 0.000128 512 400 672 135936 6.1313 3.40819 48.9904 103.857 162.542 162.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 3.2e-05 4096 100 2256 583200 155.68 120.515 4194.36 3597.7 8068.47 8068.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 6.4e-05 2048 80 1152 305640 28.4262 449.659 838.681 1316.81 1316.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 250 3.2e-05 1024 50 1200 179712 96.3345 26.9722 205.29 835.43 1164.21 1164.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1910 0.000512 512 260 432 35424 0.800768 0.933728 5.77978 50.016 57.6006 57.6781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000128 4096 440 9168 106272 38.2962 28.3783 3246.43 836.096 4149.31 4149.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1790 0.001024 1024 450 432 16632 0.749344 5.0329 51.2621 57.0899 57.1453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1750 0.000512 512 320 240 32832 1.26416 0.922112 3.68157 49.748 55.7158 55.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1870 0.000256 512 500 384 63936 2.88355 1.7096 10.9815 59.3044 75.011 75.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1510 0.000256 2048 300 3696 68688 5.84294 7.0615 348.694 209.419 571.089 571.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1780 0.000128 512 400 672 134784 6.31571 3.41606 41.228 104.666 155.778 155.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 3.2e-05 4096 100 2256 582912 155.023 120.242 4201.68 3574.62 8051.79 8051.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 6.4e-05 2048 80 1152 305568 28.4303 450.223 838.75 1317.45 1317.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 250 3.2e-05 1024 50 1200 175104 95.6917 26.5646 254.567 828.487 1205.51 1205.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1910 0.000512 512 260 432 35712 0.804864 0.937792 5.74173 51.1875 58.7427 58.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000128 4096 440 9168 105984 38.1354 28.3225 3244.88 835.797 4147.24 4147.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1790 0.001024 1024 450 432 16416 0.745344 4.82899 50.0886 55.7045 55.7605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1750 0.000512 512 320 240 32256 1.2696 0.9216 3.58659 49.7769 55.6527 55.7462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1870 0.000256 512 500 384 62208 2.81645 1.6752 10.6414 63.3916 78.6525 78.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1510 0.000256 2048 300 3696 68544 5.81155 7.03078 350.383 209.44 572.74 572.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1780 0.000128 512 400 672 133632 6.08294 3.38035 41.2819 102.308 153.207 153.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 3.2e-05 4096 100 2256 583680 154.868 120.235 7150.24 3589.87 11015.4 11015.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 6.4e-05 2048 80 1152 305840 28.3832 759.87 838.068 1626.37 1626.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 250 3.2e-05 1024 50 1200 181760 96.2465 26.9225 345.07 837.917 1306.34 1306.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1910 0.000512 512 260 432 36160 0.802816 0.93952 9.98605 51.2495 63.0522 63.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000128 4096 440 9168 107200 38.2618 28.3692 5529.44 838.2 6434.38 6434.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1790 0.001024 1024 450 432 16800 0.745472 8.27597 51.2877 60.3532 60.4114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1750 0.000512 512 320 240 33920 1.27005 0.93408 6.07539 50.1073 58.4917 58.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1870 0.000256 512 500 384 64640 2.82576 1.69984 17.935 56.2508 78.8402 78.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1510 0.000256 2048 300 3696 68960 5.83328 7.03488 584.266 209.388 806.595 806.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1780 0.000128 512 400 672 138240 6.17658 3.41309 70.2231 104.928 184.896 185.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 3.2e-05 4096 100 2256 583680 154.572 120.11 5077.25 3572.26 8924.43 8924.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 6.4e-05 2048 80 1152 305760 28.3771 542.47 838.963 1409.86 1409.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 250 3.2e-05 1024 50 1200 179200 96.2028 26.8836 245.532 838.036 1206.84 1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1910 0.000512 512 260 432 35840 0.802816 0.93472 6.93686 51.19 59.9367 60.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000128 4096 440 9168 106240 38.0962 28.2993 3894.22 835.098 4795.83 4795.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1790 0.001024 1024 450 432 16640 0.747328 5.72438 51.1734 57.6892 57.7492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1750 0.000512 512 320 240 33280 1.2633 0.925024 4.24045 49.9394 56.4694 56.5611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1870 0.000256 512 500 384 64000 2.79882 1.6832 12.9541 56.3612 73.9273 74.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1510 0.000256 2048 300 3696 68800 5.80403 7.03981 419.453 209.093 641.464 641.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1780 0.000128 512 400 672 135680 6.07872 3.3943 49.7766 103.258 162.662 162.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 3.2e-05 4096 100 2256 582720 154.856 120.226 4172.18 3590.45 8037.93 8038.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 6.4e-05 2048 80 1152 305520 28.4877 449.803 837.617 1315.95 1316.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 250 3.2e-05 1024 50 1200 176640 96.5714 26.8452 201.111 834.588 1159.3 1159.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1910 0.000512 512 260 432 35520 0.79872 0.92832 5.8425 49.9773 57.6196 57.6942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000128 4096 440 9168 106560 38.1737 28.361 3234.57 835.584 4136.8 4136.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1790 0.001024 1024 450 432 16560 0.751168 5.01891 51.1708 56.9823 57.0427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1750 0.000512 512 320 240 33600 1.26499 0.929312 3.79907 50.0002 56.0936 56.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1870 0.000256 512 500 384 63360 2.83613 1.6896 10.6052 62.7821 78.0422 78.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1510 0.000256 2048 300 3696 68640 5.82496 7.04307 346.002 209.308 568.251 568.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1780 0.000128 512 400 672 134400 6.1505 3.39584 41.0583 103.311 154.07 154.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 3.2e-05 4096 100 2256 583680 154.943 120.184 3884.15 3573.65 7733.16 7733.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 6.4e-05 2048 80 1152 305600 28.4044 417.46 838.165 1284.08 1284.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 250 3.2e-05 1024 50 1200 174080 96.6614 26.8882 184.396 838.14 1146.27 1146.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1910 0.000512 512 260 432 35200 0.801696 0.930432 5.34042 50.034 57.1804 57.2556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000128 4096 440 9168 104960 38.1483 28.2863 2942.37 832.528 3841.44 3841.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1790 0.001024 1024 450 432 16320 0.745248 4.38883 49.9069 55.0838 55.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1750 0.000512 512 320 240 33280 1.27226 0.931136 3.4064 50.0526 55.7592 55.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1870 0.000256 512 500 384 64000 2.81376 1.68618 10.2499 62.3611 77.2377 77.3484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1510 0.000256 2048 300 3696 68480 5.79187 7.02259 320.989 208.665 542.543 542.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1780 0.000128 512 400 672 133120 6.19542 3.39702 38.0148 103.365 151.126 151.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1160 3.2e-05 4096 100 2250 583424 155.035 120.249 6607.97 3575.56 10459 10459.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 6.4e-05 2048 80 1150 305952 28.3831 682.619 838.306 1549.36 1549.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 250 3.2e-05 1024 50 1200 189440 107.262 26.8817 605.919 850.914 1591.17 1591.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1910 0.000512 512 260 450 36160 0.804864 0.935936 9.02573 51.2825 62.1216 62.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1130 0.000128 4096 440 9150 107520 38.1168 28.3336 4932.22 852.233 5851.02 5851.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1790 0.001024 1024 450 400 17056 0.755808 6.84032 51.3044 58.945 59.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1750 0.000512 512 320 250 34048 1.26534 0.938016 8.49523 51.2554 62.0585 62.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1870 0.000256 512 500 350 65024 2.84147 1.70432 15.8654 52.5254 73.0693 73.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1510 0.000256 2048 300 3700 69056 5.82854 7.06294 530.483 209.614 753.064 753.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1780 0.000128 512 400 700 137216 6.19978 3.41309 64.5619 104.887 179.219 179.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1160 3.2e-05 4096 100 2250 583424 155.189 120.259 4420.77 3593.58 8290.02 8290.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 6.4e-05 2048 80 1150 305920 28.4283 430.297 838.229 1297 1297.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 250 3.2e-05 1024 50 1200 188416 96.3318 26.9062 607.504 837.976 1568.91 1569.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1910 0.000512 512 260 450 36096 0.80512 0.935936 5.81674 51.2559 58.8853 58.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1130 0.000128 4096 440 9150 107520 38.2169 28.3507 3119.29 838.135 4024.1 4024.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1790 0.001024 1024 450 400 17024 0.749696 4.44208 51.2985 56.5316 56.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1750 0.000512 512 320 250 34048 1.26845 0.937984 9.04157 51.2799 62.6271 62.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1870 0.000256 512 500 350 64512 2.84634 1.70016 10.8984 57.927 73.4972 73.6094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1510 0.000256 2048 300 3700 68864 5.82566 7.04531 333.62 209.345 555.909 555.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1780 0.000128 512 400 700 136192 6.22106 3.40998 41.0929 104.559 155.438 155.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1160 3.2e-05 4096 100 2250 583296 155.482 120.281 12008.7 3595.97 15880.6 15880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 6.4e-05 2048 80 1150 305856 28.381 353.728 838.749 1220.9 1220.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 250 3.2e-05 1024 50 1200 187392 96.3856 26.8598 605.131 837.153 1565.72 1565.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1910 0.000512 512 260 450 35904 0.80272 0.933728 4.85232 51.215 57.8765 57.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1130 0.000128 4096 440 9150 107136 38.1425 28.3156 2544.33 837.52 3448.41 3448.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1790 0.001024 1024 450 400 16992 0.752128 3.6367 51.3238 55.758 55.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1750 0.000512 512 320 250 33792 1.27072 0.935936 9.06176 51.2368 62.6131 62.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1870 0.000256 512 500 350 64512 2.8305 1.70202 9.84576 55.9498 70.4549 70.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1510 0.000256 2048 300 3700 68928 5.81837 7.03549 274.494 209.691 497.111 497.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1780 0.000128 512 400 700 135168 6.22301 3.4096 33.8035 104.332 147.925 148.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 3.2e-05 4096 100 2250 583520 155.834 120.565 5860.48 3593.46 9730.56 9730.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 6.4e-05 2048 80 1150 305920 28.4098 629.358 838.292 1496.11 1496.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 250 3.2e-05 1024 50 1200 189440 96.277 27.0327 508.14 837.882 1469.52 1469.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1910 0.000512 512 260 450 36160 0.807936 0.940032 8.3783 51.2794 61.4767 61.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000128 4096 440 9150 107520 38.3537 28.3959 4563.77 838.054 5468.68 5468.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1790 0.001024 1024 450 400 17040 0.749408 6.3537 51.2925 58.4388 58.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1750 0.000512 512 320 250 33920 1.26566 0.939904 5.04976 51.2442 58.5996 58.6895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1870 0.000256 512 500 350 64960 2.86077 1.70803 13.899 52.5375 71.1302 71.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1510 0.000256 2048 300 3700 69040 5.86579 7.04963 490.571 209.628 713.191 713.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1780 0.000128 512 400 700 136960 6.24842 3.41782 59.8858 104.893 174.599 174.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 3.2e-05 4096 100 2250 583040 155.362 120.368 3761.95 3597.11 7635.01 7635.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 6.4e-05 2048 80 1150 305840 28.3935 404.292 838.822 1271.55 1271.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 250 3.2e-05 1024 50 1200 189440 96.3436 26.923 519.395 838.681 1481.54 1481.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1910 0.000512 512 260 450 36000 0.80496 0.936864 5.42323 51.2697 58.5097 58.5879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1130 0.000128 4096 440 9150 107520 38.2039 28.3832 2928.41 839.001 3834.11 3834.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1790 0.001024 1024 450 400 16960 0.749984 4.03456 51.2601 56.0894 56.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1750 0.000512 512 320 250 33600 1.27235 0.936096 7.51654 50.1269 59.9524 60.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1870 0.000256 512 500 350 64000 2.84291 1.69779 8.99402 55.5206 69.1809 69.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1510 0.000256 2048 300 3700 68800 5.82442 7.03811 313.612 209.5 536.046 536.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1780 0.000128 512 400 700 136960 6.23587 3.41974 38.6018 105.022 153.436 153.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1160 3.2e-05 4096 100 2250 582720 155.714 120.527 3450.09 3578 7304.56 7304.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 6.4e-05 2048 80 1150 305760 28.4973 337.356 838.609 1204.51 1204.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 250 3.2e-05 1024 50 1200 184320 97.0675 26.8735 501.268 835.14 1460.55 1460.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1910 0.000512 512 260 450 36000 0.806784 0.940896 4.56368 51.2948 57.677 57.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1130 0.000128 4096 440 9150 107040 38.3434 28.3791 2427.11 838.25 3332.19 3332.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1790 0.001024 1024 450 400 16920 0.748832 3.45712 51.2568 55.5063 55.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1750 0.000512 512 320 250 33600 1.27917 0.941888 7.54221 51.3157 61.1771 61.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1870 0.000256 512 500 350 64320 2.86394 1.70653 7.63082 58.3691 70.6964 70.8082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1510 0.000256 2048 300 3700 68880 5.85597 7.22694 262.523 209.81 485.506 485.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1780 0.000128 512 400 700 136320 6.2233 3.41693 32.6308 104.602 147.031 147.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1160 3.2e-05 4096 100 2250 583040 154.901 120.258 3046.37 3578.28 6900.05 6900.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 6.4e-05 2048 80 1150 305760 28.4506 289.65 838.661 1156.81 1156.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 250 3.2e-05 1024 50 1200 189440 96.3491 26.8874 540.71 838.618 1513.54 1513.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1910 0.000512 512 260 450 35840 0.80272 0.934368 3.99811 51.2144 57.0236 57.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1130 0.000128 4096 440 9150 106880 38.0327 28.3114 2096.22 840.091 3002.77 3002.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1790 0.001024 1024 450 400 16800 0.759104 3.04458 50.1004 53.9475 54.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1750 0.000512 512 320 250 33280 1.26822 0.92624 7.17357 49.9658 59.4352 59.5335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1870 0.000256 512 500 350 62720 2.83642 1.68586 7.80499 56.5581 69.0155 69.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1510 0.000256 2048 300 3700 68480 5.80403 7.07741 224.039 209.269 446.262 446.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1780 0.000128 512 400 700 133120 6.18016 3.39898 27.5611 103.346 140.643 140.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 3.2e-05 4096 100 2250 583296 155.134 120.365 7954.97 3577.09 11807.8 11808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 6.4e-05 2048 80 1150 305904 28.38 861.883 838.75 1729.06 1729.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 250 3.2e-05 1024 50 1200 187392 95.9036 26.8986 695.198 837.112 1655.3 1655.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1910 0.000512 512 260 450 36192 0.805632 0.938176 11.8247 51.3092 64.9515 65.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000128 4096 440 9150 107520 38.1804 28.3595 6170.16 838.312 7075.12 7075.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1790 0.001024 1024 450 400 17040 0.753664 8.74707 51.3216 60.8667 60.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1750 0.000512 512 320 250 33984 1.27091 0.938176 7.0921 51.3283 60.7311 60.8223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1870 0.000256 512 500 350 64896 2.84362 1.7031 18.7454 52.4966 75.9144 76.0246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1510 0.000256 2048 300 3700 69024 5.82861 7.03603 665.124 209.744 887.807 887.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1780 0.000128 512 400 700 136704 6.2144 3.41645 80.231 104.816 194.833 194.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 3.2e-05 4096 100 2250 583296 155.045 120.281 4942.8 3574.9 8793.25 8793.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 6.4e-05 2048 80 1150 305856 28.4301 533.003 838.194 1399.67 1399.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 250 3.2e-05 1024 50 1200 187392 95.7489 26.9001 669.59 836.656 1629.09 1629.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1910 0.000512 512 260 450 35904 0.800768 0.93392 7.25418 51.193 60.2548 60.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000128 4096 440 9150 107136 38.1335 28.3348 3828.29 836.941 4731.81 4731.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1790 0.001024 1024 450 400 16992 0.752032 5.37395 51.2978 57.4653 57.5242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1750 0.000512 512 320 250 33792 1.27018 0.93728 4.43059 51.2062 57.9462 58.0383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1870 0.000256 512 500 350 64512 2.83168 1.69891 12.0699 56.9474 73.6773 73.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1510 0.000256 2048 300 3700 68928 5.824 7.08346 413.594 209.439 636.014 636.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1780 0.000128 512 400 700 135168 6.2161 3.40582 50.7859 104.245 164.807 164.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 3.2e-05 4096 100 2250 582912 154.934 120.274 4030.77 3576.05 7882.26 7882.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 6.4e-05 2048 80 1150 305712 28.4318 435.415 839.485 1303.38 1303.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 250 3.2e-05 1024 50 1200 184320 96.0463 26.8431 656.19 835.17 1614.44 1614.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1910 0.000512 512 260 450 36000 0.806784 0.940384 5.96246 51.3148 59.0978 59.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000128 4096 440 9150 107136 38.2321 28.3781 3135.42 838.918 4041.06 4041.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1790 0.001024 1024 450 400 16848 0.74352 4.35795 51.1928 56.3403 56.3955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1750 0.000512 512 320 250 33408 1.26995 0.932096 3.62266 50.0843 56.0108 56.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1870 0.000256 512 500 350 63360 2.84262 1.6937 9.73603 62.1517 76.5523 76.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1510 0.000256 2048 300 3700 68544 5.81885 7.0257 336.201 209.226 558.346 558.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1780 0.000128 512 400 700 133632 6.23786 3.41123 41.318 103.851 154.974 155.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 3.2e-05 4096 100 2250 582912 155.15 120.244 3432.81 3595.94 7304.37 7304.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 6.4e-05 2048 80 1150 305664 28.4531 370.293 838.636 1237.43 1237.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 250 3.2e-05 1024 50 1200 184320 95.4217 26.7339 692.427 833.166 1647.94 1648.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1910 0.000512 512 260 450 35712 0.802816 0.937888 5.1055 51.2894 58.207 58.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1130 0.000128 4096 440 9150 106752 38.202 28.332 2664.02 838.03 3568.7 3568.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1790 0.001024 1024 450 400 16896 0.751488 3.94486 51.3258 56.0657 56.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1750 0.000512 512 320 250 33024 1.27184 0.929056 9.69475 49.9898 61.9833 62.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1870 0.000256 512 500 350 62976 2.83146 1.68528 8.49184 56.6312 69.766 69.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1510 0.000256 2048 300 3700 68352 5.80813 7.00096 286.472 208.838 508.193 508.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1780 0.000128 512 400 700 132096 6.23875 3.40099 35.0938 103.362 148.25 148.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 3.2e-05 4096 100 2250 583296 155.617 120.453 7355.54 3595.22 11227.1 11227.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 6.4e-05 2048 80 1150 305928 28.4385 792.873 838.826 1660.18 1660.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 250 3.2e-05 1024 50 1200 188160 95.7285 26.9224 389.786 837.107 1349.73 1349.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1910 0.000512 512 260 450 36176 0.807136 0.94128 11.1352 51.3175 64.2763 64.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000128 4096 440 9150 107520 38.3017 28.3991 5657.29 838.639 6562.74 6562.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1790 0.001024 1024 450 400 17024 0.751808 8.26461 51.3106 60.3718 60.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1750 0.000512 512 320 250 34048 1.27386 0.94208 6.67782 51.3361 60.3267 60.4214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1870 0.000256 512 500 350 64512 2.8575 1.7105 17.3941 52.5025 74.595 74.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1510 0.000256 2048 300 3700 68992 5.85616 7.05181 609.867 209.802 832.653 832.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1780 0.000128 512 400 700 137088 6.20941 3.42006 74.3281 104.818 188.932 189.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 3.2e-05 4096 100 2250 582848 155.438 120.449 4671.67 3574.49 8522.28 8522.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 6.4e-05 2048 80 1150 305872 28.3791 502.661 838.287 1369.37 1369.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 250 3.2e-05 1024 50 1200 186368 96.1554 26.8902 313.144 836.569 1272.95 1273.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1910 0.000512 512 260 450 35840 0.801216 0.932224 6.97101 51.1816 59.9603 60.0357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000128 4096 440 9150 107072 38.2164 28.3524 3594.41 837.006 4498.1 4498.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1790 0.001024 1024 450 400 16912 0.751008 5.20653 51.2159 57.2158 57.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1750 0.000512 512 320 250 33600 1.26573 0.929792 4.4392 50.0029 56.739 56.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1870 0.000256 512 500 350 64512 2.85958 1.70682 11.6532 62.495 78.8475 78.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1510 0.000256 2048 300 3700 68768 5.8368 7.21334 387.861 209.474 610.458 610.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1780 0.000128 512 400 700 136192 6.25616 3.4121 49.1397 104.766 163.731 163.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 3.2e-05 4096 100 2250 582624 155.549 120.464 3829.31 3593.17 7698.71 7698.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 6.4e-05 2048 80 1150 305760 28.387 410.307 838.119 1276.86 1276.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 250 3.2e-05 1024 50 1200 188160 96.0051 26.9255 607.973 836.612 1567.71 1567.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1910 0.000512 512 260 450 35616 0.802816 0.934016 5.83091 50.0916 57.7316 57.8071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000128 4096 440 9150 106848 38.3407 28.3908 2947.1 837.324 3851.27 3851.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1790 0.001024 1024 450 400 16800 0.746912 4.21683 50.0882 55.095 55.1519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1750 0.000512 512 320 250 32928 1.27549 0.929792 3.40118 49.8931 55.599 55.6975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1870 0.000256 512 500 350 64512 2.86973 1.71213 9.58035 66.685 80.9741 81.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1510 0.000256 2048 300 3700 68880 5.84704 7.10029 319.063 209.625 541.713 541.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1780 0.000128 512 400 700 137088 6.22243 3.41562 40.041 104.804 154.64 154.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 3.2e-05 4096 100 2250 582400 155.111 120.382 3449.27 3577.92 7302.91 7303.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 6.4e-05 2048 80 1150 305760 28.3955 371.462 838.099 1238 1238.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 250 3.2e-05 1024 50 1200 186368 96.1652 26.8644 598.713 836.603 1558.54 1558.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1910 0.000512 512 260 450 35392 0.802304 0.929888 4.98851 50.0572 56.8489 56.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000128 4096 440 9150 106624 38.1635 28.3292 2654.29 837.67 3558.56 3558.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1790 0.001024 1024 450 400 16800 0.751872 3.72947 51.2156 55.7396 55.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1750 0.000512 512 320 250 33152 1.27882 0.933184 3.14243 50.0655 55.5203 55.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1870 0.000256 512 500 350 62720 2.85814 1.69376 8.55936 58.8787 72.1202 72.2285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1510 0.000256 2048 300 3700 68096 5.79994 7.00554 284.261 208.57 505.708 505.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1780 0.000128 512 400 700 132608 6.25523 3.39603 35.0656 103.638 148.517 148.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 3.2e-05 4096 100 2250 583424 155.067 120.259 7274.43 3579.11 11129.1 11129.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 6.4e-05 2048 80 1150 305920 28.4648 783.174 838.953 1650.64 1650.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 250 3.2e-05 1024 50 1200 188416 95.6524 26.8819 379.337 838.632 1340.7 1340.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1910 0.000512 512 260 450 36096 0.804896 0.938368 10.6407 51.281 63.739 63.8166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000128 4096 440 9150 107520 38.1788 28.3492 5506.38 838.924 6411.95 6412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1790 0.001024 1024 450 400 17024 0.749568 7.96122 51.3264 60.0801 60.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1750 0.000512 512 320 250 34048 1.27104 0.939616 6.33894 51.2943 59.9465 60.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1870 0.000256 512 500 350 64512 2.84512 1.70307 17.5196 55.3281 77.52 77.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1510 0.000256 2048 300 3700 68864 5.82656 7.0377 595.046 209.545 817.527 817.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1780 0.000128 512 400 700 136192 6.21232 3.40368 74.1083 104.659 188.543 188.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 3.2e-05 4096 100 2250 583168 155.301 120.244 4731.66 3596.61 8604.05 8604.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 6.4e-05 2048 80 1150 305792 28.3947 505.614 838.72 1372.77 1372.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 250 3.2e-05 1024 50 1200 184320 95.8554 26.8438 240.536 835.934 1199.36 1199.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1910 0.000512 512 260 450 36096 0.807904 0.943648 6.97366 51.3272 60.1259 60.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000128 4096 440 9150 107008 38.1093 28.313 3560.99 836.313 4463.84 4463.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1790 0.001024 1024 450 400 16896 0.764 5.16429 51.2369 57.2109 57.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1750 0.000512 512 320 250 33792 1.2783 0.940576 4.11411 51.3397 57.7736 57.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1870 0.000256 512 500 350 64512 2.85206 1.70131 11.5188 60.2356 76.4371 76.5493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1510 0.000256 2048 300 3700 68608 5.82451 7.02013 385.01 209.355 607.287 607.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1780 0.000128 512 400 700 135168 6.27238 3.40685 48.1548 104.695 162.685 162.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 3.2e-05 4096 100 2250 582912 155.115 120.262 4005.26 3576.61 7857.48 7857.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 6.4e-05 2048 80 1150 305664 28.4199 429.765 839.451 1297.68 1297.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 250 3.2e-05 1024 50 1200 184320 95.1969 26.7334 204.666 833.159 1159.94 1160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1910 0.000512 512 260 450 35712 0.80368 0.934048 5.77507 51.2776 58.8628 58.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000128 4096 440 9150 106752 38.2021 28.3566 2959.23 838.024 3863.92 3864.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1790 0.001024 1024 450 400 16896 0.753664 4.48675 51.322 56.6045 56.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1750 0.000512 512 320 250 33024 1.27181 0.927744 3.53434 49.984 55.8195 55.9114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1870 0.000256 512 500 350 62976 2.83168 1.68662 9.69114 57.6681 72.0041 72.1125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1510 0.000256 2048 300 3700 68352 5.79994 7.00576 321.439 208.836 543.153 543.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1780 0.000128 512 400 700 132096 6.23773 3.4047 39.768 103.363 152.93 153.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 3.2e-05 4096 100 2250 582656 155.238 120.4 3580.04 3578.3 7434.2 7434.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 6.4e-05 2048 80 1150 305664 28.3669 380.772 838.042 1247.23 1247.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 250 3.2e-05 1024 50 1200 180224 96.4587 26.835 535.599 835.324 1494.41 1494.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1910 0.000512 512 260 450 35328 0.797504 0.935936 5.35853 49.9901 57.2575 57.3426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000128 4096 440 9150 106496 38.2027 28.3266 2585.96 849.665 3502.26 3502.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1790 0.001024 1024 450 400 16640 0.751872 3.8815 49.99 54.6674 54.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1750 0.000512 512 320 250 32768 1.25725 0.913152 3.19418 49.6679 55.1346 55.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1870 0.000256 512 500 350 63488 2.88157 1.70531 8.62275 60.19 73.5274 73.6397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1510 0.000256 2048 300 3700 68608 5.8279 7.05219 282.794 209.51 505.256 505.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1780 0.000128 512 400 700 135168 6.28797 3.41402 35.9801 104.693 150.534 150.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 3.2e-05 4096 100 2250 583200 155.621 120.448 7459.06 3594.9 11330.2 11330.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 6.4e-05 2048 80 1150 305856 28.4131 798.339 838.592 1665.39 1665.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 250 3.2e-05 1024 50 1200 188928 95.7339 27.2248 384.301 838.084 1345.53 1345.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1910 0.000512 512 260 450 36000 0.806496 0.944352 10.9335 51.2656 64.0215 64.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000128 4096 440 9150 107424 38.2858 28.3824 5803.37 838.416 6708.57 6708.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1790 0.001024 1024 450 400 16992 0.75664 8.11622 51.2863 60.2014 60.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1750 0.000512 512 320 250 33984 1.27107 0.940032 6.47194 51.2798 60.0631 60.1543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1870 0.000256 512 500 350 64512 2.85142 1.70566 17.8131 56.2964 78.794 78.9033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1510 0.000256 2048 300 3700 68976 5.85434 7.06339 617.753 209.785 840.529 840.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1780 0.000128 512 400 700 135936 6.23859 3.41667 75.6823 104.561 190.053 190.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 3.2e-05 4096 100 2250 582912 155.026 120.31 5300.36 3576.19 9152.12 9152.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 6.4e-05 2048 80 1150 305712 28.4167 567.416 838.669 1434.55 1434.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 250 3.2e-05 1024 50 1200 184320 95.8958 26.8493 267.897 835.34 1226.18 1226.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1910 0.000512 512 260 450 36000 0.804992 0.944128 7.62378 51.3097 60.758 60.8358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000128 4096 440 9150 107136 38.2338 28.3807 4120.1 838.814 5025.63 5025.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1790 0.001024 1024 450 400 16848 0.748768 5.61568 51.1957 57.6024 57.6637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1750 0.000512 512 320 250 33408 1.26874 0.93424 4.63152 50.0849 57.0206 57.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1870 0.000256 512 500 350 63360 2.84298 1.69402 12.576 55.8352 73.0753 73.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1510 0.000256 2048 300 3700 68544 5.8169 7.03078 438.416 209.223 660.562 660.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1780 0.000128 512 400 700 133632 6.23594 3.4087 53.5468 103.847 167.197 167.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 3.2e-05 4096 100 2250 583200 155.651 120.538 4371.28 3578.52 8226.21 8226.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 6.4e-05 2048 80 1150 305640 28.463 465.876 839.404 1333.79 1333.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 250 3.2e-05 1024 50 1200 186624 95.57 26.8743 223.998 835.317 1181.94 1182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1910 0.000512 512 260 450 35424 0.800064 0.931232 6.22093 50.0192 58.0424 58.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000128 4096 440 9150 106272 38.3028 28.3832 3368.43 836.09 4271.31 4271.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1790 0.001024 1024 450 400 16848 0.758624 4.87856 51.2903 56.9698 57.0259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1750 0.000512 512 320 250 32832 1.26269 0.921792 3.99443 49.7459 56.0228 56.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1870 0.000256 512 500 350 63936 2.87619 1.70803 10.769 58.0184 73.5021 73.6133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1510 0.000256 2048 300 3700 68688 5.8441 7.03382 363.948 209.414 586.313 586.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1780 0.000128 512 400 700 134784 6.31066 3.41542 44.6175 104.667 159.164 159.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 3.2e-05 4096 100 2250 582912 155.022 120.24 4118.29 3573.64 7967.44 7967.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 6.4e-05 2048 80 1150 305568 28.375 443.079 837.728 1309.23 1309.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 250 3.2e-05 1024 50 1200 175104 95.6469 26.5571 199.671 828.26 1150.33 1150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1910 0.000512 512 260 450 35712 0.80304 0.938112 5.92077 51.1855 58.924 59.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000128 4096 440 9150 105984 38.1531 28.3317 3155.31 835.578 4057.48 4057.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1790 0.001024 1024 450 400 16704 0.75792 4.34806 51.1653 56.3165 56.3781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1750 0.000512 512 320 250 32256 1.26746 0.923648 3.69443 49.7698 55.7575 55.8533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1870 0.000256 512 500 350 62208 2.81533 1.67504 9.9409 56.8566 71.4164 71.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1510 0.000256 2048 300 3700 68544 5.8201 7.03299 342.376 209.383 564.688 564.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1780 0.000128 512 400 700 129024 6.26829 3.38669 40.271 102.284 152.373 152.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 3.2e-05 4096 100 2250 581760 155.651 120.448 3753.89 3590.7 7620.91 7621.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 6.4e-05 2048 80 1150 305280 28.3683 404.509 837.336 1270.26 1270.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 250 3.2e-05 1024 50 1200 184320 96.4188 26.8768 521.484 834.732 1479.7 1479.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1910 0.000512 512 260 450 35280 0.796736 0.929792 5.46717 49.9039 57.1685 57.2453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000128 4096 440 9150 106560 38.3599 28.4133 2915.53 836.237 3818.65 3818.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1790 0.001024 1024 450 400 16560 0.749568 4.28922 50.0222 55.104 55.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1750 0.000512 512 320 250 31680 1.25488 0.905408 3.54323 49.4369 55.2414 55.3412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1870 0.000256 512 500 350 63360 2.89814 1.70883 9.36909 60.1648 74.2704 74.3813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1510 0.000256 2048 300 3700 68400 5.86138 7.08198 314.284 209.623 536.925 537.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1780 0.000128 512 400 700 132480 6.40093 3.42422 38.9811 104.677 153.637 153.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 3.2e-05 4096 100 2250 583040 155.314 120.386 7214.95 3577.43 11068.3 11068.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 6.4e-05 2048 80 1150 305840 28.3988 779.025 838.636 1646.1 1646.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 250 3.2e-05 1024 50 1200 189440 95.5924 26.9141 377.325 838.587 1338.61 1338.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1910 0.000512 512 260 450 36000 0.80304 0.938496 10.3436 51.2704 63.4308 63.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000128 4096 440 9150 107520 38.2174 28.3886 5604.36 838.99 6510.07 6510.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1790 0.001024 1024 450 400 16960 0.745344 7.69053 51.2554 59.7359 59.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1750 0.000512 512 320 250 33600 1.272 0.933728 6.16886 50.1227 58.5984 58.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1870 0.000256 512 500 350 64000 2.83587 1.6944 17.2082 57.1092 78.9779 79.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1510 0.000256 2048 300 3700 68800 5.82784 7.0441 600.617 209.479 823.041 823.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1780 0.000128 512 400 700 136960 6.23664 3.42086 74.5214 105.008 189.346 189.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 3.2e-05 4096 100 2250 583040 154.926 120.25 4940.97 3578.43 8794.8 8794.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 6.4e-05 2048 80 1150 305760 28.4014 532.155 838.804 1399.4 1399.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 250 3.2e-05 1024 50 1200 189440 95.3492 26.8819 258.374 838.724 1219.52 1219.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1910 0.000512 512 260 450 35840 0.805984 0.934016 7.08691 51.2099 60.1075 60.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000128 4096 440 9150 106880 38.0121 28.2978 3817.73 835.81 4719.96 4720.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1790 0.001024 1024 450 400 16800 0.754688 5.3327 50.0961 56.2251 56.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1750 0.000512 512 320 250 33280 1.26336 0.93088 4.36144 49.9667 56.6226 56.7131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1870 0.000256 512 500 350 62720 2.83059 1.68102 11.7389 58.2787 74.6545 74.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1510 0.000256 2048 300 3700 68480 5.80813 7.02189 410.46 209.269 632.633 632.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1780 0.000128 512 400 700 133120 6.18077 3.39248 49.7284 103.335 162.792 162.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 3.2e-05 4096 100 2250 581760 155.298 120.436 4248.1 3597.14 8121.2 8121.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 6.4e-05 2048 80 1150 305520 28.384 450.785 838.181 1317.4 1317.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 250 3.2e-05 1024 50 1200 184320 95.8094 26.8437 213.021 835.239 1171.1 1171.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1910 0.000512 512 260 450 35520 0.798496 0.927488 6.16803 50.0524 58.0168 58.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000128 4096 440 9150 106560 38.1554 28.353 3311.11 836.142 4213.87 4213.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1790 0.001024 1024 450 400 16800 0.761376 4.7657 51.259 56.8293 56.8894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1750 0.000512 512 320 250 32640 1.27142 0.93024 3.47552 50.0228 55.8028 55.8981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1870 0.000256 512 500 350 63360 2.83517 1.68883 10.1099 62.6964 77.457 77.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1510 0.000256 2048 300 3700 68640 5.81632 7.03478 351.118 209.45 573.494 573.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1780 0.000128 512 400 700 134400 6.1521 3.40038 43.2107 103.39 156.311 156.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 3.2e-05 4096 100 2250 582400 155.355 120.459 3883.57 3583.8 7743.41 7743.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 6.4e-05 2048 80 1150 305600 28.3716 417.435 838.853 1284.71 1284.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 250 3.2e-05 1024 50 1200 184320 96.0552 26.8869 197.366 838.981 1159.48 1159.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1910 0.000512 512 260 450 35200 0.800768 0.931104 5.56624 50.0551 57.4275 57.5048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000128 4096 440 9150 106240 38.0253 28.2825 2990.8 833.312 3890.53 3890.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1790 0.001024 1024 450 400 16640 0.743424 4.59366 50.1006 55.4798 55.5389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1750 0.000512 512 320 250 33280 1.27286 0.93184 3.55133 50.0797 55.9373 56.0356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1870 0.000256 512 500 350 61440 2.87814 1.68755 9.43971 59.0492 73.1824 73.2918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1510 0.000256 2048 300 3700 67840 5.80966 7.03904 320.438 208.857 542.218 542.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1780 0.000128 512 400 700 133120 6.54294 3.39552 39.7481 103.462 153.609 153.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 3.2e-05 4096 100 2250 582400 155.271 120.447 3754.34 3582.63 7612.92 7613.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 6.4e-05 2048 80 1150 305200 28.4247 399.974 837.925 1266.37 1266.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 250 3.2e-05 1024 50 1200 179200 95.1654 26.4684 241.827 825.276 1188.93 1189.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1910 0.000512 512 260 450 35200 0.803168 0.931456 5.49978 50.1066 57.4152 57.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000128 4096 440 9150 105600 38.2326 28.3418 2878.95 835.47 3781.11 3781.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1790 0.001024 1024 450 400 16400 0.748416 3.93011 49.8918 54.6148 54.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1750 0.000512 512 320 250 32000 1.28352 0.934784 3.38163 50.1267 55.8288 55.9222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1870 0.000256 512 500 350 60800 2.89712 1.68992 9.04819 59.418 73.1835 73.2881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1510 0.000256 2048 300 3700 68000 5.8368 7.0296 309.078 209.509 531.53 531.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1780 0.000128 512 400 700 134400 6.16234 3.39354 38.2933 103.515 151.523 151.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1160 3.2e-05 4096 100 2280 583296 154.945 120.275 6158.44 3593.96 10027.8 10028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 6.4e-05 2048 80 1140 305984 28.4858 618.206 838.175 1484.91 1484.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 250 3.2e-05 1024 50 1200 181248 97.0541 26.882 527.747 837.96 1489.83 1490
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1910 0.000512 512 260 420 36160 0.806912 0.938496 7.83194 51.2832 60.9332 61.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1130 0.000128 4096 440 9180 107392 38.1678 28.3596 4537.59 837.942 5442.18 5442.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1790 0.001024 1024 450 420 16928 0.753088 6.47347 51.2939 58.5628 58.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1750 0.000512 512 320 240 33536 1.26848 0.93632 7.39389 51.2526 60.9553 61.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1870 0.000256 512 500 360 63232 2.8848 1.70282 14.3532 52.5315 71.5941 71.7043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1510 0.000256 2048 300 3660 69184 5.81837 7.05712 480.548 209.607 703.107 703.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1780 0.000128 512 400 720 136192 6.26522 3.41178 60.0379 104.887 174.756 174.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1160 3.2e-05 4096 100 2280 583168 155.157 120.284 4173.18 3595.79 8044.63 8044.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 6.4e-05 2048 80 1140 305920 28.4025 403.913 838.073 1270.43 1270.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 250 3.2e-05 1024 50 1200 180224 97.1849 26.9086 530.766 837.896 1492.95 1493.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1910 0.000512 512 260 420 36096 0.804896 0.939488 5.24576 51.2584 58.3232 58.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1130 0.000128 4096 440 9180 107264 38.2174 28.349 2951.68 838.132 3856.49 3856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1790 0.001024 1024 450 420 16896 0.750496 4.32515 51.2927 56.4122 56.4689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1750 0.000512 512 320 240 33536 1.27376 0.938368 7.05168 51.2785 60.641 60.7398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1870 0.000256 512 500 360 62976 2.88832 1.70544 10.2153 52.3803 67.3166 67.4251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1510 0.000256 2048 300 3660 68992 5.82656 7.04922 312.99 209.349 535.287 535.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1780 0.000128 512 400 720 135168 6.27149 3.41232 39.1378 104.564 153.541 153.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1160 3.2e-05 4096 100 2280 582912 155.039 120.329 3489.76 3580.39 7345.74 7345.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 6.4e-05 2048 80 1140 305856 28.3848 325.837 838.976 1193.24 1193.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 250 3.2e-05 1024 50 1200 178176 97.3915 26.9759 522.388 849.525 1496.47 1496.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1910 0.000512 512 260 420 35904 0.8016 0.935936 4.36634 51.2595 57.4368 57.5126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1130 0.000128 4096 440 9180 107136 38.1424 28.3453 2385.67 837.7 3289.96 3290.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1790 0.001024 1024 450 420 16800 0.745472 3.69014 51.2311 55.7087 55.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1750 0.000512 512 320 240 33408 1.27587 0.937824 8.01411 51.2354 61.5622 61.6618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1870 0.000256 512 500 360 62208 2.88346 1.69779 8.84925 52.2772 65.8341 65.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1510 0.000256 2048 300 3660 68928 5.82477 7.21034 253.785 209.642 476.536 476.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1780 0.000128 512 400 720 135168 6.22054 3.40627 32.5484 104.339 146.671 146.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1160 3.2e-05 4096 100 2280 582656 156.112 120.397 10678.1 3580.91 14535.8 14536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 6.4e-05 2048 80 1140 305792 28.4591 284.37 838.358 1151.23 1151.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 250 3.2e-05 1024 50 1200 176128 97.37 26.9242 520.317 835.756 1480.56 1480.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1910 0.000512 512 260 420 36096 0.804992 0.942272 3.92067 51.3158 57.0559 57.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1130 0.000128 4096 440 9180 106496 38.1583 28.3484 2068.6 836.274 2971.49 2971.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1790 0.001024 1024 450 420 16768 0.753216 11.1697 51.3229 63.2891 63.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1750 0.000512 512 320 240 33280 1.2736 0.940064 7.90947 51.3416 61.5692 61.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1870 0.000256 512 500 360 62464 2.89827 1.70394 8.50541 52.4575 65.6961 65.8127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1510 0.000256 2048 300 3660 68864 5.81837 7.02093 221.032 209.323 443.267 443.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1780 0.000128 512 400 720 135168 6.28131 3.40944 28.3223 104.678 142.849 142.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 3.2e-05 4096 100 2280 583360 155.704 120.55 8099.78 3597.47 11973.7 11973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 6.4e-05 2048 80 1140 306000 28.5245 854.785 838.914 1722.27 1722.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 250 3.2e-05 1024 50 1200 181760 96.5125 27.0213 672.352 838.562 1634.64 1634.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1910 0.000512 512 260 420 36160 0.809728 0.940032 11.4157 51.2981 64.5357 64.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000128 4096 440 9180 107360 38.3501 28.3848 6177.58 838.705 7083.14 7083.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1790 0.001024 1024 450 420 16920 0.750944 9.18205 51.3167 61.292 61.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1750 0.000512 512 320 240 33600 1.27328 0.937984 7.09718 51.2623 60.6725 60.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1870 0.000256 512 500 360 63040 2.90221 1.70899 18.3853 52.5837 75.7052 75.8194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1510 0.000256 2048 300 3660 69200 5.84717 7.04922 659 209.832 881.806 881.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1780 0.000128 512 400 720 136320 6.2825 3.42016 81.4283 104.989 196.274 196.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 3.2e-05 4096 100 2280 583040 155.267 120.387 5030.12 3593.43 8899.42 8899.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 6.4e-05 2048 80 1140 305920 28.3832 529.035 838.075 1395.54 1395.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 250 3.2e-05 1024 50 1200 181760 96.4541 26.9192 683.266 837.775 1644.61 1644.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1910 0.000512 512 260 420 36000 0.804416 0.935616 6.99978 51.243 60.0551 60.1319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000128 4096 440 9180 107200 38.2359 28.3692 3842.13 838.098 4746.95 4747.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1790 0.001024 1024 450 420 16880 0.74928 5.61878 51.2927 57.7031 57.7618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1750 0.000512 512 320 240 33280 1.27427 0.937056 10.4068 50.1014 62.8186 62.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1870 0.000256 512 500 360 62080 2.88259 1.6937 11.7155 54.2505 70.6736 70.7863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1510 0.000256 2048 300 3660 68960 5.82042 7.06765 408.848 209.284 631.094 631.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1780 0.000128 512 400 720 135680 6.2919 3.41562 52.1932 104.904 166.961 167.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 3.2e-05 4096 100 2280 582720 155.69 120.526 4104.55 3596.82 7977.8 7977.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 6.4e-05 2048 80 1140 305880 28.4078 431.497 838.799 1298.75 1298.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 250 3.2e-05 1024 50 1200 176640 96.8025 26.8677 647.636 835.053 1606.55 1606.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1910 0.000512 512 260 420 36000 0.80896 0.942016 5.65619 51.2941 58.7729 58.8516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1130 0.000128 4096 440 9180 107040 38.321 28.3865 3143.46 838.207 4048.49 4048.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1790 0.001024 1024 450 420 16800 0.746976 4.66944 51.2613 56.7208 56.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1750 0.000512 512 320 240 33600 1.27494 0.93888 10.544 51.315 64.1717 64.2762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1870 0.000256 512 500 360 62400 2.90422 1.70803 9.61696 54.4987 68.8548 68.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1510 0.000256 2048 300 3660 69120 5.84909 7.09875 335.201 209.783 558.008 558.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1780 0.000128 512 400 720 134400 6.31568 3.41872 42.6079 104.599 157.091 157.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1160 3.2e-05 4096 100 2280 583040 154.884 120.24 3974.16 3578.74 7828.25 7828.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 6.4e-05 2048 80 1140 305760 28.3799 366.431 839.422 1234.28 1234.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 250 3.2e-05 1024 50 1200 179200 96.4589 27.7546 688.335 838.707 1651.46 1651.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1910 0.000512 512 260 420 35840 0.800416 0.93264 5.09974 51.2172 58.1244 58.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1130 0.000128 4096 440 9180 106240 38.0936 28.3116 2647.03 835.942 3549.49 3549.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1790 0.001024 1024 450 420 16800 0.749696 3.95059 51.3153 56.0602 56.1166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1750 0.000512 512 320 240 32640 1.27123 0.92816 9.14182 49.9727 61.4199 61.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1870 0.000256 512 500 360 61440 2.8631 1.68512 10.5312 56.6201 71.8267 71.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1510 0.000256 2048 300 3660 68800 5.80403 7.04922 283.493 209.289 505.711 505.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1780 0.000128 512 400 720 133120 6.18246 3.39514 36.1401 103.356 149.227 149.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 3.2e-05 4096 100 2280 583104 155.14 120.4 7445.17 3594.16 11315.1 11315.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 6.4e-05 2048 80 1140 305952 28.429 784.882 838.152 1651.51 1651.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 250 3.2e-05 1024 50 1200 179712 96.6389 26.8915 588.366 836.528 1548.62 1548.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1910 0.000512 512 260 420 36192 0.803168 0.935936 10.6748 51.2922 63.7789 63.8555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000128 4096 440 9180 107328 38.2033 28.3587 5672.6 837.718 6576.98 6577.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1790 0.001024 1024 450 420 16896 0.745472 8.6559 51.2779 60.7208 60.7805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1750 0.000512 512 320 240 33600 1.27405 0.94048 6.65616 51.3129 60.284 60.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1870 0.000256 512 500 360 62976 2.88618 1.70803 16.9275 52.4644 74.1138 74.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1510 0.000256 2048 300 3660 69120 5.82246 7.03728 604.415 209.675 827.025 827.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1780 0.000128 512 400 720 135936 6.25846 3.41424 74.6268 104.745 189.199 189.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 3.2e-05 4096 100 2280 582912 155.006 120.335 4660.8 3583.79 8520.15 8520.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 6.4e-05 2048 80 1140 305856 28.3689 490.909 838.767 1358.09 1358.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 250 3.2e-05 1024 50 1200 178176 96.597 26.8595 566.731 837.256 1527.63 1527.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1910 0.000512 512 260 420 35904 0.79984 0.934336 6.65626 51.2146 59.6783 59.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000128 4096 440 9180 107136 38.1425 28.3193 3559.17 837.73 4463.47 4463.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1790 0.001024 1024 450 420 16800 0.74848 5.53344 51.2329 57.5573 57.6146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1750 0.000512 512 320 240 33408 1.27754 0.93552 4.30957 51.2387 57.8639 57.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1870 0.000256 512 500 360 62208 2.88403 1.69792 11.3028 60.5106 76.5222 76.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1510 0.000256 2048 300 3660 68928 5.81837 7.0327 379.159 209.632 601.713 601.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1780 0.000128 512 400 720 135168 6.21862 3.40608 49.2979 104.341 163.422 163.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 3.2e-05 4096 100 2280 582336 155.316 120.398 3827.65 3578.82 7682.41 7682.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 6.4e-05 2048 80 1140 305856 28.3915 402.227 838.773 1269.44 1269.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 250 3.2e-05 1024 50 1200 175104 96.7438 26.8431 553.079 835.24 1512.09 1512.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1910 0.000512 512 260 420 36000 0.806624 0.940096 5.39174 51.3088 58.5208 58.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000128 4096 440 9180 107136 38.2507 28.3661 2934.8 838.713 3840.23 3840.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1790 0.001024 1024 450 420 16704 0.74544 4.26394 50.1103 55.1611 55.2177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1750 0.000512 512 320 240 32832 1.27181 0.93408 3.42602 50.0836 55.8142 55.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1870 0.000256 512 500 360 62208 2.86931 1.69165 9.23824 60.3778 74.3042 74.4161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1510 0.000256 2048 300 3660 68832 5.81405 7.02845 311.718 209.203 533.835 533.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1780 0.000128 512 400 720 133632 6.22621 3.40848 39.8441 103.832 153.468 153.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 3.2e-05 4096 100 2280 582144 155.269 120.394 3453.83 3578.22 7307.95 7308.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 6.4e-05 2048 80 1140 305664 28.3886 362.791 838.671 1229.9 1229.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 250 3.2e-05 1024 50 1200 172032 96.6505 26.7352 572.008 832.594 1528.18 1528.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1910 0.000512 512 260 420 35712 0.80896 0.93408 4.79216 51.2612 57.8697 57.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000128 4096 440 9180 106752 38.1951 28.328 2639.65 837.575 3543.85 3543.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1790 0.001024 1024 450 420 16704 0.741408 3.73146 51.2088 55.7247 55.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1750 0.000512 512 320 240 33024 1.27312 0.928672 8.40947 49.9677 60.6804 60.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1870 0.000256 512 500 360 61440 2.86851 1.6855 8.27232 59.0708 72.0262 72.1337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1510 0.000256 2048 300 3660 68352 5.80934 6.99754 278.942 208.691 500.512 500.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1780 0.000128 512 400 720 132096 6.23274 3.39738 35.0857 103.295 148.167 148.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 3.2e-05 4096 100 2280 581760 155.278 120.437 2986.74 3594.67 6857.35 6857.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 6.4e-05 2048 80 1140 305760 28.5164 314.845 838.13 1181.54 1181.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 250 3.2e-05 1024 50 1200 176640 96.8493 26.8468 582.314 834.613 1540.82 1540.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1910 0.000512 512 260 420 35520 0.798432 0.928032 4.4023 49.9829 56.183 56.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1130 0.000128 4096 440 9180 106560 38.1714 28.3525 2285.32 835.665 3187.61 3187.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1790 0.001024 1024 450 420 16560 0.74704 3.64954 50.0244 54.4658 54.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1750 0.000512 512 320 240 32640 1.27216 0.93056 8.69027 49.9982 60.9912 61.0939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1870 0.000256 512 500 360 61440 2.87782 1.69101 7.00221 51.8134 63.5122 63.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1510 0.000256 2048 300 3660 68640 5.82486 7.0497 243.404 209.308 465.659 465.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1780 0.000128 512 400 720 130560 6.31901 3.39955 30.2078 103.312 143.396 143.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 3.2e-05 4096 100 2280 583072 155.656 120.52 7129.72 3610.81 11016.9 11017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 6.4e-05 2048 80 1140 305984 28.3865 749.144 846.428 1624 1624.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 250 3.2e-05 1024 50 1200 179200 96.4941 26.9266 347.623 844.66 1315.89 1316.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1910 0.000512 512 260 420 36176 0.806944 0.941792 9.82074 51.5438 63.1856 63.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000128 4096 440 9180 107296 38.3482 28.3771 5425.18 846.044 6338.05 6338.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1790 0.001024 1024 450 420 16912 0.750368 8.07786 51.55 60.4215 60.4798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1750 0.000512 512 320 240 33600 1.27869 0.944128 6.17248 51.5632 60.0592 60.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1870 0.000256 512 500 360 63168 2.89638 1.71018 16.7017 52.971 74.4019 74.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1510 0.000256 2048 300 3660 69104 5.84909 7.05712 576.323 211.683 800.989 801.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1780 0.000128 512 400 720 136192 6.26589 3.41987 73.499 105.752 189.095 189.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 3.2e-05 4096 100 2280 582848 155.458 120.408 4530.02 3595.5 8401.61 8401.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 6.4e-05 2048 80 1140 305872 28.4463 473.263 838.732 1340.49 1340.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 250 3.2e-05 1024 50 1200 179200 96.2915 26.9015 221.876 837.237 1182.5 1182.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1910 0.000512 512 260 420 35840 0.80592 0.936192 6.1807 51.2036 59.1976 59.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000128 4096 440 9180 107072 38.2192 28.3588 3433.57 837.548 4337.8 4337.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1790 0.001024 1024 450 420 16800 0.748032 5.1767 51.2467 57.2148 57.2731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1750 0.000512 512 320 240 33152 1.27226 0.93136 4.12304 50.0239 56.4525 56.5474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1870 0.000256 512 500 360 62720 2.90077 1.70618 10.9575 61.8127 77.5032 77.6157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1510 0.000256 2048 300 3660 68992 5.83306 7.0399 365.689 209.623 588.26 588.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1780 0.000128 512 400 720 136192 6.256 3.41258 47.2323 104.839 161.898 162.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 3.2e-05 4096 100 2280 582624 155.533 120.427 3810.96 3595.62 7682.75 7682.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 6.4e-05 2048 80 1140 305760 28.4133 397.858 838.496 1264.81 1264.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 250 3.2e-05 1024 50 1200 177408 97.0127 26.9311 511.981 837.298 1473.42 1473.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1910 0.000512 512 260 420 35616 0.802816 0.93184 5.3575 50.1109 57.2753 57.3501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000128 4096 440 9180 106848 38.3464 28.3894 2889.96 837.89 3794.69 3794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1790 0.001024 1024 450 420 16800 0.747392 4.49536 51.3248 56.6103 56.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1750 0.000512 512 320 240 32928 1.27366 0.929856 3.32355 49.9076 55.5337 55.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1870 0.000256 512 500 360 63168 2.90518 1.71107 9.42643 58.722 72.8894 72.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1510 0.000256 2048 300 3660 68880 5.86234 7.14867 308.345 209.777 531.211 531.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1780 0.000128 512 400 720 134400 6.35027 3.41402 39.692 104.879 154.489 154.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 3.2e-05 4096 100 2280 582400 155.146 120.41 3356.65 3578.13 7210.56 7210.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 6.4e-05 2048 80 1140 305760 28.3843 350.343 837.962 1216.73 1216.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 250 3.2e-05 1024 50 1200 179200 96.5583 26.8686 518.541 836.623 1478.78 1478.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1910 0.000512 512 260 420 35392 0.798752 0.932896 4.76643 50.0511 56.6233 56.6961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000128 4096 440 9180 106624 38.1687 28.3242 2535.25 837.778 3439.62 3439.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1790 0.001024 1024 450 420 16576 0.739328 3.7847 50.0244 54.5923 54.6487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1750 0.000512 512 320 240 33152 1.27357 0.933888 3.14678 50.0713 55.5263 55.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1870 0.000256 512 500 360 60928 2.8975 1.68966 7.50512 61.2592 73.4828 73.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1510 0.000256 2048 300 3660 68544 5.79686 7.03078 268.852 208.573 490.323 490.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1780 0.000128 512 400 720 132608 6.25974 3.3936 34.0668 103.639 147.516 147.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 3.2e-05 4096 100 2280 581280 155.989 120.632 2993.77 3580.81 6851.43 6851.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 6.4e-05 2048 80 1140 305760 28.4221 310.446 838.915 1177.83 1177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 250 3.2e-05 1024 50 1200 170240 96.8945 26.6632 486.406 830.291 1440.45 1440.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1910 0.000512 512 260 420 35840 0.80224 0.934368 4.23251 51.2453 57.2858 57.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000128 4096 440 9180 106400 38.3598 28.3924 2233.09 837.522 3137.47 3137.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1790 0.001024 1024 450 420 16520 0.743424 3.67206 50.0453 54.5027 54.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1750 0.000512 512 320 240 32480 1.27517 0.924256 2.71744 49.8324 54.8477 54.9545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1870 0.000256 512 500 360 60480 2.87344 1.68102 7.21738 60.6195 72.5173 72.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1510 0.000256 2048 300 3660 68880 5.85334 7.05043 239.677 209.83 462.484 462.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1780 0.000128 512 400 720 129920 6.27037 3.39069 30.0044 102.579 142.401 142.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 3.2e-05 4096 100 2280 583168 155.122 120.28 6796.84 3580.55 10653 10653.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 6.4e-05 2048 80 1140 305920 28.375 712.997 838.981 1580.4 1580.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 250 3.2e-05 1024 50 1200 180224 96.2421 27.0747 332.026 838.66 1294.2 1294.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1910 0.000512 512 260 420 36096 0.806912 0.937568 9.59885 51.2866 62.7033 62.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000128 4096 440 9180 107264 38.1908 28.3431 4993.47 838.802 5898.92 5899.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1790 0.001024 1024 450 420 16896 0.7512 7.81274 51.3151 59.9217 59.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1750 0.000512 512 320 240 33536 1.27574 0.939712 5.83472 51.3027 59.4567 59.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1870 0.000256 512 500 360 62976 2.88266 1.70714 15.9338 55.8011 76.4515 76.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1510 0.000256 2048 300 3660 68992 5.82246 7.02538 532.333 209.545 754.8 754.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1780 0.000128 512 400 720 135168 6.25594 3.40938 69.3891 104.663 183.875 184.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 3.2e-05 4096 100 2280 582656 155.431 120.374 4656.05 3596.32 8528.4 8528.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 6.4e-05 2048 80 1140 305792 28.4087 483.965 837.949 1350.37 1350.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 250 3.2e-05 1024 50 1200 176128 96.412 26.8206 222.127 835.181 1180.73 1180.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1910 0.000512 512 260 420 36096 0.806912 0.944128 6.54896 51.3009 59.6735 59.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000128 4096 440 9180 106496 38.1362 28.3255 3339.46 835.602 4241.64 4241.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1790 0.001024 1024 450 420 16768 0.75248 5.24374 51.2053 57.2463 57.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1750 0.000512 512 320 240 33280 1.2759 0.944128 3.97683 51.3154 57.6115 57.7044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1870 0.000256 512 500 360 62464 2.89642 1.70365 10.987 56.3254 72.0403 72.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1510 0.000256 2048 300 3660 68864 5.81197 7.08352 359.93 209.174 582.074 582.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1780 0.000128 512 400 720 135168 6.27101 3.40682 47.1153 104.607 161.558 161.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 3.2e-05 4096 100 2280 582144 155.348 120.397 3857.28 3595.37 7728.64 7728.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 6.4e-05 2048 80 1140 305664 28.4216 401.114 837.558 1267.14 1267.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 250 3.2e-05 1024 50 1200 172032 96.2814 26.729 180.524 832.33 1136.06 1136.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1910 0.000512 512 260 420 35712 0.805152 0.938368 5.31091 51.2532 58.3814 58.4608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000128 4096 440 9180 106752 38.1939 28.332 2775.67 837.101 3679.41 3679.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1790 0.001024 1024 450 420 16704 0.741376 4.18358 51.2138 56.1814 56.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1750 0.000512 512 320 240 33024 1.27837 0.929792 3.50925 49.9652 55.7828 55.8756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1870 0.000256 512 500 360 61440 2.87062 1.68346 9.15386 64.2856 78.1207 78.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1510 0.000256 2048 300 3660 68352 5.80403 6.99872 296.726 208.603 518.207 518.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1780 0.000128 512 400 720 132096 6.24147 3.39648 38.313 103.247 151.355 151.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 3.2e-05 4096 100 2280 582656 155.197 120.386 3580.91 3577.88 7434.61 7434.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 6.4e-05 2048 80 1140 305664 28.4305 372.369 838.585 1239.43 1239.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 250 3.2e-05 1024 50 1200 172032 96.8244 26.8259 226.823 835.264 1185.93 1186.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1910 0.000512 512 260 420 35328 0.79968 0.929792 5.08352 49.9875 56.8748 56.9492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000128 4096 440 9180 106496 38.188 28.3215 2498.97 836.195 3401.78 3401.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1790 0.001024 1024 450 420 16640 0.745664 3.98746 51.2066 55.9843 56.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1750 0.000512 512 320 240 31744 1.26474 0.913408 3.14682 49.6619 55.0872 55.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1870 0.000256 512 500 360 61440 2.9295 1.70477 8.4353 60.607 73.8075 73.9205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1510 0.000256 2048 300 3660 68608 5.83475 7.03542 270.181 209.494 492.62 492.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1780 0.000128 512 400 720 135168 6.28451 3.41248 36.0784 104.684 150.622 150.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 3.2e-05 4096 100 2280 582400 155.356 120.431 3265.22 3614.83 7156.07 7156.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 6.4e-05 2048 80 1140 305600 28.4564 339.044 846.623 1214.17 1214.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 250 3.2e-05 1024 50 1200 174080 97.2199 26.9157 467.885 846.162 1438.37 1438.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1910 0.000512 512 260 420 35200 0.797024 0.928384 4.57014 51.3263 57.6929 57.7679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000128 4096 440 9180 104960 38.169 28.2755 2254.22 840.572 3161.34 3161.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1790 0.001024 1024 450 420 16640 0.761088 3.89312 51.5334 56.2304 56.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1750 0.000512 512 320 240 32000 1.27917 0.933888 2.89834 51.3436 56.5556 56.6579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1870 0.000256 512 500 360 61440 2.88048 1.6855 7.75181 57.8139 70.2584 70.3713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1510 0.000256 2048 300 3660 68480 5.8017 7.0247 247.545 210.664 471.107 471.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1780 0.000128 512 400 720 133120 6.19638 3.38944 32.7516 104.356 146.852 146.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1160 3.2e-05 4096 100 2304 582144 155.552 120.469 6114.73 3584.89 9975.86 9976.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 6.4e-05 2048 80 1152 305920 28.4611 615.774 839.068 1483.36 1483.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 250 3.2e-05 1024 50 1216 185344 96.9427 26.878 511.404 838.718 1474.13 1474.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1910 0.000512 512 260 448 35968 0.804992 0.944128 8.2721 51.305 61.3982 61.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1130 0.000128 4096 440 9152 107392 38.1566 28.3336 4448.66 838.753 5354.02 5354.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1790 0.001024 1024 450 448 16768 0.753664 6.7567 51.3298 58.8852 58.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1750 0.000512 512 320 256 33280 1.26989 0.939008 7.69494 51.2842 61.2931 61.3881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1870 0.000256 512 500 384 67584 2.78371 1.70643 15.1227 56.2244 75.9657 76.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1510 0.000256 2048 300 3712 68992 5.83328 7.04483 479.639 209.803 702.413 702.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1780 0.000128 512 400 704 135680 6.28061 3.41235 57.3318 104.983 172.166 172.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1160 3.2e-05 4096 100 2304 582144 155.643 120.491 4110.57 3604.59 7991.52 7991.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 6.4e-05 2048 80 1152 305856 28.4184 395.163 838.869 1262.5 1262.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 250 3.2e-05 1024 50 1216 184320 96.9891 26.8882 520.785 838.681 1483.54 1483.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1910 0.000512 512 260 448 35840 0.80464 0.938624 5.40426 51.2859 58.5095 58.5871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1130 0.000128 4096 440 9152 107264 38.2063 28.3469 2846.91 838.996 3752.57 3752.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1790 0.001024 1024 450 448 16704 0.745568 4.35274 51.2881 56.4306 56.4888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1750 0.000512 512 320 256 33280 1.27222 0.93952 7.26694 51.299 60.8795 60.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1870 0.000256 512 500 384 67072 2.79014 1.70266 10.3284 52.4314 67.3823 67.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1510 0.000256 2048 300 3712 68864 5.83251 7.07395 306.467 209.552 529.003 529.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1780 0.000128 512 400 704 135168 6.27117 3.40787 36.8958 104.666 151.395 151.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1160 3.2e-05 4096 100 2304 581760 155.562 120.544 3472.11 3582.1 7330.56 7330.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 6.4e-05 2048 80 1152 305856 28.3916 323.83 838.823 1191.09 1191.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 250 3.2e-05 1024 50 1216 184320 96.5635 26.8675 516.541 836.529 1476.7 1476.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1910 0.000512 512 260 448 35712 0.804864 0.936096 4.55853 51.2286 57.6018 57.6778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1130 0.000128 4096 440 9152 107136 38.1353 28.3284 2341.71 836.733 3245.02 3245.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1790 0.001024 1024 450 448 16704 0.753152 3.66387 51.3004 55.7613 55.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1750 0.000512 512 320 256 33024 1.27126 0.935968 8.23885 51.2073 61.7524 61.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1870 0.000256 512 500 384 66816 2.77885 1.6952 9.02106 52.2152 65.8377 65.9484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1510 0.000256 2048 300 3712 68736 5.82035 7.05942 253.983 209.383 476.322 476.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1780 0.000128 512 400 704 133632 6.29376 3.4079 30.6169 104.22 144.692 144.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1160 3.2e-05 4096 100 2304 581632 156.673 120.564 10500.8 3585.84 14364.2 14364.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 6.4e-05 2048 80 1152 305792 28.3861 282.131 838.772 1149.34 1149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 250 3.2e-05 1024 50 1216 180224 97.1685 26.8251 511.362 835.931 1471.49 1471.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1910 0.000512 512 260 448 35840 0.80512 0.93712 3.98096 51.3229 57.1173 57.1927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1130 0.000128 4096 440 9152 106496 38.1499 28.3116 2022.49 836.562 2925.62 2925.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1790 0.001024 1024 450 448 16640 0.759904 11.3905 51.2857 63.4772 63.5342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1750 0.000512 512 320 256 33280 1.27635 0.942048 8.23747 51.3412 61.9032 61.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1870 0.000256 512 500 384 66560 2.80163 1.70512 8.1281 52.472 65.2327 65.3446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1510 0.000256 2048 300 3712 68608 5.82704 7.05059 218.378 209.377 440.708 440.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1780 0.000128 512 400 704 135168 6.27328 3.40992 26.8002 104.708 141.347 141.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 3.2e-05 4096 100 2304 582240 156.222 120.771 7873.26 3600.67 11751.1 11751.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 6.4e-05 2048 80 1152 305920 28.407 829.762 838.207 1696.42 1696.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 250 3.2e-05 1024 50 1216 184320 96.3749 26.9451 655.086 837.889 1616.49 1616.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1910 0.000512 512 260 448 36000 0.80544 0.94016 11.6553 51.2772 64.7498 64.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000128 4096 440 9152 107360 38.334 28.4009 5947.59 838.022 6852.46 6852.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1790 0.001024 1024 450 448 16760 0.751168 9.42227 51.3075 61.5233 61.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1750 0.000512 512 320 256 33120 1.27469 0.937984 7.21274 51.2492 60.7746 60.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1870 0.000256 512 500 384 67520 2.79555 1.70998 19.2568 52.5406 76.4305 76.5441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1510 0.000256 2048 300 3712 68960 5.85523 7.0591 643.03 209.657 865.675 865.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1780 0.000128 512 400 704 135680 6.30797 3.41971 75.6668 104.907 190.461 190.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 3.2e-05 4096 100 2304 581760 155.785 120.632 4773.71 3581.5 8631.86 8632.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 6.4e-05 2048 80 1152 305840 28.3819 504.142 838.128 1370.7 1370.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 250 3.2e-05 1024 50 1216 184320 96.4631 26.923 664.817 837.898 1626.3 1626.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1910 0.000512 512 260 448 35840 0.803328 0.940032 7.21507 51.2459 60.2773 60.3592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000128 4096 440 9152 107200 38.2356 28.3791 3606.57 838.224 4511.52 4511.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1790 0.001024 1024 450 448 16720 0.74752 5.79213 51.3047 57.8909 57.9502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1750 0.000512 512 320 256 32960 1.27222 0.935296 10.5228 50.1124 62.9423 63.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1870 0.000256 512 500 384 66560 2.78205 1.696 12.3556 52.1305 69.0963 69.2101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1510 0.000256 2048 300 3712 68800 5.83258 7.04051 391.441 209.305 613.697 613.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1780 0.000128 512 400 704 135680 6.29888 3.41798 48.5743 104.917 163.368 163.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 3.2e-05 4096 100 2304 581760 156.092 120.691 3956.65 3580.47 7814.13 7814.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 6.4e-05 2048 80 1152 305760 28.5289 416.665 840.459 1285.7 1285.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 250 3.2e-05 1024 50 1216 180480 96.5633 26.8739 634.994 834.698 1593.33 1593.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1910 0.000512 512 260 448 35760 0.807072 0.939328 5.7489 51.2801 58.8448 58.9193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1130 0.000128 4096 440 9152 107040 38.3257 28.374 2988.56 837.752 3893.12 3893.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1790 0.001024 1024 450 448 16680 0.7528 4.7153 51.3101 56.8226 56.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1750 0.000512 512 320 256 33120 1.27936 0.940192 10.4754 51.2972 64.0934 64.1941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1870 0.000256 512 500 384 67200 2.79811 1.70598 10.3578 52.379 67.3663 67.4777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1510 0.000256 2048 300 3712 68880 5.85325 7.07789 324.163 209.654 546.822 546.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1780 0.000128 512 400 704 134400 6.31034 3.42006 39.3401 104.526 153.754 153.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1160 3.2e-05 4096 100 2304 581760 155.387 120.482 3877.65 3582.23 7735.97 7736.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 6.4e-05 2048 80 1152 305760 28.3957 358.125 838.108 1224.67 1224.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 250 3.2e-05 1024 50 1216 184320 96.202 26.8838 655.655 837.896 1616.84 1616.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1910 0.000512 512 260 448 35520 0.802816 0.934592 5.09798 51.1935 58.1026 58.1754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1130 0.000128 4096 440 9152 106240 38.0871 28.3155 2547.81 847.646 3461.97 3462.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1790 0.001024 1024 450 448 16640 0.766272 4.07747 51.3044 56.1929 56.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1750 0.000512 512 320 256 32640 1.27018 0.92736 9.33062 49.9491 61.5795 61.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1870 0.000256 512 500 384 65280 2.77555 1.68352 10.127 57.3123 72.0323 72.1462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1510 0.000256 2048 300 3712 68480 5.80602 7.01859 277.653 209.089 499.656 499.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1780 0.000128 512 400 704 133120 6.18246 3.39366 34.0811 103.252 147.07 147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1160 3.2e-05 4096 100 2304 581600 156.353 120.856 3610.52 3604.74 7492.69 7492.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 6.4e-05 2048 80 1152 305600 28.3709 326.509 837.786 1192.71 1192.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 250 3.2e-05 1024 50 1216 179200 96.3778 26.8032 680.848 832.905 1637.14 1637.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1910 0.000512 512 260 448 35600 0.806432 0.933888 4.59501 51.2758 57.6837 57.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1130 0.000128 4096 440 9152 107200 38.3549 28.3932 2355.7 838.12 3260.68 3260.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1790 0.001024 1024 450 448 16600 0.74432 3.73146 51.3089 55.8289 55.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1750 0.000512 512 320 256 32000 1.28176 0.929824 10.1714 49.9712 62.455 62.5575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1870 0.000256 512 500 384 65600 2.7921 1.6896 9.46912 55.6653 69.7477 69.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1510 0.000256 2048 300 3712 68400 5.82742 7.05126 253.651 208.773 475.38 475.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1780 0.000128 512 400 704 131200 6.30608 3.40621 30.6104 103.286 143.77 143.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 3.2e-05 4096 100 2304 581952 155.732 120.62 7246.29 3602.74 11125.6 11125.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 6.4e-05 2048 80 1152 305904 28.3814 766.33 838.754 1633.51 1633.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 250 3.2e-05 1024 50 1216 184320 96.2846 26.8908 582.891 837.102 1543.37 1543.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1910 0.000512 512 260 448 36000 0.806016 0.94432 10.9285 51.3166 64.068 64.1449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000128 4096 440 9152 107328 38.1951 28.3566 5468.61 838.283 6373.55 6373.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1790 0.001024 1024 450 448 16752 0.751424 8.68762 51.3285 60.8108 60.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1750 0.000512 512 320 256 33216 1.26746 0.938656 6.70954 51.3277 60.3427 60.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1870 0.000256 512 500 384 67200 2.79334 1.70694 17.784 52.4978 74.9131 75.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1510 0.000256 2048 300 3712 68928 5.82064 7.04144 593.051 209.797 815.791 815.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1780 0.000128 512 400 704 135168 6.28627 3.4143 69.5035 104.813 184.178 184.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 3.2e-05 4096 100 2304 581760 155.54 120.562 4531.78 3585.62 8393.73 8393.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 6.4e-05 2048 80 1152 305856 28.3877 476.698 838.853 1343.98 1344.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 250 3.2e-05 1024 50 1216 184320 96.1164 26.8628 564.878 837.241 1525.28 1525.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1910 0.000512 512 260 448 35712 0.80224 0.938272 6.84147 51.2653 59.9177 59.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000128 4096 440 9152 107136 38.1387 28.3361 3418.52 837.595 4322.7 4322.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1790 0.001024 1024 450 448 16704 0.752576 5.41478 51.327 57.5379 57.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1750 0.000512 512 320 256 33024 1.27494 0.935936 4.41453 51.2263 57.9528 58.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1870 0.000256 512 500 384 66816 2.7799 1.69827 11.9529 52.2635 68.8241 68.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1510 0.000256 2048 300 3712 68736 5.81824 7.0936 370.735 209.584 593.305 593.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1780 0.000128 512 400 704 133632 6.29414 3.40966 45.8023 104.318 159.974 160.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 3.2e-05 4096 100 2304 581184 155.797 120.644 3718.59 3604.21 7599.46 7599.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 6.4e-05 2048 80 1152 305712 28.4193 391.404 838.705 1258.57 1258.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 250 3.2e-05 1024 50 1216 179712 96.5654 26.837 545.176 835.251 1504.02 1504.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1910 0.000512 512 260 448 35712 0.80656 0.940448 5.51491 51.3105 58.6447 58.7228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000128 4096 440 9152 107136 38.2182 28.3771 2823.41 838.996 3729.11 3729.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1790 0.001024 1024 450 448 16560 0.746336 4.36499 51.2025 56.357 56.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1750 0.000512 512 320 256 32832 1.27629 0.93248 3.51126 50.0837 55.9042 56.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1870 0.000256 512 500 384 65664 2.78704 1.69613 9.48246 57.9774 72.073 72.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1510 0.000256 2048 300 3712 68544 5.81811 7.02317 304.247 209.245 526.408 526.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1780 0.000128 512 400 704 133632 6.23162 3.40582 37.312 103.857 150.964 151.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 3.2e-05 4096 100 2304 581376 155.674 120.527 3300.75 3603.6 7180.76 7180.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 6.4e-05 2048 80 1152 305664 28.4512 347.566 838.388 1214.45 1214.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 250 3.2e-05 1024 50 1216 178176 96.2523 26.7346 536.61 833.041 1492.83 1492.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1910 0.000512 512 260 448 35712 0.80592 0.93488 4.88019 51.2722 57.9644 58.0408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000128 4096 440 9152 106752 38.1904 28.3177 2486.6 838.021 3391.23 3391.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1790 0.001024 1024 450 448 16512 0.750048 3.77302 51.1955 55.7617 55.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1750 0.000512 512 320 256 32256 1.26957 0.927776 8.42198 49.9818 60.6987 60.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1870 0.000256 512 500 384 66048 2.76314 1.6855 8.57613 51.8134 64.9625 65.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1510 0.000256 2048 300 3712 68352 5.79619 7.0144 267.848 208.814 489.545 489.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1780 0.000128 512 400 704 132096 6.24166 3.40016 32.3367 103.347 145.483 145.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 3.2e-05 4096 100 2304 580800 155.744 120.624 2907.19 3603.25 6787.03 6787.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 6.4e-05 2048 80 1152 305520 28.3688 307.066 838.174 1173.65 1173.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 250 3.2e-05 1024 50 1216 176640 96.8881 26.8489 560.997 835.222 1520.14 1520.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1910 0.000512 512 260 448 35040 0.79872 0.925952 4.5032 50.002 56.3022 56.3794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1130 0.000128 4096 440 9152 106560 38.1636 28.3583 2197.92 836.313 3100.86 3100.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1790 0.001024 1024 450 448 16560 0.763904 3.73434 51.3248 55.8677 55.9249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1750 0.000512 512 320 256 32640 1.27619 0.93184 8.86765 50.015 61.1929 61.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1870 0.000256 512 500 384 65280 2.7888 1.68893 7.22346 51.8461 63.6762 63.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1510 0.000256 2048 300 3712 68640 5.83475 7.09565 238.287 209.516 460.807 460.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1780 0.000128 512 400 704 130560 6.32048 3.40173 28.1734 103.389 141.439 141.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 3.2e-05 4096 100 2304 581952 156.173 120.755 6811.19 3599.96 10688.3 10688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 6.4e-05 2048 80 1152 305872 28.3993 717.148 838.183 1583.78 1583.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 250 3.2e-05 1024 50 1216 182784 96.4368 26.9272 340.995 836.574 1301.13 1301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1910 0.000512 512 260 448 35952 0.807328 0.942336 10.0765 51.2981 63.1965 63.2758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000128 4096 440 9152 107296 38.3395 28.3826 5141.02 838.044 6045.89 6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1790 0.001024 1024 450 448 16744 0.749568 8.04317 51.3078 60.1441 60.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1750 0.000512 512 320 256 33152 1.27811 0.941568 6.19984 51.3229 59.8435 59.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1870 0.000256 512 500 384 67200 2.80125 1.70938 17.0336 52.4675 74.1371 74.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1510 0.000256 2048 300 3712 68880 5.84704 7.19338 556.38 209.653 779.15 779.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1780 0.000128 512 400 704 135296 6.30381 3.42534 67.2622 104.745 181.896 182.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 3.2e-05 4096 100 2304 581504 156.021 120.656 4359.46 3581.72 8218.09 8218.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 6.4e-05 2048 80 1152 305760 28.4201 457.676 837.894 1324.04 1324.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 250 3.2e-05 1024 50 1216 182784 96.3234 26.8984 219.943 836.537 1179.89 1180.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1910 0.000512 512 260 448 35616 0.804864 0.939008 6.34074 51.1822 59.3385 59.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000128 4096 440 9152 107072 38.2159 28.3628 3271 836.879 4174.57 4174.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1790 0.001024 1024 450 448 16688 0.749568 5.29434 51.3084 57.3965 57.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1750 0.000512 512 320 256 32704 1.26918 0.931104 4.21168 49.9972 56.5113 56.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1870 0.000256 512 500 384 67200 2.79725 1.70906 11.1789 57.252 73.0641 73.1745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1510 0.000256 2048 300 3712 68768 5.82861 7.07942 353.587 209.465 576.035 576.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1780 0.000128 512 400 704 134400 6.3287 3.41197 43.6361 104.772 158.304 158.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 3.2e-05 4096 100 2304 581280 156.165 120.707 3673.35 3588.22 7538.66 7538.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 6.4e-05 2048 80 1152 305760 28.3853 385.277 838.872 1252.58 1252.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 250 3.2e-05 1024 50 1216 182784 96.8082 26.9254 507.262 837.247 1468.43 1468.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1910 0.000512 512 260 448 35616 0.805024 0.935232 5.40864 50.1156 57.3367 57.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000128 4096 440 9152 106848 38.3361 28.3897 2764.38 838.036 3669.25 3669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1790 0.001024 1024 450 448 16632 0.749536 4.55152 51.3274 56.6721 56.7292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1750 0.000512 512 320 256 32256 1.27386 0.928192 3.35613 49.9042 55.5603 55.6534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1870 0.000256 512 500 384 67200 2.80931 1.71037 9.41152 62.6409 76.6982 76.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1510 0.000256 2048 300 3712 68544 5.85523 7.06352 298.977 209.801 521.776 521.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1780 0.000128 512 400 704 134400 6.34694 3.41811 36.7377 104.893 151.55 151.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 3.2e-05 4096 100 2304 581504 155.574 120.543 3242.8 3601.51 7120.65 7120.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 6.4e-05 2048 80 1152 305536 28.3784 338.514 837.664 1204.6 1204.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 250 3.2e-05 1024 50 1216 179200 96.5191 26.8658 497.929 836.637 1458.14 1458.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1910 0.000512 512 260 448 35392 0.802944 0.93264 4.89475 50.0535 56.7578 56.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000128 4096 440 9152 106624 38.1775 28.3277 2415.89 837.85 3320.35 3320.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1790 0.001024 1024 450 448 16576 0.75408 3.89734 51.3089 56.002 56.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1750 0.000512 512 320 256 32256 1.27789 0.935936 3.22144 50.0744 55.6087 55.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1870 0.000256 512 500 384 66304 2.77392 1.69354 8.58547 64.1746 77.3518 77.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1510 0.000256 2048 300 3712 68096 5.80003 7.00227 260.357 208.581 481.813 481.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1780 0.000128 512 400 704 132608 6.25824 3.39741 31.7031 103.643 145.156 145.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 3.2e-05 4096 100 2304 580160 156.338 120.807 2909.86 3586.4 6773.61 6773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 6.4e-05 2048 80 1152 305480 28.4831 301.339 838.244 1168.11 1168.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 250 3.2e-05 1024 50 1216 170240 96.7725 26.6654 466.786 830.193 1420.61 1420.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1910 0.000512 512 260 448 35280 0.8048 0.943712 4.07059 51.2482 57.1384 57.2162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000128 4096 440 9152 106400 38.3969 28.3894 2144.79 837.429 3049.11 3049.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1790 0.001024 1024 450 448 16520 0.752064 3.732 51.3299 55.8597 55.9165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1750 0.000512 512 320 256 31360 1.27971 0.925696 2.78173 49.8357 54.9234 55.0231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1870 0.000256 512 500 384 64960 2.7695 1.67936 7.41082 58.2768 70.2639 70.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1510 0.000256 2048 300 3712 68320 5.8568 7.05565 232.668 209.803 455.456 455.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1780 0.000128 512 400 704 129920 6.26682 3.39181 27.9912 102.567 140.374 140.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 3.2e-05 4096 100 2304 582144 155.557 120.476 6795.15 3600.84 10672.2 10672.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 6.4e-05 2048 80 1152 305856 28.3647 714.373 838.299 1581.08 1581.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 250 3.2e-05 1024 50 1216 184320 96.1066 26.8801 343.193 837.984 1304.35 1304.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1910 0.000512 512 260 448 35840 0.803392 0.940256 9.91853 51.2607 62.9953 63.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000128 4096 440 9152 107264 38.2037 28.3505 4953.5 838.21 5858.37 5858.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1790 0.001024 1024 450 448 16704 0.748576 7.96662 51.2681 60.0252 60.0822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1750 0.000512 512 320 256 33280 1.27808 0.935936 6.10576 51.2789 59.7008 59.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1870 0.000256 512 500 384 67072 2.78528 1.70518 17.1298 52.3901 74.1376 74.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1510 0.000256 2048 300 3712 68864 5.82205 7.07584 539.511 209.377 761.857 761.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1780 0.000128 512 400 704 135168 6.27162 3.41014 66.9248 104.583 181.346 181.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 3.2e-05 4096 100 2304 581632 155.87 120.525 4588.99 3585.52 8451.14 8451.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 6.4e-05 2048 80 1152 305792 28.3791 479.119 839.666 1347.21 1347.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 250 3.2e-05 1024 50 1216 180224 96.1465 26.8206 225.301 835.819 1184.27 1184.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1910 0.000512 512 260 448 35840 0.805184 0.940416 6.64342 51.321 59.7834 59.8609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000128 4096 440 9152 106496 38.1481 28.3229 3242.5 836.356 4145.43 4145.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1790 0.001024 1024 450 448 16640 0.755712 5.44973 51.2844 57.5339 57.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1750 0.000512 512 320 256 33280 1.27712 0.940032 4.13837 51.3396 57.7976 57.8908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1870 0.000256 512 500 384 66560 2.79946 1.70032 11.3055 52.466 68.3982 68.5056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1510 0.000256 2048 300 3712 68608 5.82035 7.02054 355.795 209.351 578.058 578.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1780 0.000128 512 400 704 135168 6.27398 3.40992 44.6785 104.694 159.209 159.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 3.2e-05 4096 100 2304 581376 155.743 120.518 3808.6 3602.87 7687.95 7688.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 6.4e-05 2048 80 1152 305664 28.3755 396.216 838.447 1263.08 1263.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 250 3.2e-05 1024 50 1216 178176 95.9494 26.7282 184.403 833.206 1140.47 1140.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1910 0.000512 512 260 448 35712 0.803424 0.94208 5.52906 51.2779 58.6236 58.7011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000128 4096 440 9152 106752 38.1998 28.33 2685.53 837.9 3590.07 3590.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1790 0.001024 1024 450 448 16512 0.749664 4.35622 51.1951 56.3443 56.4028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1750 0.000512 512 320 256 32256 1.2736 0.928672 3.43478 49.9868 55.7227 55.8162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1870 0.000256 512 500 384 66048 2.76608 1.6855 9.74778 61.7971 76.1244 76.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1510 0.000256 2048 300 3712 68352 5.79882 7.03677 293.084 208.8 514.793 514.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1780 0.000128 512 400 704 132096 6.24499 3.39968 36.2642 103.347 149.411 149.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 3.2e-05 4096 100 2304 581632 155.641 120.566 3513.14 3605.77 7395.35 7395.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 6.4e-05 2048 80 1152 305664 28.411 365.253 838.863 1232.57 1232.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 250 3.2e-05 1024 50 1216 180224 96.3932 26.8321 228.95 836.165 1188.53 1188.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1910 0.000512 512 260 448 35328 0.79872 0.93184 5.2473 50.0143 57.0654 57.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000128 4096 440 9152 106496 38.1951 28.3197 2418.95 837.105 3322.68 3322.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1790 0.001024 1024 450 448 16384 0.749728 4.1177 50.0594 54.9699 55.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1750 0.000512 512 320 256 31744 1.26691 0.913664 3.21658 49.6907 55.1894 55.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1870 0.000256 512 500 384 65536 2.8353 1.70502 8.70429 64.4873 77.8583 77.9699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1510 0.000256 2048 300 3712 68608 5.83574 7.02941 266.875 209.722 489.538 489.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1780 0.000128 512 400 704 135168 6.28336 3.40998 33.8377 104.798 148.483 148.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 3.2e-05 4096 100 2304 581120 155.956 120.697 3239 3605.26 7121.15 7121.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 6.4e-05 2048 80 1152 305600 28.3957 335.263 837.981 1201.69 1201.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 250 3.2e-05 1024 50 1216 184320 96.4997 26.8941 480.097 837.965 1441.66 1441.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1910 0.000512 512 260 448 35200 0.800768 0.930368 4.78227 50.0331 56.6225 56.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000128 4096 440 9152 104960 38.1644 28.2891 2189.55 832.476 3088.6 3088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1790 0.001024 1024 450 448 16320 0.74288 3.9585 50.0361 54.7809 54.8398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1750 0.000512 512 320 256 32000 1.28598 0.929792 3.02352 50.05 55.392 55.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1870 0.000256 512 500 384 64000 2.8183 1.68771 8.02762 63.2462 75.9071 76.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1510 0.000256 2048 300 3712 67840 5.7961 7.01142 242.979 208.625 464.486 464.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1780 0.000128 512 400 704 133120 6.19984 3.39354 31.1495 103.343 144.244 144.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 3.2e-05 4096 100 2304 580608 155.551 120.43 3079.23 3582.36 6937.78 6937.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 6.4e-05 2048 80 1152 305280 28.4251 319.347 837.904 1185.72 1185.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 250 3.2e-05 1024 50 1216 172032 96.3253 26.4409 450.444 825.094 1398.49 1398.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1910 0.000512 512 260 448 35328 0.801408 0.930592 4.62061 50.098 56.5231 56.5967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000128 4096 440 9152 105984 38.1983 28.3081 2054 835.038 2955.65 2955.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1790 0.001024 1024 450 448 16128 0.747456 3.85485 49.885 54.532 54.5872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1750 0.000512 512 320 256 32256 1.28272 0.936448 3.05786 50.1151 55.4944 55.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1870 0.000256 512 500 384 64512 2.80742 1.6896 7.91904 60.4194 72.965 73.0748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1510 0.000256 2048 300 3712 68352 5.82093 7.01747 228.946 209.327 451.183 451.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1780 0.000128 512 400 704 129024 6.37392 3.39763 28.4812 103.484 141.894 142.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 3.2e-05 4096 100 2304 582208 156.446 120.611 11400.5 3596.2 15274 15274.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 6.4e-05 2048 80 1152 305952 28.4128 1089.41 838.644 1956.51 1956.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 250 3.2e-05 1024 50 1280 153600 100.28 26.9455 508.745 838.259 1474.42 1474.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1910 0.000512 512 260 512 35776 0.807232 0.934912 14.1974 51.3328 67.3467 67.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1130 0.000128 4096 440 9216 107136 38.2484 28.3787 4448.11 838.636 5353.49 5353.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1790 0.001024 1024 450 512 16384 0.76592 12.1897 51.3105 64.3093 64.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1750 0.000512 512 320 256 31872 1.29027 0.939744 8.55014 51.3464 62.2267 62.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1870 0.000256 512 500 384 64256 2.8649 1.70736 22.0001 52.5481 79.249 79.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1510 0.000256 2048 300 3712 68992 5.83101 7.05549 476.28 209.746 698.987 699.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1780 0.000128 512 400 768 131328 6.4489 3.41341 60.2899 104.94 175.25 175.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1160 3.2e-05 4096 100 2304 582144 155.481 120.459 6764.97 3583.09 10624.2 10624.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 6.4e-05 2048 80 1152 305920 28.414 689.136 838.371 1555.96 1556.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 250 3.2e-05 1024 50 1280 153600 99.7681 26.8835 479.642 838.01 1444.5 1444.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1910 0.000512 512 260 512 35712 0.80544 0.936704 10.793 51.2797 63.8892 63.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1130 0.000128 4096 440 9216 107008 38.1787 28.3337 4973.95 838.15 5878.72 5878.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1790 0.001024 1024 450 512 16352 0.763904 8.88371 51.2757 60.965 61.0243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1750 0.000512 512 320 256 31744 1.28829 0.939424 8.03315 51.2586 61.6275 61.7206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1870 0.000256 512 500 384 64256 2.86592 1.70662 15.5887 52.5355 72.8276 72.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1510 0.000256 2048 300 3712 68992 5.83254 7.04115 537.162 209.645 759.772 759.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1780 0.000128 512 400 768 131072 6.43638 3.41219 66.6326 104.901 181.541 181.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1160 3.2e-05 4096 100 2304 582144 155.557 120.494 4518.07 3601.26 8395.59 8395.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 6.4e-05 2048 80 1152 305856 28.4036 444.02 838.069 1310.54 1310.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 250 3.2e-05 1024 50 1280 153600 99.9727 26.8758 484.784 837.849 1449.67 1449.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1910 0.000512 512 260 512 35584 0.804864 0.933888 7.00701 51.255 60.075 60.1506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1130 0.000128 4096 440 9216 107008 38.2143 28.3394 3201.47 838.124 4106.26 4106.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1790 0.001024 1024 450 512 16320 0.762304 5.44768 51.2717 57.526 57.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1750 0.000512 512 320 256 31744 1.29014 0.940032 7.34608 51.2747 60.9543 61.0484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1870 0.000256 512 500 384 64000 2.86403 1.70189 11.4441 58.16 74.2982 74.4129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1510 0.000256 2048 300 3712 68864 5.81827 7.10269 345.408 209.348 567.749 567.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1780 0.000128 512 400 768 130048 6.46045 3.4081 44.7228 104.563 159.311 159.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1160 3.2e-05 4096 100 2304 581760 155.563 120.54 3808.44 3582.89 7667.67 7667.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 6.4e-05 2048 80 1152 305856 28.3752 361.955 838.22 1228.6 1228.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 250 3.2e-05 1024 50 1280 150528 100.119 26.8633 478.444 836.518 1442.15 1442.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1910 0.000512 512 260 512 35520 0.804864 0.938016 5.5903 51.1918 58.5976 58.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1130 0.000128 4096 440 9216 106752 38.1569 28.3361 2613.71 836.902 3517.22 3517.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1790 0.001024 1024 450 512 16224 0.754528 4.4785 51.1777 56.455 56.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1750 0.000512 512 320 256 31488 1.29155 0.936544 7.30058 51.211 60.8413 60.9423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1870 0.000256 512 500 384 63744 2.85446 1.69578 9.71162 58.7257 73.119 73.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1510 0.000256 2048 300 3712 68736 5.82656 7.0457 281.803 209.438 504.189 504.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1780 0.000128 512 400 768 129024 6.4479 3.40627 36.3863 104.239 150.637 150.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1160 3.2e-05 4096 100 2304 581632 155.752 120.549 3454.58 3582.5 7313.61 7313.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 6.4e-05 2048 80 1152 305792 28.3905 323.675 838.026 1190.14 1190.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 250 3.2e-05 1024 50 1280 151552 99.9228 26.8247 486.237 835.102 1448.29 1448.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1910 0.000512 512 260 512 35584 0.806912 0.934272 5.32723 51.3025 58.4457 58.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1130 0.000128 4096 440 9216 106496 38.1431 28.3263 2329.31 835.744 3231.64 3231.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1790 0.001024 1024 450 512 16256 0.75008 4.2337 51.2676 56.2962 56.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1750 0.000512 512 320 256 31744 1.29504 0.93904 7.0521 51.3129 60.7002 60.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1870 0.000256 512 500 384 63488 2.88042 1.70544 8.56669 52.4194 65.7029 65.8147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1510 0.000256 2048 300 3712 68608 5.82259 7.04166 250.532 209.172 472.644 472.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1780 0.000128 512 400 768 129024 6.53302 3.40992 32.2894 104.609 146.998 147.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1160 3.2e-05 4096 100 2304 581760 155.348 120.485 3221.65 3604.15 7101.85 7102.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 6.4e-05 2048 80 1152 305760 28.3955 297.069 838.791 1164.3 1164.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 250 3.2e-05 1024 50 1280 153600 99.835 26.8856 489.268 838.733 1454.92 1455.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1910 0.000512 512 260 512 35200 0.802656 0.930304 4.6335 51.2185 57.6582 57.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1130 0.000128 4096 440 9216 106240 38.083 28.3314 2131.65 853.085 3051.26 3051.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1790 0.001024 1024 450 512 16160 0.748992 3.67062 51.2106 55.674 55.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1750 0.000512 512 320 256 30720 1.28058 0.92864 7.94125 49.9677 60.2207 60.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1870 0.000256 512 500 384 62720 2.83744 1.68131 8.17949 54.8738 67.7013 67.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1510 0.000256 2048 300 3712 68480 5.81146 7.02147 230.065 209.297 452.267 452.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1780 0.000128 512 400 768 128000 6.39171 3.3944 29.7905 103.356 143.087 143.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1160 3.2e-05 4096 100 2304 581376 155.648 120.522 3013.1 3601.05 6890.54 6890.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 6.4e-05 2048 80 1152 305664 28.5094 272.967 838.026 1139.55 1139.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 250 3.2e-05 1024 50 1280 147456 99.8632 26.7305 469.375 832.598 1428.77 1428.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1910 0.000512 512 260 512 35328 0.80432 0.935872 4.38989 51.2883 57.4897 57.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1130 0.000128 4096 440 9216 106752 38.2157 28.3256 1980.29 837.641 2884.59 2884.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1790 0.001024 1024 450 512 16128 0.755552 3.37715 51.1891 55.3639 55.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1750 0.000512 512 320 256 30720 1.2871 0.928064 7.92317 49.9709 60.208 60.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1870 0.000256 512 500 384 62976 2.83427 1.68496 7.83165 59.3804 71.8564 71.9668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1510 0.000256 2048 300 3712 68352 5.80202 7.00454 212.214 208.69 433.786 433.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1780 0.000128 512 400 768 125952 6.47802 3.39616 27.1112 103.29 140.435 140.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1160 3.2e-05 4096 100 2304 581504 156.064 120.546 11130.6 3601.84 15009.2 15009.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 6.4e-05 2048 80 1152 305536 28.3673 257.885 837.668 1123.97 1124.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 250 3.2e-05 1024 50 1280 150528 100.25 26.8726 480.426 836.874 1444.61 1444.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1910 0.000512 512 260 512 34944 0.800416 0.928 4.44042 50.062 56.3039 56.3803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1130 0.000128 4096 440 9216 106624 38.1787 28.3525 1855.68 837.727 2760.05 2760.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1790 0.001024 1024 450 512 16128 0.759904 3.68582 51.2311 55.721 55.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1750 0.000512 512 320 256 31360 1.28816 0.93184 8.17651 50.0827 60.5861 60.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1870 0.000256 512 500 384 62720 2.85501 1.6913 8.09706 58.6552 71.4293 71.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1510 0.000256 2048 300 3712 68096 5.80346 6.9999 197.711 208.607 419.194 419.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1780 0.000128 512 400 768 129024 6.39619 3.39955 26.4781 103.657 140.087 140.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1160 3.2e-05 4096 100 2304 581632 156.292 120.574 11094.4 3602.5 14974 14974.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 6.4e-05 2048 80 1152 305664 28.4769 246.346 838.007 1112.88 1112.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 250 3.2e-05 1024 50 1280 147456 100.56 26.8242 473.541 835.333 1436.46 1436.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1910 0.000512 512 260 512 34816 0.8032 0.925856 3.66714 49.9948 55.4694 55.5459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1130 0.000128 4096 440 9216 106496 38.1931 28.3145 1763.29 836.459 2666.37 2666.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1790 0.001024 1024 450 512 16128 0.751616 13.6681 51.2699 65.7321 65.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1750 0.000512 512 320 256 30720 1.26749 0.917472 7.98605 49.6726 59.9472 60.0414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1870 0.000256 512 500 384 63488 2.88861 1.70928 7.44157 52.5111 64.678 64.7905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1510 0.000256 2048 300 3712 68608 5.82304 7.03478 190.459 209.529 412.924 413.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1780 0.000128 512 400 768 126976 6.5999 3.4137 24.4506 104.699 139.323 139.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 3.2e-05 4096 100 2280 582400 155.801 120.394 10722.5 3578.56 14577.5 14577.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 6.4e-05 2048 80 1140 305760 28.4884 1099.21 838.099 1965.85 1965.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 250 3.2e-05 1024 50 1200 179200 97.2398 27.0441 527.419 836.757 1488.66 1488.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1910 0.000512 512 260 420 35392 0.799456 0.929792 11.5578 50.0556 63.415 63.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1130 0.000128 4096 440 9180 106624 38.1723 28.3404 1707.36 837.626 2611.61 2611.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1790 0.001024 1024 450 420 16576 0.739776 11.0554 50.0248 61.8648 61.9233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1750 0.000512 512 320 240 33152 1.2719 0.9336 8.16826 50.0759 60.5516 60.6478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1870 0.000256 512 500 360 60928 2.8879 1.69395 20.7708 51.9817 77.4668 77.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1510 0.000256 2048 300 3660 68544 5.80189 6.99962 181.451 208.611 402.937 403.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1780 0.000128 512 400 720 132608 6.25843 3.39645 22.9564 103.655 136.424 136.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 3.2e-05 4096 100 2304 581504 156.242 120.569 10516.8 3585.15 14379 14379.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 6.4e-05 2048 80 1152 305536 28.3686 1033.98 837.684 1900.08 1900.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 250 3.2e-05 1024 50 1216 179200 97.3778 26.8655 506.992 836.917 1468.36 1468.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1910 0.000512 512 260 448 35392 0.799456 0.933888 3.4041 50.0594 55.2687 55.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1130 0.000128 4096 440 9152 106624 38.1845 28.3201 1674.64 837.643 2578.9 2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1790 0.001024 1024 450 448 16576 0.75552 11.3326 51.3051 63.4357 63.4936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1750 0.000512 512 320 256 32256 1.27613 0.933248 8.27021 50.0825 60.6625 60.7621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1870 0.000256 512 500 384 66304 2.77427 1.69046 22.4493 51.9766 79.0226 79.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1510 0.000256 2048 300 3712 68096 5.80205 7.00989 179.961 208.612 401.458 401.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1780 0.000128 512 400 704 132608 6.25229 3.39763 21.9545 103.655 135.417 135.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 3.2e-05 4096 100 2250 582400 156.473 120.394 10495.8 3590.09 14363 14363.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 6.4e-05 2048 80 1150 305480 28.381 1094.83 850.335 1973.59 1973.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 250 3.2e-05 1024 50 1200 179200 96.8084 26.9508 511.238 844.268 1479.46 1479.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1910 0.000512 512 260 450 35840 0.803904 0.937664 13.2178 51.2278 66.2599 66.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1130 0.000128 4096 440 9150 106400 38.4103 28.3797 1724.23 849.479 2640.61 2640.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1790 0.001024 1024 450 400 16800 0.753664 10.9054 51.2903 62.9909 63.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1750 0.000512 512 320 250 32480 1.26714 0.925376 8.26307 49.8108 60.3658 60.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1870 0.000256 512 500 350 62720 2.82685 1.67923 22.1005 51.4063 78.1477 78.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1510 0.000256 2048 300 3700 68320 5.86003 7.0487 186.295 209.639 408.915 408.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1780 0.000128 512 400 700 129920 6.27011 3.39088 22.746 102.488 135.055 135.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 3.2e-05 4096 100 2256 582400 156.655 120.386 10537.2 3592.3 14406.7 14406.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 6.4e-05 2048 80 1152 305480 28.4371 1071.31 838.143 1937.93 1937.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 250 3.2e-05 1024 50 1200 170240 97.5548 26.6692 492.128 830.076 1446.62 1446.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1910 0.000512 512 260 432 35840 0.804704 0.935392 12.8288 51.2418 65.8835 65.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1130 0.000128 4096 440 9168 106400 38.3983 28.3898 1709.05 837.185 2613.13 2613.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1790 0.001024 1024 450 432 16520 0.745536 11.4678 51.1932 63.4497 63.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1750 0.000512 512 320 240 32480 1.27315 0.925696 8.00189 49.828 60.1279 60.2296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1870 0.000256 512 500 384 62720 2.81706 1.6792 23.5371 51.4397 79.6017 79.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1510 0.000256 2048 300 3696 68880 5.8529 7.08976 184.963 209.774 407.753 407.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1780 0.000128 512 400 672 134400 6.09386 3.38758 22.1076 102.553 134.296 134.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 3.2e-05 4096 100 2272 583168 156.23 120.259 10336.5 3592.15 14205.3 14205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 6.4e-05 2048 80 1120 305920 28.373 1064.49 837.728 1930.63 1930.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 250 3.2e-05 1024 50 1216 184320 97.1323 26.8325 529.844 835.058 1489.05 1489.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1910 0.000512 512 260 448 36096 0.804704 0.937984 12.9709 51.298 66.0835 66.1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1130 0.000128 4096 440 9152 107008 38.1078 28.332 1988.88 835.523 2890.95 2891.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1790 0.001024 1024 450 416 16768 0.757696 11.1903 51.1693 63.1599 63.2165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1750 0.000512 512 320 224 34304 1.26611 0.941056 7.71984 51.3147 61.3434 61.4422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1870 0.000256 512 500 352 66560 2.79968 1.70362 21.6412 52.4097 78.6821 78.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1510 0.000256 2048 300 3680 68864 5.82547 7.02259 212.451 209.13 434.503 434.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1780 0.000128 512 400 672 137216 6.18096 3.40787 25.0525 104.583 139.378 139.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 3.2e-05 4096 100 2272 581760 155.534 120.461 14553.5 3597.21 18426.9 18427.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 6.4e-05 2048 80 1120 305280 28.4108 1485.47 837.221 2351.14 2351.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 250 3.2e-05 1024 50 1216 168960 96.1174 26.4392 655.449 824.685 1602.88 1603.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1910 0.000512 512 260 448 35520 0.802144 0.928608 5.58592 51.1963 58.5836 58.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1130 0.000128 4096 440 9152 105600 38.2287 28.3279 2933.83 836.863 3837.36 3837.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1790 0.001024 1024 450 416 16320 0.74384 16.8248 49.9929 67.6068 67.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1750 0.000512 512 320 224 32640 1.27565 0.935424 10.352 51.2134 63.8772 63.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1870 0.000256 512 500 352 65280 2.79568 1.69315 10.9956 51.968 67.5843 67.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1510 0.000256 2048 300 3680 67200 5.75802 6.95091 311.442 207.373 531.593 531.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1780 0.000128 512 400 672 130560 6.31763 3.39885 36.0436 103.468 149.384 149.515
