$date
	Sun Jan 12 10:45:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! valid $end
$var wire 8 " data_out [7:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ ce $end
$var reg 1 % clk $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' rd_en $end
$var reg 1 ( rst_n $end
$var reg 1 ) wr_en $end
$var integer 32 * i [31:0] $end
$scope module dut $end
$var wire 4 + addr [3:0] $end
$var wire 1 $ ce $end
$var wire 1 % clk $end
$var wire 8 , data_in [7:0] $end
$var wire 1 ' rd_en $end
$var wire 1 ( rst_n $end
$var wire 1 ) wr_en $end
$var reg 8 - data_out [7:0] $end
$var reg 8 . read_data [7:0] $end
$var reg 1 ! valid $end
$upscope $end
$scope task verify $end
$var reg 8 / exp_data_out [7:0] $end
$var reg 1 0 exp_valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x0
bx /
bx .
b0 -
b11111111 ,
b0 +
bx *
0)
0(
0'
b11111111 &
0%
0$
b0 #
b0 "
0!
$end
#5000
b10101010 &
b10101010 ,
b101 #
b101 +
1'
1(
00
b0 /
1%
#10000
0%
#15000
bx "
bx -
1!
1$
1%
#20000
0%
#25000
b0 "
b0 -
0!
b100100 &
b100100 ,
b0 #
b0 +
1)
0'
b0 *
1%
#30000
0%
#35000
b100100 "
b100100 -
1!
b100100 .
0)
1'
1%
#40000
0%
#45000
b0 "
b0 -
0!
b10000001 &
b10000001 ,
b1 #
b1 +
1)
0'
b1 *
10
b100100 /
1%
#50000
0%
#55000
b10000001 "
b10000001 -
1!
b10000001 .
0)
1'
00
b0 /
1%
#60000
0%
#65000
b0 "
b0 -
0!
b1001 &
b1001 ,
b10 #
b10 +
1)
0'
b10 *
10
b10000001 /
1%
#70000
0%
#75000
b1001 "
b1001 -
1!
b1001 .
0)
1'
00
b0 /
1%
#80000
0%
#85000
b0 "
b0 -
0!
b1100011 &
b1100011 ,
b11 #
b11 +
1)
0'
b11 *
10
b1001 /
1%
#90000
0%
#95000
b1100011 "
b1100011 -
1!
b1100011 .
0)
1'
00
b0 /
1%
#100000
0%
#105000
b0 "
b0 -
0!
b1101 &
b1101 ,
b100 #
b100 +
1)
0'
b100 *
10
b1100011 /
1%
#110000
0%
#115000
b1101 "
b1101 -
1!
b1101 .
0)
1'
00
b0 /
1%
#120000
0%
#125000
b0 "
b0 -
0!
b10001101 &
b10001101 ,
b101 #
b101 +
1)
0'
b101 *
10
b1101 /
1%
#130000
0%
#135000
b10001101 "
b10001101 -
1!
b10001101 .
0)
1'
00
b0 /
1%
#140000
0%
#145000
b0 "
b0 -
0!
b1100101 &
b1100101 ,
b110 #
b110 +
1)
0'
b110 *
10
b10001101 /
1%
#150000
0%
#155000
b1100101 "
b1100101 -
1!
b1100101 .
0)
1'
00
b0 /
1%
#160000
0%
#165000
b0 "
b0 -
0!
b10010 &
b10010 ,
b111 #
b111 +
1)
0'
b111 *
10
b1100101 /
1%
#170000
0%
#175000
b10010 "
b10010 -
1!
b10010 .
0)
1'
00
b0 /
1%
#180000
0%
#185000
b0 "
b0 -
0!
b1 &
b1 ,
b1000 #
b1000 +
1)
0'
b1000 *
10
b10010 /
1%
#190000
0%
#195000
b1 "
b1 -
1!
b1 .
0)
1'
00
b0 /
1%
#200000
0%
#205000
b0 "
b0 -
0!
b1101 &
b1101 ,
b1001 #
b1001 +
1)
0'
b1001 *
10
b1 /
1%
#210000
0%
#215000
b1101 "
b1101 -
1!
b1101 .
0)
1'
00
b0 /
1%
#220000
0%
#225000
b0 "
b0 -
0!
b1110110 &
b1110110 ,
b1010 #
b1010 +
1)
0'
b1010 *
10
b1101 /
1%
#230000
0%
#235000
b1110110 "
b1110110 -
1!
b1110110 .
0)
1'
00
b0 /
1%
#240000
0%
#245000
b0 "
b0 -
0!
b111101 &
b111101 ,
b1011 #
b1011 +
1)
0'
b1011 *
10
b1110110 /
1%
#250000
0%
#255000
b111101 "
b111101 -
1!
b111101 .
0)
1'
00
b0 /
1%
#260000
0%
#265000
b0 "
b0 -
0!
b11101101 &
b11101101 ,
b1100 #
b1100 +
1)
0'
b1100 *
10
b111101 /
1%
#270000
0%
#275000
b11101101 "
b11101101 -
1!
b11101101 .
0)
1'
00
b0 /
1%
#280000
0%
#285000
b0 "
b0 -
0!
b10001100 &
b10001100 ,
b1101 #
b1101 +
1)
0'
b1101 *
10
b11101101 /
1%
#290000
0%
#295000
b10001100 "
b10001100 -
1!
b10001100 .
0)
1'
00
b0 /
1%
#300000
0%
#305000
b0 "
b0 -
0!
b11111001 &
b11111001 ,
b1110 #
b1110 +
1)
0'
b1110 *
10
b10001100 /
1%
#310000
0%
#315000
b11111001 "
b11111001 -
1!
b11111001 .
0)
1'
00
b0 /
1%
#320000
0%
#325000
b0 "
b0 -
0!
b11000110 &
b11000110 ,
b1111 #
b1111 +
1)
0'
b1111 *
10
b11111001 /
1%
#330000
0%
#335000
b11000110 "
b11000110 -
1!
b11000110 .
0)
1'
00
b0 /
1%
#340000
0%
#345000
b10000 *
10
b11000110 /
1%
#350000
0%
#355000
1%
#360000
0%
#365000
1%
#370000
0%
#375000
1%
#380000
0%
#385000
1%
#390000
0%
#395000
1%
#400000
0%
#405000
1%
#410000
0%
#415000
1%
#420000
0%
#425000
1%
#430000
0%
#435000
1%
#440000
0%
#445000
1%
