21:23:57 INFO  : Registering command handlers for SDK TCF services
21:23:58 INFO  : Launching XSCT server: xsct.bat -interactive G:\Git\fpgaLearning\YeHuo\vivado2018\testPS\testPS\testPS.sdk\temp_xsdb_launch_script.tcl
21:24:02 INFO  : XSCT server has started successfully.
21:24:02 INFO  : Successfully done setting XSCT server connection channel  
21:24:02 INFO  : Successfully done setting SDK workspace  
21:24:02 INFO  : Processing command line option -hwspec G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper.hdf.
21:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:17 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
21:29:17 INFO  : 'jtag frequency' command is executed.
21:29:17 INFO  : Sourcing of 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:18 INFO  : Context for 'APU' is selected.
21:29:18 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf'.
21:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:18 INFO  : Context for 'APU' is selected.
21:29:18 INFO  : 'stop' command is executed.
21:29:19 INFO  : 'ps7_init' command is executed.
21:29:19 INFO  : 'ps7_post_config' command is executed.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:21 INFO  : The application 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:22 INFO  : 'con' command is executed.
21:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

21:29:22 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\YeHuo\vivado2018\testPS\testPS\testPS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testps.elf_on_local.tcl'
21:29:59 INFO  : Disconnected from the channel tcfchan#1.
21:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:01 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
21:30:01 INFO  : 'jtag frequency' command is executed.
21:30:01 INFO  : Sourcing of 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:01 INFO  : Context for 'APU' is selected.
21:30:02 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf'.
21:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:02 INFO  : Context for 'APU' is selected.
21:30:02 INFO  : 'stop' command is executed.
21:30:02 INFO  : 'ps7_init' command is executed.
21:30:02 INFO  : 'ps7_post_config' command is executed.
21:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:03 INFO  : The application 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:03 INFO  : 'con' command is executed.
21:30:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

21:30:03 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\YeHuo\vivado2018\testPS\testPS\testPS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testps.elf_on_local.tcl'
21:30:24 INFO  : Disconnected from the channel tcfchan#2.
21:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:25 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
21:30:25 INFO  : 'jtag frequency' command is executed.
21:30:25 INFO  : Sourcing of 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:25 INFO  : Context for 'APU' is selected.
21:30:26 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf'.
21:30:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:26 INFO  : Context for 'APU' is selected.
21:30:26 INFO  : 'stop' command is executed.
21:30:27 INFO  : 'ps7_init' command is executed.
21:30:27 INFO  : 'ps7_post_config' command is executed.
21:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:27 INFO  : The application 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:27 INFO  : 'con' command is executed.
21:30:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

21:30:27 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\YeHuo\vivado2018\testPS\testPS\testPS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testps.elf_on_local.tcl'
21:31:51 INFO  : Disconnected from the channel tcfchan#3.
21:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:52 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
21:31:52 INFO  : 'jtag frequency' command is executed.
21:31:52 INFO  : Sourcing of 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:52 INFO  : Context for 'APU' is selected.
21:31:54 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf'.
21:31:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:54 INFO  : Context for 'APU' is selected.
21:31:54 INFO  : 'stop' command is executed.
21:31:54 INFO  : 'ps7_init' command is executed.
21:31:54 INFO  : 'ps7_post_config' command is executed.
21:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:31:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:54 INFO  : The application 'G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/YeHuo/vivado2018/testPS/testPS/testPS.sdk/testPS/Debug/testPS.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:55 INFO  : 'con' command is executed.
21:31:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

21:31:55 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\YeHuo\vivado2018\testPS\testPS\testPS.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_testps.elf_on_local.tcl'
21:32:05 INFO  : Disconnected from the channel tcfchan#4.
