#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Dec  7 00:52:59 2016
# Process ID: 27623
# Current directory: /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl
# Command line: vivado -log unity_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source unity_wrapper.tcl -notrace
# Log file: /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper.vdi
# Journal file: /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/vivado.jou
#-----------------------------------------------------------
source unity_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_DIFF_PULSER_0_0/unity_DIFF_PULSER_0_0.dcp' for cell 'unity_i/DIFF_PULSER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_3_0/unity_Debouncer_3_0.dcp' for cell 'unity_i/Debouncer_3'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_4_0/unity_Debouncer_4_0.dcp' for cell 'unity_i/Debouncer_4'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_5_0/unity_Debouncer_5_0.dcp' for cell 'unity_i/Debouncer_5'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Debouncer_5_1/unity_Debouncer_5_1.dcp' for cell 'unity_i/Debouncer_6'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PULSER_0_1/unity_PULSER_0_1.dcp' for cell 'unity_i/PULSER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_RUNNING_AVG_0_0/unity_RUNNING_AVG_0_0.dcp' for cell 'unity_i/RUNNING_AVG_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Rotary_Encoder_0_0/unity_Rotary_Encoder_0_0.dcp' for cell 'unity_i/Rotary_Encoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Rotary_counter_0_0/unity_Rotary_counter_0_0.dcp' for cell 'unity_i/Rotary_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_Toggler_0_0/unity_Toggler_0_0.dcp' for cell 'unity_i/Toggler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_inverter_1_0/unity_inverter_1_0.dcp' for cell 'unity_i/inverter_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_inverter_0_1/unity_inverter_0_1.dcp' for cell 'unity_i/inverter_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.dcp' for cell 'unity_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_unity_ctrl_0_0/unity_unity_ctrl_0_0.dcp' for cell 'unity_i/unity_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_splitter_0_0/unity_vector_splitter_0_0.dcp' for cell 'unity_i/vector_splitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_0_0/unity_xlconcat_0_0.dcp' for cell 'unity_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_0_1/unity_xlconstant_0_1.dcp' for cell 'unity_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_0_2/unity_xlconstant_0_2.dcp' for cell 'unity_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_DIR_CTRL_0_0/unity_BLDC_DIR_CTRL_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_DIR_CTRL_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_SPEED_OBSERVER_0_1/unity_BLDC_SPEED_OBSERVER_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_STARTUP_0_0/unity_BLDC_STARTUP_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_BLDC_STATE_CONTROLLER_0_0/unity_BLDC_STATE_CONTROLLER_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_DIR_SENSE_0_0/unity_DIR_SENSE_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/DIR_SENSE_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_OL_BLDC_Stepper_0_0/unity_OL_BLDC_Stepper_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PWM_generator_0_0/unity_PWM_generator_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_VECTOR_INV_0_0/unity_VECTOR_INV_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/VECTOR_INV_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_period_smoother_0_0/unity_period_smoother_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/period_smoother_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_mux_0_1/unity_vector_mux_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/vector_mux_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_vector_mux_1_0/unity_vector_mux_1_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/vector_mux_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconcat_0_1/unity_xlconcat_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/xlconcat_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_0_0/unity_xlconstant_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_0_0/unity_xlslice_0_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_0_1/unity_xlslice_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlslice_1_0/unity_xlslice_1_0.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_PWM_generator_0_1/unity_PWM_generator_0_1.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM'
INFO: [Project 1-454] Reading design checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_xlconstant_1_2/unity_xlconstant_1_2.dcp' for cell 'unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/xlconstant_3'
INFO: [Netlist 29-17] Analyzing 1810 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.xdc] for cell 'unity_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.xdc] for cell 'unity_i/processing_system7_0/inst'
Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset_in'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset_in'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[0]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[1]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[2]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[3]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[4]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[5]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[6]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[7]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[6]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[5]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[4]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[3]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[2]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[1]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[7]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'counter_out[0]'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_A_DB'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_B_DB'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_B_DB'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW_A_DB'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ccw_out'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cw_out'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ccw_out'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cw_out'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cw_out_1'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ccw_out_1'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ccw_out_1'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cw_out_1'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_BTN_IN'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_INHIBIT'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_OUT'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_BTN_IN'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_INHIBIT'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MOTOR_OUT'. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
Finished Parsing XDC File [/home/stefan/PWM_2/workspace/PWM/PWM.srcs/constrs_1/new/unity_constr.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/stefan/PWM_2/workspace/PWM/PWM.srcs/sources_1/bd/unity/ip/unity_processing_system7_0_0/unity_processing_system7_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 12 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1309.570 ; gain = 319.477 ; free physical = 589 ; free virtual = 16806
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1389.602 ; gain = 80.031 ; free physical = 573 ; free virtual = 16791
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15ce000b1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 432b40c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 219 ; free virtual = 16438

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-10] Eliminated 78 cells.
Phase 2 Constant propagation | Checksum: 14b50f176

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 217 ; free virtual = 16436

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4938 unconnected nets.
INFO: [Opt 31-11] Eliminated 151 unconnected cells.
Phase 3 Sweep | Checksum: 12b134892

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 217 ; free virtual = 16436

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG unity_i/unity_ctrl_0/U0/UNITY/unity_clk_BUFG_inst to drive 450 load(s) on clock net unity_i/unity_ctrl_0/U0/unity_clk
INFO: [Opt 31-194] Inserted BUFG unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG_inst to drive 63 load(s) on clock net unity_i/unity_ctrl_0/U0/UNITY/clk_uart_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 159eebdc1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 216 ; free virtual = 16436

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 216 ; free virtual = 16436
Ending Logic Optimization Task | Checksum: 159eebdc1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1826.094 ; gain = 0.000 ; free physical = 217 ; free virtual = 16436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: bf61e14a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 132 ; free virtual = 16219
Ending Power Optimization Task | Checksum: bf61e14a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.602 ; gain = 407.508 ; free physical = 132 ; free virtual = 16219
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 36 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2233.602 ; gain = 924.031 ; free physical = 132 ; free virtual = 16219
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 129 ; free virtual = 16219
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 167 ; free virtual = 16200
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 179 ; free virtual = 16211

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1690a9415

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 175 ; free virtual = 16208

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 210deae26

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 145 ; free virtual = 16190

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 210deae26

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 144 ; free virtual = 16190
Phase 1 Placer Initialization | Checksum: 210deae26

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 144 ; free virtual = 16190

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 111b2684c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 173 ; free virtual = 16195

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111b2684c

Time (s): cpu = 00:01:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 173 ; free virtual = 16196

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17db3c16c

Time (s): cpu = 00:01:57 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 194 ; free virtual = 16222

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1931af9d2

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 197 ; free virtual = 16225

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1931af9d2

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 197 ; free virtual = 16225

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10540e7f5

Time (s): cpu = 00:02:01 ; elapsed = 00:00:54 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 197 ; free virtual = 16225

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 151b15e93

Time (s): cpu = 00:02:06 ; elapsed = 00:00:59 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 195 ; free virtual = 16224

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1afe33dfd

Time (s): cpu = 00:02:11 ; elapsed = 00:01:04 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 193 ; free virtual = 16223

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 25a9c1917

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 193 ; free virtual = 16223

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 25a9c1917

Time (s): cpu = 00:02:13 ; elapsed = 00:01:05 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 193 ; free virtual = 16223

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17cafc359

Time (s): cpu = 00:02:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 183 ; free virtual = 16211
Phase 3 Detail Placement | Checksum: 17cafc359

Time (s): cpu = 00:02:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 182 ; free virtual = 16211

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.857. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14b5dbf04

Time (s): cpu = 00:06:25 ; elapsed = 00:05:08 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 212 ; free virtual = 16206
Phase 4.1 Post Commit Optimization | Checksum: 14b5dbf04

Time (s): cpu = 00:06:25 ; elapsed = 00:05:08 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 211 ; free virtual = 16206

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14b5dbf04

Time (s): cpu = 00:06:25 ; elapsed = 00:05:09 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 215 ; free virtual = 16205

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14b5dbf04

Time (s): cpu = 00:06:26 ; elapsed = 00:05:09 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 216 ; free virtual = 16205

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d7368c18

Time (s): cpu = 00:06:26 ; elapsed = 00:05:10 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 215 ; free virtual = 16205
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d7368c18

Time (s): cpu = 00:06:26 ; elapsed = 00:05:10 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 215 ; free virtual = 16205
Ending Placer Task | Checksum: 4c7e20b2

Time (s): cpu = 00:06:28 ; elapsed = 00:05:10 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 216 ; free virtual = 16205
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 36 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:34 ; elapsed = 00:05:13 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 215 ; free virtual = 16204
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 191 ; free virtual = 16203
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 203 ; free virtual = 16200
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 203 ; free virtual = 16199
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16199
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4480d464 ConstDB: 0 ShapeSum: 7fd4c4e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e1e36560

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 208 ; free virtual = 16207

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e1e36560

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 204 ; free virtual = 16205

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e1e36560

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 195 ; free virtual = 16182

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e1e36560

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 196 ; free virtual = 16183
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15c594536

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16204
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.782| TNS=-1817.434| WHS=-0.978 | THS=-67.715|

Phase 2 Router Initialization | Checksum: b0836d3b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 209 ; free virtual = 16211

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16e5ab144

Time (s): cpu = 00:01:26 ; elapsed = 00:00:37 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 137 ; free virtual = 16095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2766
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 12a781daa

Time (s): cpu = 00:05:49 ; elapsed = 00:01:31 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 183 ; free virtual = 16108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.964| TNS=-56756.098| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1755240fb

Time (s): cpu = 00:05:51 ; elapsed = 00:01:32 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 183 ; free virtual = 16108

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 171be43dd

Time (s): cpu = 00:05:52 ; elapsed = 00:01:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 179 ; free virtual = 16104
Phase 4.1.2 GlobIterForTiming | Checksum: 868ef218

Time (s): cpu = 00:05:53 ; elapsed = 00:01:34 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 187 ; free virtual = 16112
Phase 4.1 Global Iteration 0 | Checksum: 868ef218

Time (s): cpu = 00:05:53 ; elapsed = 00:01:34 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 187 ; free virtual = 16112

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 7cf96a8b

Time (s): cpu = 00:08:54 ; elapsed = 00:02:23 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 190 ; free virtual = 16111
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.702| TNS=-55191.094| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 200a895d6

Time (s): cpu = 00:08:55 ; elapsed = 00:02:23 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 189 ; free virtual = 16111

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 21a0e2deb

Time (s): cpu = 00:08:56 ; elapsed = 00:02:24 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 185 ; free virtual = 16106
Phase 4.2.2 GlobIterForTiming | Checksum: 1e587173d

Time (s): cpu = 00:09:05 ; elapsed = 00:02:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 173 ; free virtual = 16100
Phase 4.2 Global Iteration 1 | Checksum: 1e587173d

Time (s): cpu = 00:09:05 ; elapsed = 00:02:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 173 ; free virtual = 16100

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1af61e40f

Time (s): cpu = 00:12:55 ; elapsed = 00:03:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 180 ; free virtual = 16094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.564| TNS=-54783.078| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1013a7cda

Time (s): cpu = 00:12:56 ; elapsed = 00:03:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 184 ; free virtual = 16098

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 126579db3

Time (s): cpu = 00:12:57 ; elapsed = 00:03:34 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 190 ; free virtual = 16100
Phase 4.3.2 GlobIterForTiming | Checksum: 1aad8f872

Time (s): cpu = 00:13:14 ; elapsed = 00:03:46 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 155 ; free virtual = 16067
Phase 4.3 Global Iteration 2 | Checksum: 1aad8f872

Time (s): cpu = 00:13:14 ; elapsed = 00:03:46 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 155 ; free virtual = 16067

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1f82b7779

Time (s): cpu = 00:16:10 ; elapsed = 00:04:32 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 141 ; free virtual = 16046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.288| TNS=-54527.953| WHS=N/A    | THS=N/A    |


Phase 4.4.2 GlobIterForTiming

Phase 4.4.2.1 Update Timing
Phase 4.4.2.1 Update Timing | Checksum: 2203e659f

Time (s): cpu = 00:16:11 ; elapsed = 00:04:33 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 141 ; free virtual = 16046

Phase 4.4.2.2 Fast Budgeting
Phase 4.4.2.2 Fast Budgeting | Checksum: 28124cdb4

Time (s): cpu = 00:16:12 ; elapsed = 00:04:34 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 141 ; free virtual = 16046
Phase 4.4.2 GlobIterForTiming | Checksum: 1be247836

Time (s): cpu = 00:16:17 ; elapsed = 00:04:39 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 162 ; free virtual = 16056
Phase 4.4 Global Iteration 3 | Checksum: 1be247836

Time (s): cpu = 00:16:17 ; elapsed = 00:04:39 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 162 ; free virtual = 16056

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 84
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 180e3587f

Time (s): cpu = 00:18:33 ; elapsed = 00:05:16 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.281| TNS=-54468.371| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 180e3587f

Time (s): cpu = 00:18:33 ; elapsed = 00:05:16 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086
Phase 4 Rip-up And Reroute | Checksum: 180e3587f

Time (s): cpu = 00:18:34 ; elapsed = 00:05:17 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 256ed5f5f

Time (s): cpu = 00:18:39 ; elapsed = 00:05:18 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.281| TNS=-54129.199| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: eca0c344

Time (s): cpu = 00:18:40 ; elapsed = 00:05:18 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16087

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: eca0c344

Time (s): cpu = 00:18:40 ; elapsed = 00:05:18 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086
Phase 5 Delay and Skew Optimization | Checksum: eca0c344

Time (s): cpu = 00:18:40 ; elapsed = 00:05:18 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 122bdaf02

Time (s): cpu = 00:18:43 ; elapsed = 00:05:19 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.182| TNS=-54122.555| WHS=-0.245 | THS=-0.245 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2107803fc

Time (s): cpu = 00:18:43 ; elapsed = 00:05:19 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086
Phase 6.1 Hold Fix Iter | Checksum: 2107803fc

Time (s): cpu = 00:18:43 ; elapsed = 00:05:19 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 202 ; free virtual = 16086

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.182| TNS=-54123.180| WHS=0.037  | THS=0.000  |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.182| TNS=-54123.180| WHS=0.037  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1b95ac573

Time (s): cpu = 00:18:48 ; elapsed = 00:05:21 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 201 ; free virtual = 16087
WARNING: [Route 35-468] The router encountered 120 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/DI[1]
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_183/I4
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_101/DI[0]
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_184/I3
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_118/I3
	unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_425/I5
	unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_353/I5
	unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_129/S[3]
	unity_i/RUNNING_AVG_0/U0/output_out[2]_INST_0_i_317/I2
	unity_i/RUNNING_AVG_0/U0/output_out[31]_INST_0_i_354/I5
	.. and 110 more pins.

Phase 6 Post Hold Fix | Checksum: 1b95ac573

Time (s): cpu = 00:18:48 ; elapsed = 00:05:21 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 201 ; free virtual = 16087

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.0801 %
  Global Horizontal Routing Utilization  = 16.2029 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 82.8829%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y36 -> INT_R_X17Y37
Phase 7 Route finalize | Checksum: 205d09aa1

Time (s): cpu = 00:18:49 ; elapsed = 00:05:21 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 201 ; free virtual = 16087

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 205d09aa1

Time (s): cpu = 00:18:49 ; elapsed = 00:05:21 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 201 ; free virtual = 16087

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 266ac377e

Time (s): cpu = 00:18:50 ; elapsed = 00:05:23 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 193 ; free virtual = 16087

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.182| TNS=-54123.180| WHS=0.037  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 266ac377e

Time (s): cpu = 00:18:51 ; elapsed = 00:05:23 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 193 ; free virtual = 16087
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:18:53 ; elapsed = 00:05:24 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 192 ; free virtual = 16086

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 38 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:18:59 ; elapsed = 00:05:27 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 192 ; free virtual = 16087
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2233.602 ; gain = 0.000 ; free physical = 156 ; free virtual = 16085
INFO: [Common 17-1381] The checkpoint '/home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/stefan/PWM_2/workspace/PWM/PWM.runs/unity_impl/unity_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 2265.180 ; gain = 0.000 ; free physical = 136 ; free virtual = 16030
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file unity_wrapper_power_routed.rpt -pb unity_wrapper_power_summary_routed.pb -rpx unity_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 38 Warnings, 37 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile unity_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./unity_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 38 Warnings, 37 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2516.031 ; gain = 210.824 ; free physical = 155 ; free virtual = 15709
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 01:05:24 2016...
