TRACE::2024-07-10.01:11:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:01::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-10.01:11:10::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-07-10.01:11:10::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-07-10.01:11:10::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-07-10.01:11:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:10::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:10::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:10::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:10::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:10::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:10::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:10::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2024-07-10.01:11:10::SCWPlatform::Generating the sources  .
TRACE::2024-07-10.01:11:10::SCWBDomain::Generating boot domain sources.
TRACE::2024-07-10.01:11:10::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:10::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:10::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:11:10::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:10::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-07-10.01:11:10::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:10::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:10::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-07-10.01:11:16::SCWPlatform::Generating sources Done.
TRACE::2024-07-10.01:11:16::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:16::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:16::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:16::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:16::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:16::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:16::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2024-07-10.01:11:16::SCWPlatform::Generating the sources  .
TRACE::2024-07-10.01:11:16::SCWBDomain::Generating boot domain sources.
TRACE::2024-07-10.01:11:16::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2024-07-10.01:11:16::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:16::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:16::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:16::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:16::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:16::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:11:16::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:16::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:16::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:17::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:17::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:17::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:17::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-07-10.01:11:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:17::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-07-10.01:11:19::SCWPlatform::Generating sources Done.
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:11:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-07-10.01:11:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:19::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-07-10.01:11:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:19::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-10.01:11:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::mss does not exists at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Creating sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Adding the swdes entry, created swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::updating the scw layer changes to swdes at   /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Writing mss at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:11:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-10.01:11:19::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:11:19::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:11:20::SCWMssOS::Writing the mss file completed /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-10.01:11:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-10.01:11:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-10.01:11:20::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-07-10.01:11:20::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-07-10.01:11:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:11:20::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2024-07-10.01:11:20::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-07-10.01:11:20::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-07-10.01:11:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:11:20::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2024-07-10.01:11:20::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:11:20::SCWSystem::Not a boot domain 
LOG::2024-07-10.01:11:20::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-07-10.01:11:20::SCWDomain::Generating domain artifcats
TRACE::2024-07-10.01:11:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:11:20::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:11:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-10.01:11:20::SCWDomain::Skipping the build for domain :  standalone_psu_cortexa53_0
TRACE::2024-07-10.01:11:20::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying to export directory.
TRACE::2024-07-10.01:11:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-10.01:11:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-10.01:11:20::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-10.01:11:20::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:11:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-10.01:11:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWPlatform::Started preparing the platform 
TRACE::2024-07-10.01:11:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWSystem::dir created 
TRACE::2024-07-10.01:11:20::SCWSystem::Writing the bif 
TRACE::2024-07-10.01:11:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-10.01:11:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-10.01:11:20::SCWPlatform::Completed generating the platform
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-10.01:11:20::SCWPlatform::updated the xpfm file.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-10.01:11:20::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-10.01:11:20::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-10.01:11:20::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-07-10.01:11:20::SCWDomain::Generating domain artifcats
TRACE::2024-07-10.01:11:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:11:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:11:20::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:11:20::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-10.01:11:20::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-07-10.01:11:20::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-10.01:11:20::SCWMssOS::Copying to export directory.
TRACE::2024-07-10.01:11:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-10.01:11:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-10.01:11:20::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-10.01:11:20::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:11:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-10.01:11:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWPlatform::Started preparing the platform 
TRACE::2024-07-10.01:11:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-10.01:11:20::SCWSystem::dir created 
TRACE::2024-07-10.01:11:20::SCWSystem::Writing the bif 
TRACE::2024-07-10.01:11:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-10.01:11:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-10.01:11:20::SCWPlatform::Completed generating the platform
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-10.01:11:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-10.01:11:20::SCWPlatform::updated the xpfm file.
TRACE::2024-07-10.01:11:38::SCWPlatform::Clearing the existing platform
TRACE::2024-07-10.01:11:38::SCWSystem::Clearing the existing sysconfig
TRACE::2024-07-10.01:11:38::SCWBDomain::clearing the fsbl build
TRACE::2024-07-10.01:11:38::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:38::SCWBDomain::clearing the pmufw build
TRACE::2024-07-10.01:11:38::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:38::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:38::SCWSystem::Clearing the domains completed.
TRACE::2024-07-10.01:11:38::SCWPlatform::Clearing the opened hw db.
TRACE::2024-07-10.01:11:38::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform:: Platform location is /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:38::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:38::SCWPlatform::Removing the HwDB with name /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:38::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:38::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-07-10.01:11:49::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-07-10.01:11:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:11:49::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-07-10.01:11:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilpm:4.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWReader::No isolation master present  
TRACE::2024-07-10.01:11:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:11:49::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-07-10.01:11:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilfpga:6.2
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWReader::No isolation master present  
TRACE::2024-07-10.01:11:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:11:49::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:11:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:49::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:49::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:11:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWReader::No isolation master present  
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:11:50::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:50::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:50::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:50::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:11:50::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:50::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:11:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:11:50::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:11:50::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:50::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:50::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:50::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:50::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:50::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:11:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:11:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:11:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:11:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:11:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:11:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:11:56::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:56::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:56::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:11:56::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:11:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:11:56::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:01::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:01::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:01::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:01::SCWMssOS::Adding Library:  xilffs:4.7
TRACE::2024-07-10.01:12:01::SCWMssOS::Added Library:  xilffs
TRACE::2024-07-10.01:12:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:01::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:01::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:01::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:01::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"1761707ada5ed6d52a298af0027ce17b",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-10.01:12:20::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:20::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:20::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:20::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:20::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:21::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:21::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:21::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:12:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:12:21::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:21::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:21::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:21::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:12:21::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:21::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:21::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:21::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:21::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:21::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:21::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:21::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:12:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:12:21::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:21::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:12:21::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-07-10.01:12:22::SCWMssOS::Removing file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system_1.mss
TRACE::2024-07-10.01:12:36::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:36::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:36::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:36::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:36::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:36::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:36::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:36::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:36::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:36::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:36::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:12:36::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:12:36::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:56::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:56::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:56::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:56::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:56::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:56::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:56::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:56::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:57::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:57::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:57::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:57::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:57::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:57::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:57::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:57::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:57::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:57::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:57::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"e5dfe4bb6d56b8249550c2f6a6010d51",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-10.01:12:57::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:57::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:57::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:57::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:57::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:57::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:57::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:57::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:57::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:12:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:12:58::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:12:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:12:58::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:12:58::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:12:58::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:12:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:12:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:12:58::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:12:58::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:12:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:12:58::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:12:58::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:12:58::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-07-10.01:12:59::SCWMssOS::Removing file /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system_1.mss
LOG::2024-07-10.01:17:21::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-10.01:17:21::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-10.01:17:21::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-10.01:17:21::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-07-10.01:17:21::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-07-10.01:17:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:17:21::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2024-07-10.01:17:21::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:21::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:21::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:21::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:21::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:21::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:21::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:17:21::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:21::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:17:21::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-07-10.01:17:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:17:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:17:21::SCWBDomain::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2024-07-10.01:17:21::SCWBDomain::make: Entering directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-07-10.01:17:21::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:17:21::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2024-07-10.01:17:21::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:21::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:21::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:17:21::SCWBDomain::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-
TRACE::2024-07-10.01:17:21::SCWBDomain::tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:21::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:21::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:21::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:21::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:21::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:21::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:21::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:21::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:21::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Include files for this library have already been copied.

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:21::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:21::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:21::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:21::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:21::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:21::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:21::SCWBDomain::Compiling avbuf

TRACE::2024-07-10.01:17:22::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:22::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:22::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:22::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:22::SCWBDomain::Compiling dppsu

TRACE::2024-07-10.01:17:23::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:23::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:23::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:23::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:23::SCWBDomain::Compiling XilSecure Library

TRACE::2024-07-10.01:17:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:17:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:24::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:24::SCWBDomain::Compiling xilpm library

TRACE::2024-07-10.01:17:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:24::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:24::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:24::SCWBDomain::Compiling dpdma

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSE
TRACE::2024-07-10.01:17:25::SCWBDomain::MBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tre
TRACE::2024-07-10.01:17:25::SCWBDomain::e-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:17:25::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-07-10.01:17:25::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:17:25::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2024-07-10.01:17:25::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:25::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:25::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:17:25::SCWBDomain::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-
TRACE::2024-07-10.01:17:25::SCWBDomain::tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:25::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:25::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:25::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:25::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:25::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:25::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:25::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:25::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:25::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:25::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:25::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:17:25::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Include files for this library have already been copied.

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2024-07-10.01:17:25::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2024-07-10.01:17:25::SCWBDomain::stribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:25::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:25::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:25::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:25::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:25::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:25::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:25::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:25::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:25::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:26::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:26::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:26::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:26::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:26::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:26::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:17:26::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:26::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:26::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:26::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:17:26::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:26::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:17:26::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:27::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-07-10.01:17:27::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2024-07-10.01:17:27::SCWBDomain::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:27::SCWBDomain::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2024-07-10.01:17:27::SCWBDomain::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2024-07-10.01:17:27::SCWBDomain:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2024-07-10.01:17:27::SCWBDomain::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-07-10.01:17:27::SCWBDomain::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-07-10.01:17:27::SCWBDomain::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xaxidma_g.o
TRACE::2024-07-10.01:17:27::SCWBDomain:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-07-10.01:17:27::SCWBDomain::axipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-07-10.01:17:27::SCWBDomain::texa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:27::SCWBDomain::lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-07-10.01:17:27::SCWBDomain::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_i
TRACE::2024-07-10.01:17:27::SCWBDomain::ntr.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:27::SCWBDomain::lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53
TRACE::2024-07-10.01:17:27::SCWBDomain::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped_g.o psu_cortexa53_0
TRACE::2024-07-10.01:17:27::SCWBDomain::/lib/xhyperspectral_hw_wrapped_linux.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped.o psu_cortexa53_0/lib/xhyperspectral_hw_wr
TRACE::2024-07-10.01:17:27::SCWBDomain::apped_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:27::SCWBDomain::lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu
TRACE::2024-07-10.01:17:27::SCWBDomain::_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil_as
TRACE::2024-07-10.01:17:27::SCWBDomain::sert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xi
TRACE::2024-07-10.01:17:27::SCWBDomain::l_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:27::SCWBDomain::xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cor
TRACE::2024-07-10.01:17:27::SCWBDomain::texa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o 
TRACE::2024-07-10.01:17:27::SCWBDomain::psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xip
TRACE::2024-07-10.01:17:27::SCWBDomain::ipsu.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_
TRACE::2024-07-10.01:17:27::SCWBDomain::0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_co
TRACE::2024-07-10.01:17:27::SCWBDomain::rtexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_
TRACE::2024-07-10.01:17:27::SCWBDomain::g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscug
TRACE::2024-07-10.01:17:27::SCWBDomain::ic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_
TRACE::2024-07-10.01:17:27::SCWBDomain::0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortex
TRACE::2024-07-10.01:17:27::SCWBDomain::a53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_options.o psu_cort
TRACE::2024-07-10.01:17:27::SCWBDomain::exa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2024-07-10.01:17:27::SCWBDomain::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2024-07-10.01:17:27::SCWBDomain::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xtmrctr_g.o psu_cortexa53_0/lib/xtmrctr_intr.o psu_cortexa53_0/lib/xtmrctr_l.o 
TRACE::2024-07-10.01:17:27::SCWBDomain::psu_cortexa53_0/lib/xtmrctr.o psu_cortexa53_0/lib/xtmrctr_options.o psu_cortexa53_0/lib/xtmrctr_selftest.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:27::SCWBDomain::xtmrctr_sinit.o psu_cortexa53_0/lib/xtmrctr_stats.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0
TRACE::2024-07-10.01:17:27::SCWBDomain::/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o 
TRACE::2024-07-10.01:17:27::SCWBDomain::psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_o
TRACE::2024-07-10.01:17:27::SCWBDomain::ptions.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_c
TRACE::2024-07-10.01:17:27::SCWBDomain::ortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_corte
TRACE::2024-07-10.01:17:27::SCWBDomain::xa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib
TRACE::2024-07-10.01:17:27::SCWBDomain::/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2024-07-10.01:17:27::SCWBDomain::texa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o 
TRACE::2024-07-10.01:17:27::SCWBDomain::psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0
TRACE::2024-07-10.01:17:27::SCWBDomain::/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2024-07-10.01:17:27::SCWBDomain::a53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:17:27::SCWBDomain::Finished building libraries

TRACE::2024-07-10.01:17:27::SCWBDomain::make: Leaving directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c psu_init.c -o psu_
TRACE::2024-07-10.01:17:27::SCWBDomain::init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2024-07-10.01:17:27::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_board.c -o x
TRACE::2024-07-10.01:17:27::SCWBDomain::fsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_bs.c -o xfsb
TRACE::2024-07-10.01:17:27::SCWBDomain::l_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_csu_dma.c -o
TRACE::2024-07-10.01:17:27::SCWBDomain:: xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_ddr_init.c -
TRACE::2024-07-10.01:17:27::SCWBDomain::o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_dfu_util.c -
TRACE::2024-07-10.01:17:27::SCWBDomain::o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:27::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_handoff.c -o
TRACE::2024-07-10.01:17:27::SCWBDomain:: xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_hooks.c -o x
TRACE::2024-07-10.01:17:28::SCWBDomain::fsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_image_header
TRACE::2024-07-10.01:17:28::SCWBDomain::.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2024-07-10.01:17:28::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_main.c -o xf
TRACE::2024-07-10.01:17:28::SCWBDomain::sbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc.c -o xf
TRACE::2024-07-10.01:17:28::SCWBDomain::sbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_misc_drivers
TRACE::2024-07-10.01:17:28::SCWBDomain::.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_nand.c -o xf
TRACE::2024-07-10.01:17:28::SCWBDomain::sbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2024-07-10.01:17:28::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2024-07-10.01:17:28::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_qspi.c -o xf
TRACE::2024-07-10.01:17:28::SCWBDomain::sbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2024-07-10.01:17:28::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_sd.c -o xfsb
TRACE::2024-07-10.01:17:28::SCWBDomain::l_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:28::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm.c -o xfs
TRACE::2024-07-10.01:17:28::SCWBDomain::bl_tpm.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:29::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_tpm_util.c -
TRACE::2024-07-10.01:17:29::SCWBDomain::o xfsbl_tpm_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:29::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_usb.c -o xfs
TRACE::2024-07-10.01:17:29::SCWBDomain::bl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:29::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_exit.S -o xf
TRACE::2024-07-10.01:17:29::SCWBDomain::sbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:29::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_translation_
TRACE::2024-07-10.01:17:29::SCWBDomain::table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:17:29::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2024-07-10.01:17:29::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2024-07-10.01:17:29::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2024-07-10.01:17:29::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2024-07-10.01:17:29::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2024-07-10.01:17:29::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2024-07-10.01:17:29::SCWBDomain::                                                                                        -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp
TRACE::2024-07-10.01:17:29::SCWBDomain::/psu_cortexa53_0/lib -Tlscript.ld

LOG::2024-07-10.01:17:31::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-07-10.01:17:31::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-07-10.01:17:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:17:31::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2024-07-10.01:17:31::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:31::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:31::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:31::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:31::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:31::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:31::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:31::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:17:31::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:31::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:17:31::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-07-10.01:17:31::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:17:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:17:31::SCWBDomain::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2024-07-10.01:17:31::SCWBDomain::make: Entering directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-07-10.01:17:31::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:31::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:31::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARC
TRACE::2024-07-10.01:17:31::SCWBDomain::HIVER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_C
TRACE::2024-07-10.01:17:31::SCWBDomain::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-obje
TRACE::2024-07-10.01:17:31::SCWBDomain::cts"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:17:31::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:17:31::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:17:31::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:17:31::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:31::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:31::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-07-10.01:17:31::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2024-07-10.01:17:31::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:17:31::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:17:31::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:31::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:31::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:31::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:31::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:31::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:31::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:31::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:31::SCWBDomain::Compiling avbuf

TRACE::2024-07-10.01:17:32::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:32::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:32::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:32::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:32::SCWBDomain::Compiling dppsu

TRACE::2024-07-10.01:17:33::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:33::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:33::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:33::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:33::SCWBDomain::Compiling XilSecure Library

TRACE::2024-07-10.01:17:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:34::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:34::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:34::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:34::SCWBDomain::Compiling dpdma

TRACE::2024-07-10.01:17:34::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:17:34::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:34::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:34::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:34::SCWBDomain::Compiling Xilskey Library

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIV
TRACE::2024-07-10.01:17:35::SCWBDomain::ER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects
TRACE::2024-07-10.01:17:35::SCWBDomain::"

TRACE::2024-07-10.01:17:35::SCWBDomain::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:17:35::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-07-10.01:17:35::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARC
TRACE::2024-07-10.01:17:35::SCWBDomain::HIVER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_C
TRACE::2024-07-10.01:17:35::SCWBDomain::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-obje
TRACE::2024-07-10.01:17:35::SCWBDomain::cts"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:17:35::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:17:35::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:17:35::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:17:35::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-07-10.01:17:35::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2024-07-10.01:17:35::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:17:35::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:17:35::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:17:35::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:17:35::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-07-10.01:17:35::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-07-10.01:17:35::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:17:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:17:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:17:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:17:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:35::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:35::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:17:35::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:17:35::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:17:35::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:17:35::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:17:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:17:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:17:35::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:17:35::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:35::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:35::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:35::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:35::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:17:35::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:17:35::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:17:36::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:36::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:17:36::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:17:36::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:36::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:36::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:17:36::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:17:36::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:17:36::SCWBDomain::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-07-10.01:17:36::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-07-10.01:17:36::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-10.01:17:36::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/errno.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2024-07-10.01:17:36::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2024-07-10.01:17:36::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2024-07-10.01:17:36::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2024-07-10.01:17:36::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2024-07-10.01:17:36::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2024-07-10.01:17:36::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2024-07-10.01:17:36::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2024-07-10.01:17:36::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2024-07-10.01:17:36::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2024-07-10.01:17:36::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2024-07-10.01:17:36::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxidma_bd.o psu_pmu_0/lib/xaxidma_bdring.o psu_pmu_0/lib/xax
TRACE::2024-07-10.01:17:36::SCWBDomain::idma_g.o psu_pmu_0/lib/xaxidma.o psu_pmu_0/lib/xaxidma_selftest.o psu_pmu_0/lib/xaxidma_sinit.o psu_pmu_0/lib/xaxipmon_g.o psu_
TRACE::2024-07-10.01:17:36::SCWBDomain::pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_
TRACE::2024-07-10.01:17:36::SCWBDomain::0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/li
TRACE::2024-07-10.01:17:36::SCWBDomain::b/xclockps.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o
TRACE::2024-07-10.01:17:36::SCWBDomain:: psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib
TRACE::2024-07-10.01:17:36::SCWBDomain::/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit
TRACE::2024-07-10.01:17:36::SCWBDomain::.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_g.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_linux.o psu_pmu_0/lib/xhyperspectral_hw_
TRACE::2024-07-10.01:17:36::SCWBDomain::wrapped.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_sinit.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiic
TRACE::2024-07-10.01:17:36::SCWBDomain::ps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_selftest.o p
TRACE::2024-07-10.01:17:36::SCWBDomain::su_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:17:36::SCWBDomain::il_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psreset_ap
TRACE::2024-07-10.01:17:36::SCWBDomain::i.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o psu_pmu
TRACE::2024-07-10.01:17:36::SCWBDomain::_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu_buf.o p
TRACE::2024-07-10.01:17:36::SCWBDomain::su_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xre
TRACE::2024-07-10.01:17:36::SCWBDomain::setps_g.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pm
TRACE::2024-07-10.01:17:36::SCWBDomain::u_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps
TRACE::2024-07-10.01:17:36::SCWBDomain::_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:17:36::SCWBDomain::spips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_p
TRACE::2024-07-10.01:17:36::SCWBDomain::mu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:17:36::SCWBDomain::sysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xtmrctr_g.o psu_pmu_0/lib/xtmrctr_intr.o psu_pmu_0/lib/xtmr
TRACE::2024-07-10.01:17:36::SCWBDomain::ctr_l.o psu_pmu_0/lib/xtmrctr.o psu_pmu_0/lib/xtmrctr_options.o psu_pmu_0/lib/xtmrctr_selftest.o psu_pmu_0/lib/xtmrctr_sinit.o 
TRACE::2024-07-10.01:17:36::SCWBDomain::psu_pmu_0/lib/xtmrctr_stats.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttc
TRACE::2024-07-10.01:17:36::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o ps
TRACE::2024-07-10.01:17:36::SCWBDomain::u_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/
TRACE::2024-07-10.01:17:36::SCWBDomain::lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o 
TRACE::2024-07-10.01:17:36::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o ps
TRACE::2024-07-10.01:17:36::SCWBDomain::u_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/
TRACE::2024-07-10.01:17:36::SCWBDomain::lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xvidc_timi
TRACE::2024-07-10.01:17:36::SCWBDomain::ngs_table.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pm
TRACE::2024-07-10.01:17:36::SCWBDomain::u_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:17:36::SCWBDomain::Finished building libraries

TRACE::2024-07-10.01:17:36::SCWBDomain::make: Leaving directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-07-10.01:17:36::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:36::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2024-07-10.01:17:36::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:36::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:36::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2024-07-10.01:17:36::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:36::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:36::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2024-07-10.01:17:36::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:36::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:36::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:36::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:17:37::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2024-07-10.01:17:37::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2024-07-10.01:17:37::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2024-07-10.01:17:37::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_ioctl.c -o pm_ioctl.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:37::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:37::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:37::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:37::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2024-07-10.01:17:37::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:17:38::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2024-07-10.01:17:38::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2024-07-10.01:17:38::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:38::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2024-07-10.01:17:38::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2024-07-10.01:17:38::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:38::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:17:38::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:17:38::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_requirement.c -o pm_requirement.o -I
TRACE::2024-07-10.01:17:38::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:38::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:38::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:38::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:38::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:17:39::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:39::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2024-07-10.01:17:39::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:39::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:39::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2024-07-10.01:17:39::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2024-07-10.01:17:39::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2024-07-10.01:17:39::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2024-07-10.01:17:39::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:39::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2024-07-10.01:17:39::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2024-07-10.01:17:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2024-07-10.01:17:39::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_extwdt.c -o xpfw_mod_extwdt.o 
TRACE::2024-07-10.01:17:39::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2024-07-10.01:17:39::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:39::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:39::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_overtemp.c -o xpfw_mod_overtem
TRACE::2024-07-10.01:17:39::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2024-07-10.01:17:40::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2024-07-10.01:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2024-07-10.01:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2024-07-10.01:17:40::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2024-07-10.01:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2024-07-10.01:17:40::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2024-07-10.01:17:40::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2024-07-10.01:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2024-07-10.01:17:40::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2024-07-10.01:17:40::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2024-07-10.01:17:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2024-07-10.01:17:40::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2024-07-10.01:17:40::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2024-07-10.01:17:40::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2024-07-10.01:17:40::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2024-07-10.01:17:40::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2024-07-10.01:17:40::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:17:40::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2024-07-10.01:17:40::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2024-07-10.01:17:40::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2024-07-10.01:17:40::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2024-07-10.01:17:40::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2024-07-10.01:17:40::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2024-07-10.01:17:40::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:17:40::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2024-07-10.01:17:40::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2024-07-10.01:17:40::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2024-07-10.01:17:40::SCWBDomain::                               -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2024-07-10.01:17:42::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:17:42::SCWSystem::Not a boot domain 
LOG::2024-07-10.01:17:42::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-07-10.01:17:42::SCWDomain::Generating domain artifcats
TRACE::2024-07-10.01:17:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-10.01:17:42::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:17:42::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:17:42::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:17:42::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:17:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-10.01:17:42::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:42::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:42::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:42::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:42::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:42::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:42::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:42::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:17:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:17:42::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:17:42::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:17:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-10.01:17:42::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-07-10.01:17:42::SCWMssOS::doing bsp build ... 
TRACE::2024-07-10.01:17:42::SCWMssOS::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2024-07-10.01:17:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-10.01:17:42::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:42::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:42::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:42::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:42::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:42::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:17:43::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2024-07-10.01:17:43::SCWMssOS::loop-distribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:43::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:17:43::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:17:43::SCWMssOS::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -
TRACE::2024-07-10.01:17:43::SCWMssOS::fno-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:43::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:17:43::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:43::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:43::SCWMssOS::istribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:43::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:43::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:43::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:17:43::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:43::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:43::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:43::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:43::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Compiling avbuf

TRACE::2024-07-10.01:17:43::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:43::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:43::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:43::SCWMssOS::Compiling dppsu

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:44::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Compiling dpdma

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSE
TRACE::2024-07-10.01:17:44::SCWMssOS::MBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno
TRACE::2024-07-10.01:17:44::SCWMssOS::-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:17:44::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-07-10.01:17:44::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:17:44::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2024-07-10.01:17:44::SCWMssOS::loop-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:44::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:17:44::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:17:44::SCWMssOS::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -
TRACE::2024-07-10.01:17:44::SCWMssOS::fno-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:44::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:17:44::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:17:44::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:17:44::SCWMssOS::istribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:44::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:44::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:17:44::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:17:44::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:44::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:44::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:17:44::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:17:44::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2024-07-10.01:17:44::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2024-07-10.01:17:44::SCWMssOS::p-distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:44::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:17:44::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:44::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:44::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:44::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:17:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:44::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:44::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:17:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:17:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:17:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:17:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:17:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:17:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:17:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:17:45::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:17:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:17:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:17:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:17:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:17:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:17:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:17:46::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-07-10.01:17:46::SCWMssOS::make --no-print-directory archive

TRACE::2024-07-10.01:17:46::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2024-07-10.01:17:46::SCWMssOS::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:46::SCWMssOS::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2024-07-10.01:17:46::SCWMssOS::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2024-07-10.01:17:46::SCWMssOS:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2024-07-10.01:17:46::SCWMssOS::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-07-10.01:17:46::SCWMssOS::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-07-10.01:17:46::SCWMssOS::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xaxidma_g.o
TRACE::2024-07-10.01:17:46::SCWMssOS:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-07-10.01:17:46::SCWMssOS::axipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-07-10.01:17:46::SCWMssOS::texa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:46::SCWMssOS::lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-07-10.01:17:46::SCWMssOS::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_i
TRACE::2024-07-10.01:17:46::SCWMssOS::ntr.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:46::SCWMssOS::lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53
TRACE::2024-07-10.01:17:46::SCWMssOS::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped_g.o psu_cortexa53_0
TRACE::2024-07-10.01:17:46::SCWMssOS::/lib/xhyperspectral_hw_wrapped_linux.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped.o psu_cortexa53_0/lib/xhyperspectral_hw_wr
TRACE::2024-07-10.01:17:46::SCWMssOS::apped_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/
TRACE::2024-07-10.01:17:46::SCWMssOS::lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu
TRACE::2024-07-10.01:17:46::SCWMssOS::_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil_as
TRACE::2024-07-10.01:17:46::SCWMssOS::sert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xi
TRACE::2024-07-10.01:17:46::SCWMssOS::l_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:46::SCWMssOS::xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cor
TRACE::2024-07-10.01:17:46::SCWMssOS::texa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o 
TRACE::2024-07-10.01:17:46::SCWMssOS::psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xip
TRACE::2024-07-10.01:17:46::SCWMssOS::ipsu.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_
TRACE::2024-07-10.01:17:46::SCWMssOS::0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_co
TRACE::2024-07-10.01:17:46::SCWMssOS::rtexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_
TRACE::2024-07-10.01:17:46::SCWMssOS::g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscug
TRACE::2024-07-10.01:17:46::SCWMssOS::ic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_
TRACE::2024-07-10.01:17:46::SCWMssOS::0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortex
TRACE::2024-07-10.01:17:46::SCWMssOS::a53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_options.o psu_cort
TRACE::2024-07-10.01:17:46::SCWMssOS::exa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2024-07-10.01:17:46::SCWMssOS::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2024-07-10.01:17:46::SCWMssOS::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xtmrctr_g.o psu_cortexa53_0/lib/xtmrctr_intr.o psu_cortexa53_0/lib/xtmrctr_l.o 
TRACE::2024-07-10.01:17:46::SCWMssOS::psu_cortexa53_0/lib/xtmrctr.o psu_cortexa53_0/lib/xtmrctr_options.o psu_cortexa53_0/lib/xtmrctr_selftest.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:17:46::SCWMssOS::xtmrctr_sinit.o psu_cortexa53_0/lib/xtmrctr_stats.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0
TRACE::2024-07-10.01:17:46::SCWMssOS::/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o 
TRACE::2024-07-10.01:17:46::SCWMssOS::psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_o
TRACE::2024-07-10.01:17:46::SCWMssOS::ptions.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_c
TRACE::2024-07-10.01:17:46::SCWMssOS::ortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_corte
TRACE::2024-07-10.01:17:46::SCWMssOS::xa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib
TRACE::2024-07-10.01:17:46::SCWMssOS::/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2024-07-10.01:17:46::SCWMssOS::texa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o 
TRACE::2024-07-10.01:17:46::SCWMssOS::psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0
TRACE::2024-07-10.01:17:46::SCWMssOS::/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2024-07-10.01:17:46::SCWMssOS::a53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:17:46::SCWMssOS::Finished building libraries

TRACE::2024-07-10.01:17:46::SCWMssOS::Copying to export directory.
TRACE::2024-07-10.01:17:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-10.01:17:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-10.01:17:46::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:17:46::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-10.01:17:46::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-10.01:17:46::SCWPlatform::Started preparing the platform 
TRACE::2024-07-10.01:17:46::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-10.01:17:46::SCWSystem::dir created 
TRACE::2024-07-10.01:17:46::SCWSystem::Writing the bif 
TRACE::2024-07-10.01:17:46::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-10.01:17:46::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-10.01:17:46::SCWPlatform::Completed generating the platform
TRACE::2024-07-10.01:17:46::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:17:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:17:46::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:17:46::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:17:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:17:46::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:17:46::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:17:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:17:46::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:46::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:46::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:46::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:46::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:46::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:46::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:46::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:46::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:46::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"12263c11c9c212fe0306647a9cbcc6a0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-10.01:17:46::SCWPlatform::updated the xpfm file.
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:17:46::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:17:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:17:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2024-07-10.01:17:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:17:46::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:17:46::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:17:46::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:09::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:09::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:09::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:09::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:09::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:34:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-07-10.01:34:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilpm:4.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:34:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:34:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWReader::No isolation master present  
TRACE::2024-07-10.01:34:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:34:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-07-10.01:34:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilfpga:6.2
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:34:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:34:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWReader::No isolation master present  
TRACE::2024-07-10.01:34:19::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:34:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:34:19::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:34:19::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:34:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:34:19::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:34:19::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:19::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:19::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:19::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:34:19::SCWReader::No isolation master present  
LOG::2024-07-10.01:34:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-10.01:34:43::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-10.01:34:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-10.01:34:43::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2024-07-10.01:34:43::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2024-07-10.01:34:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:34:43::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2024-07-10.01:34:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:34:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:34:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:34:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:34:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:34:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:34:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:34:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:34:43::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2024-07-10.01:34:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:34:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:34:43::SCWBDomain::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl ; bash -c " make -C zynqmp_fsbl_bsp ; make  " 
TRACE::2024-07-10.01:34:43::SCWBDomain::make: Entering directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-07-10.01:34:43::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:43::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:43::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:43::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:43::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:34:43::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2024-07-10.01:34:43::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:34:43::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:34:43::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:43::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:43::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:43::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:43::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:43::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:34:43::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:43::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:43::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:44::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:44::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:34:44::SCWBDomain::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-
TRACE::2024-07-10.01:34:44::SCWBDomain::tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:44::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:44::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:44::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:44::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:44::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:44::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:44::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:44::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:44::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:44::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:44::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:44::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:44::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:44::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:44::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:34:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:34:44::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:34:44::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:34:45::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:34:45::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:45::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:45::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:45::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:45::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:45::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:45::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:45::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:45::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:45::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:34:45::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:34:45::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:34:45::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:46::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:46::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:46::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:46::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Include files for this library have already been copied.

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:34:46::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:34:46::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:46::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:46::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:34:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:46::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:46::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:46::SCWBDomain::Compiling avbuf

TRACE::2024-07-10.01:34:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:34:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:55::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:55::SCWBDomain::Compiling dppsu

TRACE::2024-07-10.01:34:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:34:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:56::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:56::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:56::SCWBDomain::Compiling XilSecure Library

TRACE::2024-07-10.01:34:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:34:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:56::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:56::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:56::SCWBDomain::Compiling xilpm library

TRACE::2024-07-10.01:34:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:34:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:57::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:57::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:57::SCWBDomain::Compiling dpdma

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSE
TRACE::2024-07-10.01:34:58::SCWBDomain::MBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tre
TRACE::2024-07-10.01:34:58::SCWBDomain::e-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:34:58::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-07-10.01:34:58::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:34:58::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop
TRACE::2024-07-10.01:34:58::SCWBDomain::-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:34:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:34:58::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:34:58::SCWBDomain::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-
TRACE::2024-07-10.01:34:58::SCWBDomain::tree-loop-distribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:34:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:34:58::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:34:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:34:58::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:34:58::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:34:58::SCWBDomain::istribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v4_0/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v4_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:34:58::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:34:58::SCWBDomain::ibute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:34:58::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribut
TRACE::2024-07-10.01:34:58::SCWBDomain::e-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Include files for this library have already been copied.

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2024-07-10.01:34:58::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-di
TRACE::2024-07-10.01:34:58::SCWBDomain::stribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:34:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:34:58::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:58::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:58::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:34:58::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:34:58::SCWBDomain::ute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:34:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:34:58::SCWBDomain::te-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:34:58::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute
TRACE::2024-07-10.01:34:58::SCWBDomain::-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:34:58::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:34:58::SCWBDomain::ribute-patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:58::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:34:58::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-
TRACE::2024-07-10.01:34:58::SCWBDomain::patterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:34:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:34:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribute-p
TRACE::2024-07-10.01:34:58::SCWBDomain::atterns -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:34:58::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-07-10.01:34:58::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-10.01:34:58::SCWBDomain::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2024-07-10.01:34:58::SCWBDomain::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:34:58::SCWBDomain::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2024-07-10.01:34:58::SCWBDomain::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2024-07-10.01:34:58::SCWBDomain:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2024-07-10.01:34:58::SCWBDomain::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-07-10.01:34:58::SCWBDomain::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-07-10.01:34:58::SCWBDomain::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xaxidma_g.o
TRACE::2024-07-10.01:34:58::SCWBDomain:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-07-10.01:34:58::SCWBDomain::axipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-07-10.01:34:58::SCWBDomain::texa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2024-07-10.01:34:58::SCWBDomain::lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-07-10.01:34:58::SCWBDomain::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_i
TRACE::2024-07-10.01:34:58::SCWBDomain::ntr.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-07-10.01:34:58::SCWBDomain::lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53
TRACE::2024-07-10.01:34:58::SCWBDomain::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped_g.o psu_cortexa53_0
TRACE::2024-07-10.01:34:58::SCWBDomain::/lib/xhyperspectral_hw_wrapped_linux.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped.o psu_cortexa53_0/lib/xhyperspectral_hw_wr
TRACE::2024-07-10.01:34:58::SCWBDomain::apped_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/
TRACE::2024-07-10.01:34:58::SCWBDomain::lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu
TRACE::2024-07-10.01:34:58::SCWBDomain::_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil_as
TRACE::2024-07-10.01:34:58::SCWBDomain::sert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xi
TRACE::2024-07-10.01:34:58::SCWBDomain::l_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:34:58::SCWBDomain::xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cor
TRACE::2024-07-10.01:34:58::SCWBDomain::texa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o 
TRACE::2024-07-10.01:34:58::SCWBDomain::psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xip
TRACE::2024-07-10.01:34:58::SCWBDomain::ipsu.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_
TRACE::2024-07-10.01:34:58::SCWBDomain::0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_co
TRACE::2024-07-10.01:34:58::SCWBDomain::rtexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_
TRACE::2024-07-10.01:34:58::SCWBDomain::g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscug
TRACE::2024-07-10.01:34:58::SCWBDomain::ic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_
TRACE::2024-07-10.01:34:58::SCWBDomain::0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortex
TRACE::2024-07-10.01:34:58::SCWBDomain::a53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_options.o psu_cort
TRACE::2024-07-10.01:34:58::SCWBDomain::exa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2024-07-10.01:34:58::SCWBDomain::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2024-07-10.01:34:58::SCWBDomain::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xtmrctr_g.o psu_cortexa53_0/lib/xtmrctr_intr.o psu_cortexa53_0/lib/xtmrctr_l.o 
TRACE::2024-07-10.01:34:58::SCWBDomain::psu_cortexa53_0/lib/xtmrctr.o psu_cortexa53_0/lib/xtmrctr_options.o psu_cortexa53_0/lib/xtmrctr_selftest.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:34:58::SCWBDomain::xtmrctr_sinit.o psu_cortexa53_0/lib/xtmrctr_stats.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0
TRACE::2024-07-10.01:34:58::SCWBDomain::/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o 
TRACE::2024-07-10.01:34:58::SCWBDomain::psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_o
TRACE::2024-07-10.01:34:58::SCWBDomain::ptions.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_c
TRACE::2024-07-10.01:34:58::SCWBDomain::ortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_corte
TRACE::2024-07-10.01:34:58::SCWBDomain::xa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib
TRACE::2024-07-10.01:34:58::SCWBDomain::/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2024-07-10.01:34:58::SCWBDomain::texa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o 
TRACE::2024-07-10.01:34:58::SCWBDomain::psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0
TRACE::2024-07-10.01:34:58::SCWBDomain::/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2024-07-10.01:34:58::SCWBDomain::a53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:35:01::SCWBDomain::Finished building libraries

TRACE::2024-07-10.01:35:01::SCWBDomain::make: Leaving directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp'

TRACE::2024-07-10.01:35:02::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_authenticati
TRACE::2024-07-10.01:35:02::SCWBDomain::on.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:35:02::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_initializati
TRACE::2024-07-10.01:35:02::SCWBDomain::on.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:35:02::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_partition_lo
TRACE::2024-07-10.01:35:02::SCWBDomain::ad.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:35:03::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_plpartition_
TRACE::2024-07-10.01:35:03::SCWBDomain::valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:35:03::SCWBDomain::aarch64-none-elf-gcc  -c -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects   -c xfsbl_rsa_sha.c -o
TRACE::2024-07-10.01:35:03::SCWBDomain:: xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2024-07-10.01:35:03::SCWBDomain::aarch64-none-elf-gcc -o fsbl_a53.elf psu_init.o xfsbl_authentication.o xfsbl_board.o xfsbl_bs.o xfsbl_csu_dma.o xfsbl_ddr_init.
TRACE::2024-07-10.01:35:03::SCWBDomain::o xfsbl_dfu_util.o xfsbl_exit.o xfsbl_handoff.o xfsbl_hooks.o xfsbl_image_header.o xfsbl_initialization.o xfsbl_main.o xfsbl_mi
TRACE::2024-07-10.01:35:03::SCWBDomain::sc.o xfsbl_misc_drivers.o xfsbl_nand.o xfsbl_partition_load.o xfsbl_plpartition_valid.o xfsbl_qspi.o xfsbl_rsa_sha.o xfsbl_sd.o
TRACE::2024-07-10.01:35:03::SCWBDomain:: xfsbl_tpm.o xfsbl_tpm_util.o xfsbl_translation_table.o xfsbl_usb.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flt
TRACE::2024-07-10.01:35:03::SCWBDomain::o -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl
TRACE::2024-07-10.01:35:03::SCWBDomain::,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                   
TRACE::2024-07-10.01:35:03::SCWBDomain::                                                                                        -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp
TRACE::2024-07-10.01:35:03::SCWBDomain::/psu_cortexa53_0/lib -Tlscript.ld

LOG::2024-07-10.01:35:10::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2024-07-10.01:35:10::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2024-07-10.01:35:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:35:10::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2024-07-10.01:35:10::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:10::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:10::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:10::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:10::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:10::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:10::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:35:10::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:10::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:35:10::SCWBDomain::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2024-07-10.01:35:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:35:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-10.01:35:10::SCWBDomain::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw ; bash -c " make -C zynqmp_pmufw_bsp ; make  " 
TRACE::2024-07-10.01:35:10::SCWBDomain::make: Entering directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-07-10.01:35:10::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-10.01:35:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:10::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:10::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:10::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:10::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:10::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:10::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:10::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:10::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:11::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:11::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:11::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:11::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:11::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:12::SCWBDomain::Running Make include in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:12::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARC
TRACE::2024-07-10.01:35:12::SCWBDomain::HIVER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_C
TRACE::2024-07-10.01:35:12::SCWBDomain::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-obje
TRACE::2024-07-10.01:35:12::SCWBDomain::cts"

TRACE::2024-07-10.01:35:12::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:12::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:12::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:12::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:12::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:12::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:12::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:12::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:12::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:12::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:12::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:12::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:13::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:13::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:13::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:13::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:13::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:35:13::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:35:13::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:15::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:15::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:35:15::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:35:15::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:16::SCWBDomain::Running Make include in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:16::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:16::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:16::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:16::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:16::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:16::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:16::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:16::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:16::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:16::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:16::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:16::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:16::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:16::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:16::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:16::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:16::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-07-10.01:35:16::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2024-07-10.01:35:16::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:17::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:17::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:17::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:17::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:35:17::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:35:17::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:17::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:17::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:17::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:17::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:17::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:17::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:17::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:17::SCWBDomain::Compiling avbuf

TRACE::2024-07-10.01:35:26::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:26::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:26::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:26::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:26::SCWBDomain::Compiling dppsu

TRACE::2024-07-10.01:35:27::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:35:27::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:27::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:27::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:27::SCWBDomain::Compiling XilSecure Library

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Compiling dpdma

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Compiling Xilskey Library

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIV
TRACE::2024-07-10.01:35:28::SCWBDomain::ER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects
TRACE::2024-07-10.01:35:28::SCWBDomain::"

TRACE::2024-07-10.01:35:28::SCWBDomain::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:35:28::SCWBDomain::Finished building libraries sequentially.

TRACE::2024-07-10.01:35:28::SCWBDomain::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:28::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARC
TRACE::2024-07-10.01:35:28::SCWBDomain::HIVER=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_C
TRACE::2024-07-10.01:35:28::SCWBDomain::OMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-obje
TRACE::2024-07-10.01:35:28::SCWBDomain::cts"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:28::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:35:28::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:35:28::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:35:28::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:35:28::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:28::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:28::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-07-10.01:35:28::SCWBDomain::" "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLA
TRACE::2024-07-10.01:35:28::SCWBDomain::GS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v7_3/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-10.01:35:28::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2024-07-10.01:35:28::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v7_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-10.01:35:28::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2024-07-10.01:35:28::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2024-07-10.01:35:28::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2024-07-10.01:35:28::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:35:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:35:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:35:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:35:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-07-10.01:35:28::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2024-07-10.01:35:28::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-07-10.01:35:28::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2024-07-10.01:35:28::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:35:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:35:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-10.01:35:28::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2024-07-10.01:35:28::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-07-10.01:35:28::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2024-07-10.01:35:28::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v6_2/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v6_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-10.01:35:28::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2024-07-10.01:35:28::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:28::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:28::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2024-07-10.01:35:28::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2024-07-10.01:35:28::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects"

TRACE::2024-07-10.01:35:29::SCWBDomain::Finished building libraries parallelly.

TRACE::2024-07-10.01:35:29::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-10.01:35:29::SCWBDomain::mb-ar -r  psu_pmu_0/lib/libxil.a psu_pmu_0/lib/errno.o psu_pmu_0/lib/_exit.o psu_pmu_0/lib/fcntl.o psu_pmu_0/lib/hw_exception_h
TRACE::2024-07-10.01:35:29::SCWBDomain::andler.o psu_pmu_0/lib/inbyte.o psu_pmu_0/lib/microblaze_disable_dcache.o psu_pmu_0/lib/microblaze_disable_exceptions.o psu_pmu
TRACE::2024-07-10.01:35:29::SCWBDomain::_0/lib/microblaze_disable_icache.o psu_pmu_0/lib/microblaze_disable_interrupts.o psu_pmu_0/lib/microblaze_enable_dcache.o psu_p
TRACE::2024-07-10.01:35:29::SCWBDomain::mu_0/lib/microblaze_enable_exceptions.o psu_pmu_0/lib/microblaze_enable_icache.o psu_pmu_0/lib/microblaze_enable_interrupts.o p
TRACE::2024-07-10.01:35:29::SCWBDomain::su_pmu_0/lib/microblaze_exception_handler.o psu_pmu_0/lib/microblaze_flush_cache_ext.o psu_pmu_0/lib/microblaze_flush_cache_ext
TRACE::2024-07-10.01:35:29::SCWBDomain::_range.o psu_pmu_0/lib/microblaze_flush_dcache.o psu_pmu_0/lib/microblaze_flush_dcache_range.o psu_pmu_0/lib/microblaze_init_dc
TRACE::2024-07-10.01:35:29::SCWBDomain::ache_range.o psu_pmu_0/lib/microblaze_init_icache_range.o psu_pmu_0/lib/microblaze_interrupt_handler.o psu_pmu_0/lib/microblaze
TRACE::2024-07-10.01:35:29::SCWBDomain::_interrupts_g.o psu_pmu_0/lib/microblaze_invalidate_cache_ext.o psu_pmu_0/lib/microblaze_invalidate_cache_ext_range.o psu_pmu_0
TRACE::2024-07-10.01:35:29::SCWBDomain::/lib/microblaze_invalidate_dcache.o psu_pmu_0/lib/microblaze_invalidate_dcache_range.o psu_pmu_0/lib/microblaze_invalidate_icac
TRACE::2024-07-10.01:35:29::SCWBDomain::he.o psu_pmu_0/lib/microblaze_invalidate_icache_range.o psu_pmu_0/lib/microblaze_scrub.o psu_pmu_0/lib/microblaze_selftest.o ps
TRACE::2024-07-10.01:35:29::SCWBDomain::u_pmu_0/lib/microblaze_sleep.o psu_pmu_0/lib/microblaze_update_dcache.o psu_pmu_0/lib/microblaze_update_icache.o psu_pmu_0/lib/
TRACE::2024-07-10.01:35:29::SCWBDomain::outbyte.o psu_pmu_0/lib/print.o psu_pmu_0/lib/pvr.o psu_pmu_0/lib/xaxidma_bd.o psu_pmu_0/lib/xaxidma_bdring.o psu_pmu_0/lib/xax
TRACE::2024-07-10.01:35:29::SCWBDomain::idma_g.o psu_pmu_0/lib/xaxidma.o psu_pmu_0/lib/xaxidma_selftest.o psu_pmu_0/lib/xaxidma_sinit.o psu_pmu_0/lib/xaxipmon_g.o psu_
TRACE::2024-07-10.01:35:29::SCWBDomain::pmu_0/lib/xaxipmon.o psu_pmu_0/lib/xaxipmon_selftest.o psu_pmu_0/lib/xaxipmon_sinit.o psu_pmu_0/lib/xclockps_divider.o psu_pmu_
TRACE::2024-07-10.01:35:29::SCWBDomain::0/lib/xclockps_fixedfactor.o psu_pmu_0/lib/xclockps_gate.o psu_pmu_0/lib/xclockps_g.o psu_pmu_0/lib/xclockps_mux.o psu_pmu_0/li
TRACE::2024-07-10.01:35:29::SCWBDomain::b/xclockps.o psu_pmu_0/lib/xclockps_pll.o psu_pmu_0/lib/xclockps_sinit.o psu_pmu_0/lib/xcsudma_g.o psu_pmu_0/lib/xcsudma_intr.o
TRACE::2024-07-10.01:35:29::SCWBDomain:: psu_pmu_0/lib/xcsudma.o psu_pmu_0/lib/xcsudma_selftest.o psu_pmu_0/lib/xcsudma_sinit.o psu_pmu_0/lib/xgpiops_g.o psu_pmu_0/lib
TRACE::2024-07-10.01:35:29::SCWBDomain::/xgpiops_hw.o psu_pmu_0/lib/xgpiops_intr.o psu_pmu_0/lib/xgpiops.o psu_pmu_0/lib/xgpiops_selftest.o psu_pmu_0/lib/xgpiops_sinit
TRACE::2024-07-10.01:35:29::SCWBDomain::.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_g.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_linux.o psu_pmu_0/lib/xhyperspectral_hw_
TRACE::2024-07-10.01:35:29::SCWBDomain::wrapped.o psu_pmu_0/lib/xhyperspectral_hw_wrapped_sinit.o psu_pmu_0/lib/xiicps_g.o psu_pmu_0/lib/xiicps_hw.o psu_pmu_0/lib/xiic
TRACE::2024-07-10.01:35:29::SCWBDomain::ps_intr.o psu_pmu_0/lib/xiicps_master.o psu_pmu_0/lib/xiicps.o psu_pmu_0/lib/xiicps_options.o psu_pmu_0/lib/xiicps_selftest.o p
TRACE::2024-07-10.01:35:29::SCWBDomain::su_pmu_0/lib/xiicps_sinit.o psu_pmu_0/lib/xiicps_slave.o psu_pmu_0/lib/xiicps_xfer.o psu_pmu_0/lib/xil_assert.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:35:29::SCWBDomain::il_cache.o psu_pmu_0/lib/xil_clocking.o psu_pmu_0/lib/xil_exception.o psu_pmu_0/lib/xil_mem.o psu_pmu_0/lib/xil_misc_psreset_ap
TRACE::2024-07-10.01:35:29::SCWBDomain::i.o psu_pmu_0/lib/xil_printf.o psu_pmu_0/lib/xil_sleepcommon.o psu_pmu_0/lib/xil_testcache.o psu_pmu_0/lib/xil_testio.o psu_pmu
TRACE::2024-07-10.01:35:29::SCWBDomain::_0/lib/xil_testmem.o psu_pmu_0/lib/xil_util.o psu_pmu_0/lib/xinterrupt_wrap.o psu_pmu_0/lib/xio.o psu_pmu_0/lib/xipipsu_buf.o p
TRACE::2024-07-10.01:35:29::SCWBDomain::su_pmu_0/lib/xipipsu_g.o psu_pmu_0/lib/xipipsu.o psu_pmu_0/lib/xipipsu_sinit.o psu_pmu_0/lib/xplatform_info.o psu_pmu_0/lib/xre
TRACE::2024-07-10.01:35:29::SCWBDomain::setps_g.o psu_pmu_0/lib/xresetps.o psu_pmu_0/lib/xresetps_sinit.o psu_pmu_0/lib/xrtcpsu_g.o psu_pmu_0/lib/xrtcpsu_intr.o psu_pm
TRACE::2024-07-10.01:35:29::SCWBDomain::u_0/lib/xrtcpsu.o psu_pmu_0/lib/xrtcpsu_selftest.o psu_pmu_0/lib/xrtcpsu_sinit.o psu_pmu_0/lib/xsdps_card.o psu_pmu_0/lib/xsdps
TRACE::2024-07-10.01:35:29::SCWBDomain::_g.o psu_pmu_0/lib/xsdps_host.o psu_pmu_0/lib/xsdps.o psu_pmu_0/lib/xsdps_options.o psu_pmu_0/lib/xsdps_sinit.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:35:29::SCWBDomain::spips_g.o psu_pmu_0/lib/xspips_hw.o psu_pmu_0/lib/xspips.o psu_pmu_0/lib/xspips_options.o psu_pmu_0/lib/xspips_selftest.o psu_p
TRACE::2024-07-10.01:35:29::SCWBDomain::mu_0/lib/xspips_sinit.o psu_pmu_0/lib/xsysmonpsu_g.o psu_pmu_0/lib/xsysmonpsu_intr.o psu_pmu_0/lib/xsysmonpsu.o psu_pmu_0/lib/x
TRACE::2024-07-10.01:35:29::SCWBDomain::sysmonpsu_selftest.o psu_pmu_0/lib/xsysmonpsu_sinit.o psu_pmu_0/lib/xtmrctr_g.o psu_pmu_0/lib/xtmrctr_intr.o psu_pmu_0/lib/xtmr
TRACE::2024-07-10.01:35:29::SCWBDomain::ctr_l.o psu_pmu_0/lib/xtmrctr.o psu_pmu_0/lib/xtmrctr_options.o psu_pmu_0/lib/xtmrctr_selftest.o psu_pmu_0/lib/xtmrctr_sinit.o 
TRACE::2024-07-10.01:35:29::SCWBDomain::psu_pmu_0/lib/xtmrctr_stats.o psu_pmu_0/lib/xttcps_g.o psu_pmu_0/lib/xttcps.o psu_pmu_0/lib/xttcps_options.o psu_pmu_0/lib/xttc
TRACE::2024-07-10.01:35:29::SCWBDomain::ps_selftest.o psu_pmu_0/lib/xttcps_sinit.o psu_pmu_0/lib/xuartps_g.o psu_pmu_0/lib/xuartps_hw.o psu_pmu_0/lib/xuartps_intr.o ps
TRACE::2024-07-10.01:35:29::SCWBDomain::u_pmu_0/lib/xuartps.o psu_pmu_0/lib/xuartps_options.o psu_pmu_0/lib/xuartps_selftest.o psu_pmu_0/lib/xuartps_sinit.o psu_pmu_0/
TRACE::2024-07-10.01:35:29::SCWBDomain::lib/xusbpsu_command.o psu_pmu_0/lib/xusbpsu_controltransfers.o psu_pmu_0/lib/xusbpsu_device.o psu_pmu_0/lib/xusbpsu_endpoint.o 
TRACE::2024-07-10.01:35:29::SCWBDomain::psu_pmu_0/lib/xusbpsu_ep0handler.o psu_pmu_0/lib/xusbpsu_ephandler.o psu_pmu_0/lib/xusbpsu_event.o psu_pmu_0/lib/xusbpsu_g.o ps
TRACE::2024-07-10.01:35:29::SCWBDomain::u_pmu_0/lib/xusbpsu_hibernation.o psu_pmu_0/lib/xusbpsu_intr.o psu_pmu_0/lib/xusbpsu.o psu_pmu_0/lib/xusbpsu_sinit.o psu_pmu_0/
TRACE::2024-07-10.01:35:29::SCWBDomain::lib/xvidc_edid_ext.o psu_pmu_0/lib/xvidc_edid.o psu_pmu_0/lib/xvidc.o psu_pmu_0/lib/xvidc_parse_edid.o psu_pmu_0/lib/xvidc_timi
TRACE::2024-07-10.01:35:29::SCWBDomain::ngs_table.o psu_pmu_0/lib/xwdtps_g.o psu_pmu_0/lib/xwdtps.o psu_pmu_0/lib/xwdtps_selftest.o psu_pmu_0/lib/xwdtps_sinit.o psu_pm
TRACE::2024-07-10.01:35:29::SCWBDomain::u_0/lib/xzdma_g.o psu_pmu_0/lib/xzdma_intr.o psu_pmu_0/lib/xzdma.o psu_pmu_0/lib/xzdma_selftest.o psu_pmu_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:35:30::SCWBDomain::Finished building libraries

TRACE::2024-07-10.01:35:30::SCWBDomain::make: Leaving directory '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp'

TRACE::2024-07-10.01:35:31::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:35:31::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2024-07-10.01:35:31::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:35:32::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:35:32::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2024-07-10.01:35:32::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:35:33::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:35:33::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2024-07-10.01:35:33::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:35:33::SCWBDomain::mb-gcc  -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:35:33::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects   -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2024-07-10.01:35:33::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2024-07-10.01:35:33::SCWBDomain::mb-gcc -o pmufw.elf idle_hooks.o pm_binding.o pm_callbacks.o pm_clock.o pm_config.o pm_core.o pm_csudma.o pm_ddr.o pm_extern.o 
TRACE::2024-07-10.01:35:33::SCWBDomain::pm_gic_proxy.o pm_gpp.o pm_hooks.o pm_ioctl.o pm_master.o pm_mmio_access.o pm_node.o pm_node_reset.o pm_notifier.o pm_periph.o 
TRACE::2024-07-10.01:35:33::SCWBDomain::pm_pinctrl.o pm_pll.o pm_power.o pm_proc.o pm_qspi.o pm_requirement.o pm_reset.o pm_slave.o pm_sram.o pm_system.o pm_usb.o xpfw
TRACE::2024-07-10.01:35:33::SCWBDomain::_aib.o xpfw_core.o xpfw_error_manager.o xpfw_events.o xpfw_interrupts.o xpfw_ipi_manager.o xpfw_main.o xpfw_mod_common.o xpfw_m
TRACE::2024-07-10.01:35:33::SCWBDomain::od_dap.o xpfw_mod_em.o xpfw_mod_extwdt.o xpfw_mod_legacy.o xpfw_mod_overtemp.o xpfw_mod_pm.o xpfw_mod_rpu.o xpfw_mod_rtc.o xpfw
TRACE::2024-07-10.01:35:33::SCWBDomain::_mod_sched.o xpfw_mod_stl.o xpfw_mod_ultra96.o xpfw_mod_wdt.o xpfw_module.o xpfw_platform.o xpfw_resets.o xpfw_restart.o xpfw_r
TRACE::2024-07-10.01:35:33::SCWBDomain::om_interface.o xpfw_scheduler.o xpfw_start.o xpfw_user_startup.o xpfw_util.o xpfw_xpu.o -MMD -MP      -mlittle-endian -mxl-barr
TRACE::2024-07-10.01:35:33::SCWBDomain::el-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-g
TRACE::2024-07-10.01:35:33::SCWBDomain::roup -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--st
TRACE::2024-07-10.01:35:33::SCWBDomain::art-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                                                
TRACE::2024-07-10.01:35:33::SCWBDomain::                               -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2024-07-10.01:35:38::SCWSystem::Checking the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:35:38::SCWSystem::Not a boot domain 
LOG::2024-07-10.01:35:38::SCWSystem::Started Processing the domain standalone_psu_cortexa53_0
TRACE::2024-07-10.01:35:38::SCWDomain::Generating domain artifcats
TRACE::2024-07-10.01:35:38::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-10.01:35:38::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:35:38::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-10.01:35:39::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:35:39::SCWMssOS::Copying the qemu file from  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt To /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_psu_cortexa53_0/qemu/
TRACE::2024-07-10.01:35:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-10.01:35:39::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:39::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:39::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:39::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:39::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:39::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:39::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:39::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:39::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:39::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:39::SCWMssOS::Completed writing the mss file at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp
TRACE::2024-07-10.01:35:39::SCWMssOS::Mss edits present, copying mssfile into export location /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-10.01:35:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-10.01:35:39::SCWDomain::Building the domain as part of full build :  standalone_psu_cortexa53_0
TRACE::2024-07-10.01:35:39::SCWMssOS::doing bsp build ... 
TRACE::2024-07-10.01:35:39::SCWMssOS::System Command Ran  cd  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp ; bash -c "make  " 
TRACE::2024-07-10.01:35:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:39::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:39::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:39::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:39::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:39::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:39::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:39::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:39::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:35:39::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2024-07-10.01:35:39::SCWMssOS::loop-distribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:35:39::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:35:39::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:39::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:39::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:39::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:39::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:39::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:39::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:39::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:39::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:39::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:39::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:39::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:35:40::SCWMssOS::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -
TRACE::2024-07-10.01:35:40::SCWMssOS::fno-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:40::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:40::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:40::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:40::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:40::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:40::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:40::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:40::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:40::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:40::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:40::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:40::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:35:40::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:35:40::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:35:41::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:35:41::SCWMssOS::istribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:41::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:41::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:41::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:41::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:41::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:41::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:35:41::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:35:41::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:35:41::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:41::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:41::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:42::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:35:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:42::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:42::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:42::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:42::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:42::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:42::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:42::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:42::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:42::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:42::SCWMssOS::Compiling avbuf

TRACE::2024-07-10.01:35:44::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:44::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:44::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:44::SCWMssOS::Compiling dppsu

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Compiling dpdma

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSE
TRACE::2024-07-10.01:35:45::SCWMssOS::MBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno
TRACE::2024-07-10.01:35:45::SCWMssOS::-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Building hyperspectral_hw_wrapped

TRACE::2024-07-10.01:35:45::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-07-10.01:35:45::SCWMssOS::make -j 30 --no-print-directory par_libs

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_5/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2024-07-10.01:35:45::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-
TRACE::2024-07-10.01:35:45::SCWMssOS::loop-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:35:45::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:35:45::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_4/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_6/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/hyperspectral_hw_wrapped_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "A
TRACE::2024-07-10.01:35:45::SCWMssOS::SSEMBLER=aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -
TRACE::2024-07-10.01:35:45::SCWMssOS::fno-tree-loop-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:35:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:35:45::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2024-07-10.01:35:45::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-d
TRACE::2024-07-10.01:35:45::SCWMssOS::istribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2024-07-10.01:35:45::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-lo
TRACE::2024-07-10.01:35:45::SCWMssOS::op-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2024-07-10.01:35:45::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distr
TRACE::2024-07-10.01:35:45::SCWMssOS::ibute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axidma_v9_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axidma_v9_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2024-07-10.01:35:45::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loo
TRACE::2024-07-10.01:35:45::SCWMssOS::p-distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v2_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:35:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:35:45::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_4/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_15/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_5/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2024-07-10.01:35:45::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dis
TRACE::2024-07-10.01:35:45::SCWMssOS::tribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_9/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2024-07-10.01:35:45::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-dist
TRACE::2024-07-10.01:35:45::SCWMssOS::ribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_15/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_15/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_11/src

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_13/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_11/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2024-07-10.01:35:45::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distri
TRACE::2024-07-10.01:35:45::SCWMssOS::bute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_13/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2024-07-10.01:35:45::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-
TRACE::2024-07-10.01:35:45::SCWMssOS::distribute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_5/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_7/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/xilffs_v4_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2024-07-10.01:35:45::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distrib
TRACE::2024-07-10.01:35:45::SCWMssOS::ute-patterns"

TRACE::2024-07-10.01:35:45::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_14/src

TRACE::2024-07-10.01:35:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_14/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2024-07-10.01:35:45::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -fno-tree-loop-distribu
TRACE::2024-07-10.01:35:45::SCWMssOS::te-patterns"

TRACE::2024-07-10.01:35:46::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-07-10.01:35:46::SCWMssOS::make --no-print-directory archive

TRACE::2024-07-10.01:35:46::SCWMssOS::aarch64-none-elf-ar -r  psu_cortexa53_0/lib/libxil.a psu_cortexa53_0/lib/abort.o psu_cortexa53_0/lib/asm_vectors.o psu_cortexa5
TRACE::2024-07-10.01:35:46::SCWMssOS::3_0/lib/boot.o psu_cortexa53_0/lib/close.o psu_cortexa53_0/lib/cpputest_time.o psu_cortexa53_0/lib/errno.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:35:46::SCWMssOS::_exit.o psu_cortexa53_0/lib/fcntl.o psu_cortexa53_0/lib/fstat.o psu_cortexa53_0/lib/getpid.o psu_cortexa53_0/lib/inbyte.o psu_c
TRACE::2024-07-10.01:35:46::SCWMssOS::ortexa53_0/lib/initialise_monitor_handles.o psu_cortexa53_0/lib/isatty.o psu_cortexa53_0/lib/kill.o psu_cortexa53_0/lib/lseek.o
TRACE::2024-07-10.01:35:46::SCWMssOS:: psu_cortexa53_0/lib/_open.o psu_cortexa53_0/lib/open.o psu_cortexa53_0/lib/outbyte.o psu_cortexa53_0/lib/print.o psu_cortexa53
TRACE::2024-07-10.01:35:46::SCWMssOS::_0/lib/putnum.o psu_cortexa53_0/lib/read.o psu_cortexa53_0/lib/_sbrk.o psu_cortexa53_0/lib/sbrk.o psu_cortexa53_0/lib/sleep.o p
TRACE::2024-07-10.01:35:46::SCWMssOS::su_cortexa53_0/lib/time.o psu_cortexa53_0/lib/translation_table.o psu_cortexa53_0/lib/unlink.o psu_cortexa53_0/lib/vectors.o ps
TRACE::2024-07-10.01:35:46::SCWMssOS::u_cortexa53_0/lib/write.o psu_cortexa53_0/lib/xaxidma_bd.o psu_cortexa53_0/lib/xaxidma_bdring.o psu_cortexa53_0/lib/xaxidma_g.o
TRACE::2024-07-10.01:35:46::SCWMssOS:: psu_cortexa53_0/lib/xaxidma.o psu_cortexa53_0/lib/xaxidma_selftest.o psu_cortexa53_0/lib/xaxidma_sinit.o psu_cortexa53_0/lib/x
TRACE::2024-07-10.01:35:46::SCWMssOS::axipmon_g.o psu_cortexa53_0/lib/xaxipmon.o psu_cortexa53_0/lib/xaxipmon_selftest.o psu_cortexa53_0/lib/xaxipmon_sinit.o psu_cor
TRACE::2024-07-10.01:35:46::SCWMssOS::texa53_0/lib/xclockps_divider.o psu_cortexa53_0/lib/xclockps_fixedfactor.o psu_cortexa53_0/lib/xclockps_gate.o psu_cortexa53_0/
TRACE::2024-07-10.01:35:46::SCWMssOS::lib/xclockps_g.o psu_cortexa53_0/lib/xclockps_mux.o psu_cortexa53_0/lib/xclockps.o psu_cortexa53_0/lib/xclockps_pll.o psu_corte
TRACE::2024-07-10.01:35:46::SCWMssOS::xa53_0/lib/xclockps_sinit.o psu_cortexa53_0/lib/xcoresightpsdcc.o psu_cortexa53_0/lib/xcsudma_g.o psu_cortexa53_0/lib/xcsudma_i
TRACE::2024-07-10.01:35:46::SCWMssOS::ntr.o psu_cortexa53_0/lib/xcsudma.o psu_cortexa53_0/lib/xcsudma_selftest.o psu_cortexa53_0/lib/xcsudma_sinit.o psu_cortexa53_0/
TRACE::2024-07-10.01:35:46::SCWMssOS::lib/xgpiops_g.o psu_cortexa53_0/lib/xgpiops_hw.o psu_cortexa53_0/lib/xgpiops_intr.o psu_cortexa53_0/lib/xgpiops.o psu_cortexa53
TRACE::2024-07-10.01:35:46::SCWMssOS::_0/lib/xgpiops_selftest.o psu_cortexa53_0/lib/xgpiops_sinit.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped_g.o psu_cortexa53_0
TRACE::2024-07-10.01:35:46::SCWMssOS::/lib/xhyperspectral_hw_wrapped_linux.o psu_cortexa53_0/lib/xhyperspectral_hw_wrapped.o psu_cortexa53_0/lib/xhyperspectral_hw_wr
TRACE::2024-07-10.01:35:46::SCWMssOS::apped_sinit.o psu_cortexa53_0/lib/xiicps_g.o psu_cortexa53_0/lib/xiicps_hw.o psu_cortexa53_0/lib/xiicps_intr.o psu_cortexa53_0/
TRACE::2024-07-10.01:35:46::SCWMssOS::lib/xiicps_master.o psu_cortexa53_0/lib/xiicps.o psu_cortexa53_0/lib/xiicps_options.o psu_cortexa53_0/lib/xiicps_selftest.o psu
TRACE::2024-07-10.01:35:46::SCWMssOS::_cortexa53_0/lib/xiicps_sinit.o psu_cortexa53_0/lib/xiicps_slave.o psu_cortexa53_0/lib/xiicps_xfer.o psu_cortexa53_0/lib/xil_as
TRACE::2024-07-10.01:35:46::SCWMssOS::sert.o psu_cortexa53_0/lib/xil_cache.o psu_cortexa53_0/lib/xil_clocking.o psu_cortexa53_0/lib/xil-crt0.o psu_cortexa53_0/lib/xi
TRACE::2024-07-10.01:35:46::SCWMssOS::l_exception.o psu_cortexa53_0/lib/xil_mem.o psu_cortexa53_0/lib/xil_mmu.o psu_cortexa53_0/lib/xil_printf.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:35:46::SCWMssOS::xil_sleepcommon.o psu_cortexa53_0/lib/xil_sleeptimer.o psu_cortexa53_0/lib/xil_smc.o psu_cortexa53_0/lib/xil_spinlock.o psu_cor
TRACE::2024-07-10.01:35:46::SCWMssOS::texa53_0/lib/xil_testcache.o psu_cortexa53_0/lib/xil_testio.o psu_cortexa53_0/lib/xil_testmem.o psu_cortexa53_0/lib/xil_util.o 
TRACE::2024-07-10.01:35:46::SCWMssOS::psu_cortexa53_0/lib/xinterrupt_wrap.o psu_cortexa53_0/lib/xipipsu_buf.o psu_cortexa53_0/lib/xipipsu_g.o psu_cortexa53_0/lib/xip
TRACE::2024-07-10.01:35:46::SCWMssOS::ipsu.o psu_cortexa53_0/lib/xipipsu_sinit.o psu_cortexa53_0/lib/xplatform_info.o psu_cortexa53_0/lib/xresetps_g.o psu_cortexa53_
TRACE::2024-07-10.01:35:46::SCWMssOS::0/lib/xresetps.o psu_cortexa53_0/lib/xresetps_sinit.o psu_cortexa53_0/lib/xrtcpsu_g.o psu_cortexa53_0/lib/xrtcpsu_intr.o psu_co
TRACE::2024-07-10.01:35:46::SCWMssOS::rtexa53_0/lib/xrtcpsu.o psu_cortexa53_0/lib/xrtcpsu_selftest.o psu_cortexa53_0/lib/xrtcpsu_sinit.o psu_cortexa53_0/lib/xscugic_
TRACE::2024-07-10.01:35:46::SCWMssOS::g.o psu_cortexa53_0/lib/xscugic_hw.o psu_cortexa53_0/lib/xscugic_intr.o psu_cortexa53_0/lib/xscugic.o psu_cortexa53_0/lib/xscug
TRACE::2024-07-10.01:35:46::SCWMssOS::ic_selftest.o psu_cortexa53_0/lib/xscugic_sinit.o psu_cortexa53_0/lib/xsdps_card.o psu_cortexa53_0/lib/xsdps_g.o psu_cortexa53_
TRACE::2024-07-10.01:35:46::SCWMssOS::0/lib/xsdps_host.o psu_cortexa53_0/lib/xsdps.o psu_cortexa53_0/lib/xsdps_options.o psu_cortexa53_0/lib/xsdps_sinit.o psu_cortex
TRACE::2024-07-10.01:35:46::SCWMssOS::a53_0/lib/xspips_g.o psu_cortexa53_0/lib/xspips_hw.o psu_cortexa53_0/lib/xspips.o psu_cortexa53_0/lib/xspips_options.o psu_cort
TRACE::2024-07-10.01:35:46::SCWMssOS::exa53_0/lib/xspips_selftest.o psu_cortexa53_0/lib/xspips_sinit.o psu_cortexa53_0/lib/xsysmonpsu_g.o psu_cortexa53_0/lib/xsysmon
TRACE::2024-07-10.01:35:46::SCWMssOS::psu_intr.o psu_cortexa53_0/lib/xsysmonpsu.o psu_cortexa53_0/lib/xsysmonpsu_selftest.o psu_cortexa53_0/lib/xsysmonpsu_sinit.o ps
TRACE::2024-07-10.01:35:46::SCWMssOS::u_cortexa53_0/lib/xtime_l.o psu_cortexa53_0/lib/xtmrctr_g.o psu_cortexa53_0/lib/xtmrctr_intr.o psu_cortexa53_0/lib/xtmrctr_l.o 
TRACE::2024-07-10.01:35:46::SCWMssOS::psu_cortexa53_0/lib/xtmrctr.o psu_cortexa53_0/lib/xtmrctr_options.o psu_cortexa53_0/lib/xtmrctr_selftest.o psu_cortexa53_0/lib/
TRACE::2024-07-10.01:35:46::SCWMssOS::xtmrctr_sinit.o psu_cortexa53_0/lib/xtmrctr_stats.o psu_cortexa53_0/lib/xttcps_g.o psu_cortexa53_0/lib/xttcps.o psu_cortexa53_0
TRACE::2024-07-10.01:35:46::SCWMssOS::/lib/xttcps_options.o psu_cortexa53_0/lib/xttcps_selftest.o psu_cortexa53_0/lib/xttcps_sinit.o psu_cortexa53_0/lib/xuartps_g.o 
TRACE::2024-07-10.01:35:46::SCWMssOS::psu_cortexa53_0/lib/xuartps_hw.o psu_cortexa53_0/lib/xuartps_intr.o psu_cortexa53_0/lib/xuartps.o psu_cortexa53_0/lib/xuartps_o
TRACE::2024-07-10.01:35:46::SCWMssOS::ptions.o psu_cortexa53_0/lib/xuartps_selftest.o psu_cortexa53_0/lib/xuartps_sinit.o psu_cortexa53_0/lib/xusbpsu_command.o psu_c
TRACE::2024-07-10.01:35:46::SCWMssOS::ortexa53_0/lib/xusbpsu_controltransfers.o psu_cortexa53_0/lib/xusbpsu_device.o psu_cortexa53_0/lib/xusbpsu_endpoint.o psu_corte
TRACE::2024-07-10.01:35:46::SCWMssOS::xa53_0/lib/xusbpsu_ep0handler.o psu_cortexa53_0/lib/xusbpsu_ephandler.o psu_cortexa53_0/lib/xusbpsu_event.o psu_cortexa53_0/lib
TRACE::2024-07-10.01:35:46::SCWMssOS::/xusbpsu_g.o psu_cortexa53_0/lib/xusbpsu_hibernation.o psu_cortexa53_0/lib/xusbpsu_intr.o psu_cortexa53_0/lib/xusbpsu.o psu_cor
TRACE::2024-07-10.01:35:46::SCWMssOS::texa53_0/lib/xusbpsu_sinit.o psu_cortexa53_0/lib/xvidc_edid_ext.o psu_cortexa53_0/lib/xvidc_edid.o psu_cortexa53_0/lib/xvidc.o 
TRACE::2024-07-10.01:35:46::SCWMssOS::psu_cortexa53_0/lib/xvidc_parse_edid.o psu_cortexa53_0/lib/xvidc_timings_table.o psu_cortexa53_0/lib/xwdtps_g.o psu_cortexa53_0
TRACE::2024-07-10.01:35:46::SCWMssOS::/lib/xwdtps.o psu_cortexa53_0/lib/xwdtps_selftest.o psu_cortexa53_0/lib/xwdtps_sinit.o psu_cortexa53_0/lib/xzdma_g.o psu_cortex
TRACE::2024-07-10.01:35:46::SCWMssOS::a53_0/lib/xzdma_intr.o psu_cortexa53_0/lib/xzdma.o psu_cortexa53_0/lib/xzdma_selftest.o psu_cortexa53_0/lib/xzdma_sinit.o

TRACE::2024-07-10.01:35:48::SCWMssOS::Finished building libraries

TRACE::2024-07-10.01:35:48::SCWMssOS::Copying to export directory.
TRACE::2024-07-10.01:35:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-10.01:35:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-10.01:35:48::SCWSystem::Completed Processing the domain standalone_psu_cortexa53_0
LOG::2024-07-10.01:35:48::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-10.01:35:48::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Started preparing the platform 
TRACE::2024-07-10.01:35:48::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWSystem::dir created 
TRACE::2024-07-10.01:35:48::SCWSystem::Writing the bif 
TRACE::2024-07-10.01:35:48::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-10.01:35:48::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-10.01:35:48::SCWPlatform::Completed generating the platform
TRACE::2024-07-10.01:35:48::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:35:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:35:48::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:35:48::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:35:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:35:48::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:35:48::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:35:48::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:35:48::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:48::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:48::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:48::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:48::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:48::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:48::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:48::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:48::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:48::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:48::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_psu_cortexa53_0",
			"sysDefaultDom":	"standalone_psu_cortexa53_0",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"6f07d4174e6319021910bebe5c00e7f7",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7", "xilsecure:4.7", "xilpm:4.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"857b017d6a75e6d3f52e51a63ca8a40a",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.2", "xilsecure:4.7", "xilskey:7.3"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_psu_cortexa53_0",
					"domainDispName":	"standalone_psu_cortexa53_0",
					"domainDesc":	"standalone_psu_cortexa53_0",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/qemu",
					"pmuQemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_psu_cortexa53_0/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.7",
					"mssFile":	"",
					"md5Digest":	"12263c11c9c212fe0306647a9cbcc6a0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.7"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-10.01:35:48::SCWPlatform::updated the xpfm file.
TRACE::2024-07-10.01:35:49::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:49::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:49::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:49::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:35:49::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:35:49::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:35:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:35:49::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:35:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:35:49::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:35:49::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:35:49::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:01::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:01::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:01::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:01::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:01::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:01::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:01::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:01::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:01::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:01::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:36:02::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:36:02::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:36:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:36:02::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:36:02::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:36:02::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:36:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:36:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:36:02::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:36:02::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:36:02::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:32::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:32::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:32::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:32::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:32::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-10.01:41:41::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-07-10.01:41:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilpm:4.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:41:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:41:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWReader::No isolation master present  
TRACE::2024-07-10.01:41:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-07-10.01:41:41::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-07-10.01:41:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilfpga:6.2
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:41:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:41:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWReader::No isolation master present  
TRACE::2024-07-10.01:41:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-07-10.01:41:41::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:41:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:41::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:41:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:41:41::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-10.01:41:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:41::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:41::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:41::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:41::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:41::SCWReader::No isolation master present  
TRACE::2024-07-10.01:41:42::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:42::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:42::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:42::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:42::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:42::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:42::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:42::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:42::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:42::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:41:43::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:43::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:41:43::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:41:43::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:43::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:43::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:43::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:43::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:44::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:44::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:44::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:44::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:44::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:44::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:44::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:44::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:44::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:44::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:44::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:44::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:41:44::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:44::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::In reload Mss file.
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-07-10.01:41:53::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-10.01:41:53::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-10.01:41:53::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-10.01:41:53::SCWMssOS::Commit changes completed.
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-07-10.01:41:53::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-10.01:41:53::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-07-10.01:41:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-10.01:41:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-10.01:41:53::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-07-10.01:41:53::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-07-10.01:41:53::SCWMssOS::Removing the swdes entry for  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:18::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:18::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:18::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:18::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:18::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-03.05:56:27::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-03.05:56:27::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-03.05:56:27::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-03.05:56:27::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:27::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:27::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:27::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:27::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:27::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:27::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-03.05:56:27::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:27::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:27::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:27::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2024-10-03.05:56:27::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-03.05:56:28::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilpm:4.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-03.05:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-03.05:56:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWReader::No isolation master present  
TRACE::2024-10-03.05:56:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2024-10-03.05:56:28::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2024-10-03.05:56:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-03.05:56:28::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilfpga:6.2
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilsecure:4.7
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilskey:7.3
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-03.05:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-03.05:56:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWReader::No isolation master present  
TRACE::2024-10-03.05:56:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2024-10-03.05:56:28::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2022.1/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::No sw design opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::mss exists loading the mss file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Opened the sw design from mss  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Adding the swdes entry /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss with des name system_1
TRACE::2024-10-03.05:56:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-03.05:56:28::SCWMssOS::Opened the sw design.  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS:: library already available in sw design:  xilffs:4.7
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Saving the mss changes /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-03.05:56:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-03.05:56:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-03.05:56:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to open the hw design at /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA given /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA absoulate path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform::DSA directory /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw
TRACE::2024-10-03.05:56:28::SCWPlatform:: Platform Path /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-10-03.05:56:28::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2024-10-03.05:56:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-10-03.05:56:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-03.05:56:28::SCWMssOS::Checking the sw design at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWMssOS::DEBUG:  swdes dump  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss|system_1||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2024-10-03.05:56:28::SCWMssOS::Sw design exists and opened at  /home/andresitocc99/Documentos/SSEE_Xilinx/Vitis/design_1_wrapper/psu_cortexa53_0/standalone_psu_cortexa53_0/bsp/system.mss
TRACE::2024-10-03.05:56:28::SCWReader::No isolation master present  
