vhdl work "C:\FPGA\PracticoFinal\Mux_sum_rest.vhd"
