

================================================================
== Vitis HLS Report for 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FeedB_Pipeline_N_FeedB_Pipeline_M  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Memory.cpp:422]   --->   Operation 5 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n1_02 = alloca i32 1" [../kernel/Memory.cpp:420]   --->   Operation 6 'alloca' 'n1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln420 = store i5 0, i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 11 'store' 'store_ln420' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln422 = store i7 0, i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 12 'store' 'store_ln422' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln420 = br void %for.body30" [../kernel/Memory.cpp:420]   --->   Operation 13 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../kernel/Memory.cpp:420]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%icmp_ln420 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../kernel/Memory.cpp:420]   --->   Operation 15 'icmp' 'icmp_ln420' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%add_ln420 = add i11 %indvar_flatten_load, i11 1" [../kernel/Memory.cpp:420]   --->   Operation 16 'add' 'add_ln420' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %icmp_ln420, void %for.inc37, void %for.inc40.exitStub" [../kernel/Memory.cpp:420]   --->   Operation 17 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 18 'load' 'm1_load' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n1_02_load = load i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 19 'load' 'n1_02_load' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @FeedB_Pipeline_N_FeedB_Pipeline_M_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%icmp_ln422 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Memory.cpp:422]   --->   Operation 22 'icmp' 'icmp_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln420 = select i1 %icmp_ln422, i7 0, i7 %m1_load" [../kernel/Memory.cpp:420]   --->   Operation 23 'select' 'select_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln420_1 = add i5 %n1_02_load, i5 1" [../kernel/Memory.cpp:420]   --->   Operation 24 'add' 'add_ln420_1' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln420_1 = select i1 %icmp_ln422, i5 %add_ln420_1, i5 %n1_02_load" [../kernel/Memory.cpp:420]   --->   Operation 25 'select' 'select_ln420_1' <Predicate = (!icmp_ln420)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%cmp31 = icmp_eq  i5 %select_ln420_1, i5 0" [../kernel/Memory.cpp:420]   --->   Operation 26 'icmp' 'cmp31' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i7 %select_ln420" [../kernel/Memory.cpp:422]   --->   Operation 27 'zext' 'zext_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:423]   --->   Operation 28 'specpipeline' 'specpipeline_ln423' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln426 = br i1 %cmp31, void %if.else, void %if.then" [../kernel/Memory.cpp:426]   --->   Operation 29 'br' 'br_ln426' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i256 %buffer_r, i64 0, i64 %zext_ln422" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 30 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%val_1 = load i6 %buffer_addr_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 31 'load' 'val_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln422 = add i7 %select_ln420, i7 1" [../kernel/Memory.cpp:422]   --->   Operation 32 'add' 'add_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln420 = store i11 %add_ln420, i11 %indvar_flatten" [../kernel/Memory.cpp:420]   --->   Operation 33 'store' 'store_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln420 = store i5 %select_ln420_1, i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 34 'store' 'store_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln422 = store i7 %add_ln422, i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 35 'store' 'store_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln420)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 36 [1/2] (1.20ns)   --->   "%val_1 = load i6 %buffer_addr_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 36 'load' 'val_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "%val = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bFeed" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427]   --->   Operation 38 'read' 'val' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i256 %buffer_r, i64 0, i64 %zext_ln422" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:428]   --->   Operation 39 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %val, i6 %buffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:428]   --->   Operation 40 'store' 'store_ln150' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln429 = br void %for.inc" [../kernel/Memory.cpp:429]   --->   Operation 41 'br' 'br_ln429' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%val_2 = phi i256 %val, void %if.then, i256 %val_1, void %if.else"   --->   Operation 42 'phi' 'val_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_0, i256 %val_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:432]   --->   Operation 43 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln422 = br void %for.body30" [../kernel/Memory.cpp:422]   --->   Operation 44 'br' 'br_ln422' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bFeed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m1                    (alloca           ) [ 010]
n1_02                 (alloca           ) [ 010]
indvar_flatten        (alloca           ) [ 010]
specinterface_ln0     (specinterface    ) [ 000]
specinterface_ln0     (specinterface    ) [ 000]
store_ln0             (store            ) [ 000]
store_ln420           (store            ) [ 000]
store_ln422           (store            ) [ 000]
br_ln420              (br               ) [ 000]
indvar_flatten_load   (load             ) [ 000]
icmp_ln420            (icmp             ) [ 011]
add_ln420             (add              ) [ 000]
br_ln420              (br               ) [ 000]
m1_load               (load             ) [ 000]
n1_02_load            (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
icmp_ln422            (icmp             ) [ 000]
select_ln420          (select           ) [ 000]
add_ln420_1           (add              ) [ 000]
select_ln420_1        (select           ) [ 000]
cmp31                 (icmp             ) [ 011]
zext_ln422            (zext             ) [ 011]
specpipeline_ln423    (specpipeline     ) [ 000]
br_ln426              (br               ) [ 000]
buffer_addr_1         (getelementptr    ) [ 011]
add_ln422             (add              ) [ 000]
store_ln420           (store            ) [ 000]
store_ln420           (store            ) [ 000]
store_ln422           (store            ) [ 000]
val_1                 (load             ) [ 000]
br_ln0                (br               ) [ 000]
val                   (read             ) [ 000]
buffer_addr           (getelementptr    ) [ 000]
store_ln150           (store            ) [ 000]
br_ln429              (br               ) [ 000]
val_2                 (phi              ) [ 000]
write_ln406           (write            ) [ 000]
br_ln422              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bPipes_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bFeed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bFeed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="FeedB_Pipeline_N_FeedB_Pipeline_M_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="m1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="n1_02_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1_02/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="indvar_flatten_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="val_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="256" slack="0"/>
<pin id="64" dir="0" index="1" bw="256" slack="0"/>
<pin id="65" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln406_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="256" slack="0"/>
<pin id="71" dir="0" index="2" bw="256" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln406/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="buffer_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="256" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="90" dir="1" index="7" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val_1/1 store_ln150/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buffer_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="1"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="val_2_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="256" slack="2147483647"/>
<pin id="103" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opset="val_2 (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="val_2_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="256" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_2/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="11" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln420_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln420/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln422_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln420_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="0"/>
<pin id="133" dir="0" index="1" bw="11" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln420/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln420_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="m1_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="n1_02_load_load_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_02_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln422_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="select_ln420_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln420/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln420_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln420_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="select_ln420_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln420_1/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="cmp31_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp31/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln422_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln422/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln422_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln422/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln420_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln420/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln420_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="5" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln420/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln422_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln422/1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="m1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="m1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="n1_02_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n1_02 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln420_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln420 "/>
</bind>
</comp>

<comp id="234" class="1005" name="cmp31_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp31 "/>
</bind>
</comp>

<comp id="238" class="1005" name="zext_ln422_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln422 "/>
</bind>
</comp>

<comp id="243" class="1005" name="buffer_addr_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="42" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="91"><net_src comp="75" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="82" pin="7"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="104" pin="4"/><net_sink comp="68" pin=2"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="143" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="146" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="149" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="146" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="155" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="192"><net_src comp="155" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="137" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="169" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="50" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="219"><net_src comp="54" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="222"><net_src comp="216" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="226"><net_src comp="58" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="229"><net_src comp="223" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="233"><net_src comp="131" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="177" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="183" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="246"><net_src comp="75" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="82" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bPipes_0 | {2 }
	Port: buffer_r | {2 }
 - Input state : 
	Port: FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M : bFeed | {2 }
	Port: FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M : buffer_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln420 : 1
		store_ln422 : 1
		indvar_flatten_load : 1
		icmp_ln420 : 2
		add_ln420 : 2
		br_ln420 : 3
		m1_load : 1
		n1_02_load : 1
		icmp_ln422 : 2
		select_ln420 : 3
		add_ln420_1 : 2
		select_ln420_1 : 3
		cmp31 : 4
		zext_ln422 : 4
		br_ln426 : 5
		buffer_addr_1 : 5
		val_1 : 6
		add_ln422 : 4
		store_ln420 : 3
		store_ln420 : 4
		store_ln422 : 5
	State 2
		store_ln150 : 1
		val_2 : 1
		write_ln406 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln420_fu_131    |    0    |    18   |
|   icmp   |    icmp_ln422_fu_149    |    0    |    14   |
|          |       cmp31_fu_177      |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |     add_ln420_fu_137    |    0    |    18   |
|    add   |    add_ln420_1_fu_163   |    0    |    12   |
|          |     add_ln422_fu_188    |    0    |    14   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln420_fu_155   |    0    |    7    |
|          |  select_ln420_1_fu_169  |    0    |    5    |
|----------|-------------------------|---------|---------|
|   read   |      val_read_fu_62     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln406_write_fu_68 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln422_fu_183    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   100   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| buffer_addr_1_reg_243|    6   |
|     cmp31_reg_234    |    1   |
|  icmp_ln420_reg_230  |    1   |
|indvar_flatten_reg_223|   11   |
|      m1_reg_209      |    7   |
|     n1_02_reg_216    |    5   |
|     val_2_reg_101    |   256  |
|  zext_ln422_reg_238  |   64   |
+----------------------+--------+
|         Total        |   351  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_82 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   100  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   351  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   351  |   109  |
+-----------+--------+--------+--------+
