
*** Running vivado
    with args -log jahwa_daq_system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source jahwa_daq_system_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source jahwa_daq_system_wrapper.tcl -notrace
Command: open_checkpoint D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1126.266 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.472 . Memory (MB): peak = 1126.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 694 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.199 . Memory (MB): peak = 1616.273 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1616.273 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1616.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 22 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1616.273 ; gain = 490.008
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/2023/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Jahwa/windows/vivado/project/pynq_jahwa_daq/pynq_jahwa_daq.ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1627.902 ; gain = 11.629

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e1af4690

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.669 . Memory (MB): peak = 1718.945 ; gain = 91.043

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1584a0edf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 187 cells and removed 343 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 113eb773c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 89 cells and removed 237 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16ce0f9f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 475 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net jahwa_daq_system_i/mb_softprocessor_0/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-194] Inserted BUFG jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_BUFG_inst to drive 33 load(s) on clock net jahwa_daq_system_i/axi_clock_divider_0/inst/axi_clock_divider_v1_0_S00_AXI_inst/clock_divider_inst/r_clk_div_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 191ec07d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 191ec07d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13602f4a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             187  |             343  |                                              3  |
|  Constant propagation         |              89  |             237  |                                              2  |
|  Sweep                        |               4  |             475  |                                              2  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1925.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21258e3df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1925.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 64 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 127624792

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2222.773 ; gain = 0.000
Ending Power Optimization Task | Checksum: 127624792

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2222.773 ; gain = 297.004

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e7f1df53

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2222.773 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e7f1df53

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2222.773 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2222.773 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e7f1df53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2222.773 ; gain = 606.500
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file jahwa_daq_system_wrapper_drc_opted.rpt -pb jahwa_daq_system_wrapper_drc_opted.pb -rpx jahwa_daq_system_wrapper_drc_opted.rpx
Command: report_drc -file jahwa_daq_system_wrapper_drc_opted.rpt -pb jahwa_daq_system_wrapper_drc_opted.pb -rpx jahwa_daq_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.773 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 116f48ecb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 2222.773 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ddd16d9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1669f4f3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1669f4f3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1669f4f3c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e9c8c8d3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18b2f25d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 26 LUTNM shape to break, 354 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 18, two critical 8, total 18, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 170 nets or cells. Created 18 new cells, deleted 152 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_1 could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_3 could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_0 could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/ENA could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg_2 could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/lmb_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[13] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[13]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[12] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[12]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[27] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[27]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[18] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[18]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[23] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[23]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[28] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[28]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[22] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[22]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[0] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[0]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[2] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[2]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[5] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[3] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[3]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[24] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[24]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[19] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[19]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[29] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[29]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[15] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[15]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[6] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[6]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[17] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[17]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[21] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[21]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[20] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[20]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[4] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[4]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[8] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[8]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[25] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[25]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[9] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[9]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[14] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[14]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[1] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[1]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[7] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[7]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[16] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[16]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[31] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[31]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[10] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[10]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[26] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[26]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[11] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[11]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[30] could not be optimized because driver jahwa_daq_system_i/mb_softprocessor_0/microblaze_local_memory_0/ilmb_bram_ctrl_0/U0/lmb_mux_I/BRAM_Dout_A[30]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 50 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2222.773 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           18  |            152  |                   170  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           50  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           68  |            152  |                   174  |           0  |          10  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1d576bba1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 19e850842

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19e850842

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e7c52636

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 105ed22d4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15ea1764b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df7c72c6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1350ac12b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f775c6f9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 129e27014

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1835aff98

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24e026003

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 24e026003

Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2b856278c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.442 | TNS=-7.064 |
Phase 1 Physical Synthesis Initialization | Checksum: 26a0fb2bd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 28ed9f21e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b856278c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.111. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 237876662

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 237876662

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 237876662

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 237876662

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2222.773 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19344614d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2222.773 ; gain = 0.000
Ending Placer Task | Checksum: 9b6f5ff8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:54 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:55 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file jahwa_daq_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file jahwa_daq_system_wrapper_utilization_placed.rpt -pb jahwa_daq_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file jahwa_daq_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2222.773 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 54bcc8d8 ConstDB: 0 ShapeSum: 46b29720 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d7fedba7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.773 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8ba242bb NumContArr: 4c5c98ec Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7fedba7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7fedba7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.773 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7fedba7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2222.773 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19d93efc0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2222.773 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.161  | TNS=0.000  | WHS=-0.258 | THS=-112.033|

Phase 2 Router Initialization | Checksum: 1bde52c05

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2222.773 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0025888 %
  Global Horizontal Routing Utilization  = 0.00447938 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9356
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9356
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1bde52c05

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2222.773 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1eb54d3bc

Time (s): cpu = 00:01:49 ; elapsed = 00:01:07 . Memory (MB): peak = 2456.105 ; gain = 233.332
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D|
|               clk_fpga_0 |               clk_fpga_0 |jahwa_daq_system_i/mb_softprocessor_0/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1136
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.008  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a5394753

Time (s): cpu = 00:02:29 ; elapsed = 00:01:40 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 98cf25a4

Time (s): cpu = 00:02:43 ; elapsed = 00:01:54 . Memory (MB): peak = 2456.105 ; gain = 233.332
Phase 4 Rip-up And Reroute | Checksum: 98cf25a4

Time (s): cpu = 00:02:43 ; elapsed = 00:01:54 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 170028e2a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:54 . Memory (MB): peak = 2456.105 ; gain = 233.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 170028e2a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:54 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 170028e2a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:54 . Memory (MB): peak = 2456.105 ; gain = 233.332
Phase 5 Delay and Skew Optimization | Checksum: 170028e2a

Time (s): cpu = 00:02:44 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7ea59197

Time (s): cpu = 00:02:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e49d9395

Time (s): cpu = 00:02:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332
Phase 6 Post Hold Fix | Checksum: e49d9395

Time (s): cpu = 00:02:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.20037 %
  Global Horizontal Routing Utilization  = 4.69033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13f95e479

Time (s): cpu = 00:02:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13f95e479

Time (s): cpu = 00:02:45 ; elapsed = 00:01:55 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175896504

Time (s): cpu = 00:02:46 ; elapsed = 00:01:56 . Memory (MB): peak = 2456.105 ; gain = 233.332

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 175896504

Time (s): cpu = 00:02:46 ; elapsed = 00:01:56 . Memory (MB): peak = 2456.105 ; gain = 233.332
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:46 ; elapsed = 00:01:57 . Memory (MB): peak = 2456.105 ; gain = 233.332

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
154 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 2456.105 ; gain = 233.332
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2456.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file jahwa_daq_system_wrapper_drc_routed.rpt -pb jahwa_daq_system_wrapper_drc_routed.pb -rpx jahwa_daq_system_wrapper_drc_routed.rpx
Command: report_drc -file jahwa_daq_system_wrapper_drc_routed.rpt -pb jahwa_daq_system_wrapper_drc_routed.pb -rpx jahwa_daq_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2456.105 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file jahwa_daq_system_wrapper_methodology_drc_routed.rpt -pb jahwa_daq_system_wrapper_methodology_drc_routed.pb -rpx jahwa_daq_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file jahwa_daq_system_wrapper_methodology_drc_routed.rpt -pb jahwa_daq_system_wrapper_methodology_drc_routed.pb -rpx jahwa_daq_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Jahwa/windows/vivado/pynq_mb/jahwa_daq_system/jahwa_daq_system.runs/impl_1/jahwa_daq_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file jahwa_daq_system_wrapper_power_routed.rpt -pb jahwa_daq_system_wrapper_power_summary_routed.pb -rpx jahwa_daq_system_wrapper_power_routed.rpx
Command: report_power -file jahwa_daq_system_wrapper_power_routed.rpt -pb jahwa_daq_system_wrapper_power_summary_routed.pb -rpx jahwa_daq_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
166 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file jahwa_daq_system_wrapper_route_status.rpt -pb jahwa_daq_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file jahwa_daq_system_wrapper_timing_summary_routed.rpt -pb jahwa_daq_system_wrapper_timing_summary_routed.pb -rpx jahwa_daq_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file jahwa_daq_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file jahwa_daq_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file jahwa_daq_system_wrapper_bus_skew_routed.rpt -pb jahwa_daq_system_wrapper_bus_skew_routed.pb -rpx jahwa_daq_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the jahwa_daq_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force jahwa_daq_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPI_sck_iobuf/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPI_ss_iobuf_0/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer SPI_ss_iobuf_1/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./jahwa_daq_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2720.516 ; gain = 264.410
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 13:39:21 2023...
