// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/07/2025 14:29:33"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 100 ps/ 1 ps

module RV32I (
	clk,
	rst,
	PCF,
	InstrF,
	ResultW,
	RD_W,
	stall_F,
	stall_D,
	flush_D,
	flush_E,
	ForwardAE,
	ForwardBE,
	lwStall,
	branchStall);
input 	clk;
input 	rst;
output 	[31:0] PCF;
output 	[31:0] InstrF;
output 	[31:0] ResultW;
output 	[4:0] RD_W;
output 	stall_F;
output 	stall_D;
output 	flush_D;
output 	flush_E;
output 	[1:0] ForwardAE;
output 	[1:0] ForwardBE;
output 	lwStall;
output 	branchStall;

// Design Ports Information
// PCF[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[3]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[4]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[6]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[7]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[8]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[9]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[10]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[12]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[13]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[14]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[15]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[16]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[17]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[18]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[19]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[20]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[21]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[22]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[23]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[24]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[25]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[26]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[27]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[28]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[29]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[30]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCF[31]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[2]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[3]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[4]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[6]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[7]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[8]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[9]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[10]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[14]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[16]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[17]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[18]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[19]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[20]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[21]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[22]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[23]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[24]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[25]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[26]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[27]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[28]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[29]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[30]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstrF[31]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[0]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[1]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[2]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[4]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[5]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[8]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[9]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[11]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[12]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[13]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[14]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[15]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[16]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[17]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[18]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[19]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[20]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[21]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[22]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[23]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[24]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[25]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[26]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[27]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[28]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[30]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ResultW[31]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_W[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_W[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_W[2]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_W[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD_W[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall_F	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stall_D	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_D	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flush_E	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ForwardAE[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ForwardAE[1]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ForwardBE[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ForwardBE[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lwStall	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchStall	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RV32I_6_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \execute|alu|Add1~38_combout ;
wire \execute|alu|Add0~41_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a31 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a28 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a26 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a24 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a22 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a21 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a20 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a19 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a18 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a16 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a15 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a13 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a10 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a3 ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a2 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a31 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a29 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a27 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a24 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a23 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a21 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a20 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a19 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a18 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a15 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a13 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a10 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a7 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a5 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a3 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a2 ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a1 ;
wire \hazard_controller|Equal0~0_combout ;
wire \hazard_controller|StallF~0_combout ;
wire \hazard_controller|StallF~4_combout ;
wire \data_hazard_unit|ForwardAE[0]~1_combout ;
wire \data_hazard_unit|ForwardBE[0]~2_combout ;
wire \memory|dmem|mem~34_combout ;
wire \memory|dmem|mem~2_q ;
wire \memory|dmem|mem~42_combout ;
wire \memory|dmem|mem~43_combout ;
wire \memory|dmem|mem~4_q ;
wire \memory|dmem|mem~46_combout ;
wire \memory|dmem|mem~47_combout ;
wire \memory|dmem|mem~5_q ;
wire \memory|dmem|mem~48_combout ;
wire \memory|dmem|mem~49_combout ;
wire \memory|dmem|mem~7_q ;
wire \memory|dmem|mem~52_combout ;
wire \memory|dmem|mem~53_combout ;
wire \memory|dmem|mem~16_q ;
wire \memory|dmem|mem~70_combout ;
wire \memory|dmem|mem~71_combout ;
wire \memory|dmem|mem~17_q ;
wire \memory|dmem|mem~72_combout ;
wire \memory|dmem|mem~73_combout ;
wire \memory|dmem|mem~23_q ;
wire \memory|dmem|mem~84_combout ;
wire \memory|dmem|mem~85_combout ;
wire \memory|dmem|mem~25_q ;
wire \memory|dmem|mem~88_combout ;
wire \memory|dmem|mem~30_q ;
wire \memory|dmem|mem~98_combout ;
wire \memory|dmem|mem~99_combout ;
wire \memory|dmem|mem~31_q ;
wire \memory|dmem|mem~100_combout ;
wire \memory|dmem|mem~101_combout ;
wire \execute|alu_src_mux|c[2]~0_combout ;
wire \execute|srcb_mux|d[3]~6_combout ;
wire \execute|srcb_mux|d[3]~7_combout ;
wire \execute|alu_src_mux|c[3]~3_combout ;
wire \execute|alu_src_mux|c[6]~7_combout ;
wire \execute|alu_src_mux|c[7]~8_combout ;
wire \execute|alu_src_mux|c[8]~9_combout ;
wire \memory|dmem|mem~105_combout ;
wire \execute|srca_mux|d[28]~30_combout ;
wire \execute|srca_mux|d[28]~31_combout ;
wire \execute|alu_src_mux|c[27]~17_combout ;
wire \execute|srca_mux|d[26]~34_combout ;
wire \execute|srca_mux|d[26]~35_combout ;
wire \execute|srca_mux|d[22]~42_combout ;
wire \execute|srca_mux|d[22]~43_combout ;
wire \execute|alu_src_mux|c[21]~23_combout ;
wire \execute|srca_mux|d[20]~46_combout ;
wire \execute|srca_mux|d[20]~47_combout ;
wire \execute|alu_src_mux|c[18]~26_combout ;
wire \execute|srca_mux|d[13]~60_combout ;
wire \execute|srca_mux|d[13]~61_combout ;
wire \execute|alu_src_mux|c[12]~32_combout ;
wire \decode|rf|Register~70_combout ;
wire \decode|rf|Register~0_q ;
wire \decode|rf|Register~72_combout ;
wire \decode|extension|Imm_Ext[2]~0_combout ;
wire \decode|rf|Register~77_combout ;
wire \decode|rf|Register~79_combout ;
wire \decode|rf|Register~82_combout ;
wire \decode|rf|Register~83_combout ;
wire \decode|rf|Register~84_combout ;
wire \decode|rf|Register~85_combout ;
wire \decode|rf|Register~88_combout ;
wire \decode|rf|Register~89_combout ;
wire \decode|extension|Imm_Ext[3]~3_combout ;
wire \decode|rf|Register~90_combout ;
wire \decode|rf|Register~91_combout ;
wire \decode|rf|Register~96_combout ;
wire \decode|rf|Register~98_combout ;
wire \decode|rf|Register~99_combout ;
wire \decode|rf|Register~102_combout ;
wire \decode|rf|Register~106_combout ;
wire \decode|rf|Register~107_combout ;
wire \decode|rf|Register~116_combout ;
wire \decode|rf|Register~117_combout ;
wire \decode|rf|Register~118_combout ;
wire \decode|rf|Register~119_combout ;
wire \decode|rf|Register~122_combout ;
wire \decode|rf|Register~124_combout ;
wire \decode|rf|Register~125_combout ;
wire \decode|rf|Register~126_combout ;
wire \decode|rf|Register~127_combout ;
wire \decode|rf|Register~134_combout ;
wire \decode|rf|Register~135_combout ;
wire \decode|rf|Register~136_combout ;
wire \decode|rf|Register~137_combout ;
wire \decode|rf|Register~142_combout ;
wire \decode|rf|Register~143_combout ;
wire \decode|rf|Register~144_combout ;
wire \decode|rf|Register~145_combout ;
wire \decode|rf|Register~148_combout ;
wire \decode|rf|Register~152_combout ;
wire \decode|rf|Register~153_combout ;
wire \decode|rf|Register~154_combout ;
wire \decode|rf|Register~155_combout ;
wire \decode|rf|Register~158_combout ;
wire \decode|rf|Register~159_combout ;
wire \decode|rf|Register~160_combout ;
wire \decode|rf|Register~161_combout ;
wire \decode|rf|Register~162_combout ;
wire \decode|rf|Register~164_combout ;
wire \decode|rf|Register~165_combout ;
wire \decode|rf|Register~166_combout ;
wire \decode|rf|Register~167_combout ;
wire \decode|rf|Register~168_combout ;
wire \decode|rf|Register~169_combout ;
wire \decode|rf|Register~170_combout ;
wire \decode|rf|Register~171_combout ;
wire \decode|rf|Register~172_combout ;
wire \decode|rf|Register~173_combout ;
wire \decode|rf|Register~174_combout ;
wire \decode|rf|Register~175_combout ;
wire \decode|rf|Register~176_combout ;
wire \decode|rf|Register~177_combout ;
wire \decode|rf|Register~178_combout ;
wire \decode|rf|Register~179_combout ;
wire \decode|rf|Register~184_combout ;
wire \decode|rf|Register~185_combout ;
wire \decode|rf|Register~188_combout ;
wire \decode|rf|Register~189_combout ;
wire \decode|rf|Register~190_combout ;
wire \decode|rf|Register~191_combout ;
wire \decode|rf|Register~192_combout ;
wire \decode|rf|Register~196_combout ;
wire \decode|rf|Register~197_combout ;
wire \decode|rf|Register~198_combout ;
wire \decode|rf|Register~199_combout ;
wire \decode|rf|Register~200_combout ;
wire \decode|rf|Register~202_combout ;
wire \if_id|InstrD[13]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[3]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[6]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[2]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[6]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[27]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[29]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[79]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[81]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[22]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[24]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[26]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[28]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[30]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[34]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[38]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[42]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[46]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[52]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[54]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[56]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[60]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[62]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[66]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[68]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[80]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[82]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[16]~feeder_combout ;
wire \decode|rf|Register~0feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[16]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[14]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[12]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[18]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[18]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[20]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[22]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[26]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[32]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[32]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[74]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[74]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[72]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[70]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[68]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[66]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[64]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[62]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[60]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[60]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[58]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[56]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[54]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[54]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[52]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[52]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[50]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[50]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[48]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[48]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[44]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[42]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[42]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[38]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[38]~feeder_combout ;
wire \PCF[0]~output_o ;
wire \PCF[1]~output_o ;
wire \PCF[2]~output_o ;
wire \PCF[3]~output_o ;
wire \PCF[4]~output_o ;
wire \PCF[5]~output_o ;
wire \PCF[6]~output_o ;
wire \PCF[7]~output_o ;
wire \PCF[8]~output_o ;
wire \PCF[9]~output_o ;
wire \PCF[10]~output_o ;
wire \PCF[11]~output_o ;
wire \PCF[12]~output_o ;
wire \PCF[13]~output_o ;
wire \PCF[14]~output_o ;
wire \PCF[15]~output_o ;
wire \PCF[16]~output_o ;
wire \PCF[17]~output_o ;
wire \PCF[18]~output_o ;
wire \PCF[19]~output_o ;
wire \PCF[20]~output_o ;
wire \PCF[21]~output_o ;
wire \PCF[22]~output_o ;
wire \PCF[23]~output_o ;
wire \PCF[24]~output_o ;
wire \PCF[25]~output_o ;
wire \PCF[26]~output_o ;
wire \PCF[27]~output_o ;
wire \PCF[28]~output_o ;
wire \PCF[29]~output_o ;
wire \PCF[30]~output_o ;
wire \PCF[31]~output_o ;
wire \InstrF[0]~output_o ;
wire \InstrF[1]~output_o ;
wire \InstrF[2]~output_o ;
wire \InstrF[3]~output_o ;
wire \InstrF[4]~output_o ;
wire \InstrF[5]~output_o ;
wire \InstrF[6]~output_o ;
wire \InstrF[7]~output_o ;
wire \InstrF[8]~output_o ;
wire \InstrF[9]~output_o ;
wire \InstrF[10]~output_o ;
wire \InstrF[11]~output_o ;
wire \InstrF[12]~output_o ;
wire \InstrF[13]~output_o ;
wire \InstrF[14]~output_o ;
wire \InstrF[15]~output_o ;
wire \InstrF[16]~output_o ;
wire \InstrF[17]~output_o ;
wire \InstrF[18]~output_o ;
wire \InstrF[19]~output_o ;
wire \InstrF[20]~output_o ;
wire \InstrF[21]~output_o ;
wire \InstrF[22]~output_o ;
wire \InstrF[23]~output_o ;
wire \InstrF[24]~output_o ;
wire \InstrF[25]~output_o ;
wire \InstrF[26]~output_o ;
wire \InstrF[27]~output_o ;
wire \InstrF[28]~output_o ;
wire \InstrF[29]~output_o ;
wire \InstrF[30]~output_o ;
wire \InstrF[31]~output_o ;
wire \ResultW[0]~output_o ;
wire \ResultW[1]~output_o ;
wire \ResultW[2]~output_o ;
wire \ResultW[3]~output_o ;
wire \ResultW[4]~output_o ;
wire \ResultW[5]~output_o ;
wire \ResultW[6]~output_o ;
wire \ResultW[7]~output_o ;
wire \ResultW[8]~output_o ;
wire \ResultW[9]~output_o ;
wire \ResultW[10]~output_o ;
wire \ResultW[11]~output_o ;
wire \ResultW[12]~output_o ;
wire \ResultW[13]~output_o ;
wire \ResultW[14]~output_o ;
wire \ResultW[15]~output_o ;
wire \ResultW[16]~output_o ;
wire \ResultW[17]~output_o ;
wire \ResultW[18]~output_o ;
wire \ResultW[19]~output_o ;
wire \ResultW[20]~output_o ;
wire \ResultW[21]~output_o ;
wire \ResultW[22]~output_o ;
wire \ResultW[23]~output_o ;
wire \ResultW[24]~output_o ;
wire \ResultW[25]~output_o ;
wire \ResultW[26]~output_o ;
wire \ResultW[27]~output_o ;
wire \ResultW[28]~output_o ;
wire \ResultW[29]~output_o ;
wire \ResultW[30]~output_o ;
wire \ResultW[31]~output_o ;
wire \RD_W[0]~output_o ;
wire \RD_W[1]~output_o ;
wire \RD_W[2]~output_o ;
wire \RD_W[3]~output_o ;
wire \RD_W[4]~output_o ;
wire \stall_F~output_o ;
wire \stall_D~output_o ;
wire \flush_D~output_o ;
wire \flush_E~output_o ;
wire \ForwardAE[0]~output_o ;
wire \ForwardAE[1]~output_o ;
wire \ForwardBE[0]~output_o ;
wire \ForwardBE[1]~output_o ;
wire \lwStall~output_o ;
wire \branchStall~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \fetch|Program_Counter|PC[2]~30_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \fetch|Program_Counter|PC[2]~31 ;
wire \fetch|Program_Counter|PC[3]~32_combout ;
wire \fetch|Program_Counter|PC[3]~33 ;
wire \fetch|Program_Counter|PC[4]~35 ;
wire \fetch|Program_Counter|PC[5]~36_combout ;
wire \fetch|IMEM|mem~5_combout ;
wire \fetch|Program_Counter|PC[5]~37 ;
wire \fetch|Program_Counter|PC[6]~39 ;
wire \fetch|Program_Counter|PC[7]~41 ;
wire \fetch|Program_Counter|PC[8]~42_combout ;
wire \fetch|Program_Counter|PC[8]~43 ;
wire \fetch|Program_Counter|PC[9]~44_combout ;
wire \fetch|Program_Counter|PC[9]~45 ;
wire \fetch|Program_Counter|PC[10]~46_combout ;
wire \fetch|Program_Counter|PC[10]~47 ;
wire \fetch|Program_Counter|PC[11]~48_combout ;
wire \fetch|Program_Counter|PC[6]~38_combout ;
wire \fetch|IMEM|RD[26]~0_combout ;
wire \fetch|IMEM|RD[26]~1_combout ;
wire \fetch|IMEM|RD[9]~7_combout ;
wire \if_id|InstrD[9]~feeder_combout ;
wire \id_ex|RD_E[2]~feeder_combout ;
wire \fetch|IMEM|mem~7_combout ;
wire \fetch|IMEM|RD[11]~9_combout ;
wire \if_id|InstrD[11]~feeder_combout ;
wire \fetch|IMEM|mem~3_combout ;
wire \fetch|IMEM|RD[7]~5_combout ;
wire \if_id|InstrD[7]~feeder_combout ;
wire \hazard_controller|StallF~1_combout ;
wire \fetch|IMEM|mem~6_combout ;
wire \fetch|IMEM|RD[10]~8_combout ;
wire \fetch|IMEM|mem~11_combout ;
wire \if_id|InstrD~0_combout ;
wire \if_id|InstrD[16]~feeder_combout ;
wire \hazard_controller|StallF~2_combout ;
wire \fetch|IMEM|mem~13_combout ;
wire \if_id|InstrD~3_combout ;
wire \fetch|IMEM|mem~15_combout ;
wire \if_id|InstrD~2_combout ;
wire \hazard_controller|StallF~3_combout ;
wire \fetch|IMEM|mem~21_combout ;
wire \if_id|InstrD~6_combout ;
wire \hazard_controller|StallF~5_combout ;
wire \hazard_controller|StallF~6_combout ;
wire \fetch|Program_Counter|PC[4]~34_combout ;
wire \fetch|Program_Counter|PC[7]~40_combout ;
wire \fetch|Program_Counter|PC[11]~49 ;
wire \fetch|Program_Counter|PC[12]~50_combout ;
wire \fetch|Program_Counter|PC[12]~51 ;
wire \fetch|Program_Counter|PC[13]~52_combout ;
wire \fetch|Program_Counter|PC[13]~53 ;
wire \fetch|Program_Counter|PC[14]~54_combout ;
wire \fetch|Program_Counter|PC[14]~55 ;
wire \fetch|Program_Counter|PC[15]~56_combout ;
wire \fetch|Program_Counter|PC[15]~57 ;
wire \fetch|Program_Counter|PC[16]~58_combout ;
wire \fetch|Program_Counter|PC[16]~59 ;
wire \fetch|Program_Counter|PC[17]~60_combout ;
wire \fetch|Program_Counter|PC[17]~61 ;
wire \fetch|Program_Counter|PC[18]~62_combout ;
wire \fetch|Program_Counter|PC[18]~63 ;
wire \fetch|Program_Counter|PC[19]~64_combout ;
wire \fetch|Program_Counter|PC[19]~65 ;
wire \fetch|Program_Counter|PC[20]~66_combout ;
wire \fetch|Program_Counter|PC[20]~67 ;
wire \fetch|Program_Counter|PC[21]~68_combout ;
wire \fetch|Program_Counter|PC[21]~69 ;
wire \fetch|Program_Counter|PC[22]~70_combout ;
wire \fetch|Program_Counter|PC[22]~71 ;
wire \fetch|Program_Counter|PC[23]~72_combout ;
wire \fetch|Program_Counter|PC[23]~73 ;
wire \fetch|Program_Counter|PC[24]~74_combout ;
wire \fetch|Program_Counter|PC[24]~75 ;
wire \fetch|Program_Counter|PC[25]~76_combout ;
wire \fetch|Program_Counter|PC[25]~77 ;
wire \fetch|Program_Counter|PC[26]~78_combout ;
wire \fetch|Program_Counter|PC[26]~79 ;
wire \fetch|Program_Counter|PC[27]~80_combout ;
wire \fetch|Program_Counter|PC[27]~81 ;
wire \fetch|Program_Counter|PC[28]~82_combout ;
wire \fetch|Program_Counter|PC[28]~83 ;
wire \fetch|Program_Counter|PC[29]~84_combout ;
wire \fetch|Program_Counter|PC[29]~85 ;
wire \fetch|Program_Counter|PC[30]~86_combout ;
wire \fetch|Program_Counter|PC[30]~87 ;
wire \fetch|Program_Counter|PC[31]~88_combout ;
wire \fetch|IMEM|mem~0_combout ;
wire \fetch|IMEM|RD[0]~2_combout ;
wire \fetch|IMEM|mem~1_combout ;
wire \fetch|IMEM|RD[4]~3_combout ;
wire \fetch|IMEM|mem~2_combout ;
wire \fetch|IMEM|RD[5]~4_combout ;
wire \fetch|IMEM|mem~4_combout ;
wire \fetch|IMEM|RD[8]~6_combout ;
wire \fetch|IMEM|mem~8_combout ;
wire \fetch|IMEM|RD[13]~10_combout ;
wire \fetch|IMEM|mem~9_combout ;
wire \fetch|IMEM|mem~10_combout ;
wire \fetch|IMEM|mem~12_combout ;
wire \fetch|IMEM|mem~14_combout ;
wire \fetch|IMEM|mem~16_combout ;
wire \fetch|IMEM|mem~17_combout ;
wire \fetch|IMEM|mem~18_combout ;
wire \fetch|IMEM|mem~19_combout ;
wire \fetch|IMEM|mem~20_combout ;
wire \fetch|IMEM|mem~22_combout ;
wire \fetch|IMEM|mem~23_combout ;
wire \fetch|IMEM|RD[25]~11_combout ;
wire \fetch|IMEM|RD[26]~12_combout ;
wire \fetch|IMEM|RD[26]~13_combout ;
wire \if_id|InstrD[0]~feeder_combout ;
wire \decode|control|ALU_Decoder|ALUControl~0_combout ;
wire \ex_mem|ALU_ResultM[10]~feeder_combout ;
wire \if_id|InstrD[8]~feeder_combout ;
wire \data_hazard_unit|ForwardBE~4_combout ;
wire \data_hazard_unit|ForwardAE~3_combout ;
wire \data_hazard_unit|ForwardBE[1]~10_combout ;
wire \data_hazard_unit|ForwardBE[1]~9_combout ;
wire \data_hazard_unit|ForwardBE[1]~11_combout ;
wire \mem_wb|RD_W[0]~feeder_combout ;
wire \decode|control|Main_Decoder|RegWrite~combout ;
wire \id_ex|RegWriteE~q ;
wire \ex_mem|RegWriteM~q ;
wire \mem_wb|RegWriteW~q ;
wire \data_hazard_unit|ForwardAE~0_combout ;
wire \data_hazard_unit|ForwardBE[0]~0_combout ;
wire \data_hazard_unit|ForwardBE[0]~1_combout ;
wire \data_hazard_unit|ForwardBE[0]~3_combout ;
wire \if_id|InstrD~5_combout ;
wire \if_id|InstrD~4_combout ;
wire \id_ex|RS2_E[3]~feeder_combout ;
wire \data_hazard_unit|ForwardBE~6_combout ;
wire \data_hazard_unit|ForwardBE~7_combout ;
wire \data_hazard_unit|ForwardBE[0]~8_combout ;
wire \execute|srcb_mux|d[10]~16_combout ;
wire \execute|srcb_mux|d[10]~46_combout ;
wire \decode|control|Main_Decoder|Equal3~0_combout ;
wire \id_ex|MemWriteE~q ;
wire \ex_mem|MemWriteM~feeder_combout ;
wire \ex_mem|MemWriteM~q ;
wire \decode|rf|Register~33feeder_combout ;
wire \decode|rf|Register~33_q ;
wire \data_hazard_unit|ForwardAE~12_combout ;
wire \decode|rf|Register~75_combout ;
wire \decode|rf|Register_rtl_1_bypass[3]~feeder_combout ;
wire \decode|rf|Register~73_combout ;
wire \decode|rf|Register~78_combout ;
wire \data_hazard_unit|ForwardBE~5_combout ;
wire \execute|srcb_mux|d[1]~2_combout ;
wire \decode|extension|Imm_Ext[1]~1_combout ;
wire \execute|srcb_mux|d[1]~3_combout ;
wire \execute|alu_src_mux|c[1]~1_combout ;
wire \if_id|InstrD~1_combout ;
wire \if_id|InstrD[15]~feeder_combout ;
wire \data_hazard_unit|ForwardAE[1]~10_combout ;
wire \data_hazard_unit|ForwardAE[1]~8_combout ;
wire \data_hazard_unit|ForwardAE[1]~9_combout ;
wire \data_hazard_unit|ForwardAE[1]~11_combout ;
wire \decode|extension|Imm_Ext[0]~2_combout ;
wire \execute|srcb_mux|d[0]~4_combout ;
wire \decode|rf|Register_rtl_1_bypass[12]~feeder_combout ;
wire \decode|rf|Register~86_combout ;
wire \execute|srcb_mux|d[2]~0_combout ;
wire \execute|srcb_mux|d[2]~1_combout ;
wire \execute|srcb_mux|d[2]~40_combout ;
wire \memory|dmem|mem~3_q ;
wire \memory|dmem|mem~0feeder_combout ;
wire \memory|dmem|mem~0_q ;
wire \memory|dmem|mem~44_combout ;
wire \memory|dmem|mem~45_combout ;
wire \data_hazard_unit|ForwardAE[0]~2_combout ;
wire \data_hazard_unit|ForwardAE~5_combout ;
wire \data_hazard_unit|ForwardAE~4_combout ;
wire \data_hazard_unit|ForwardAE~6_combout ;
wire \data_hazard_unit|ForwardAE[0]~7_combout ;
wire \execute|srca_mux|d[2]~0_combout ;
wire \execute|srca_mux|d[2]~1_combout ;
wire \decode|rf|Register_rtl_0_bypass[14]~feeder_combout ;
wire \execute|srca_mux|d[3]~6_combout ;
wire \execute|srca_mux|d[3]~7_combout ;
wire \execute|alu|Add0~5 ;
wire \execute|alu|Add0~6_combout ;
wire \execute|alu|Result[3]~1_combout ;
wire \decode|control|Main_Decoder|Equal0~0_combout ;
wire \id_ex|ResultSrcE~q ;
wire \ex_mem|ResultSrcM~q ;
wire \mem_wb|ResultSrcW~feeder_combout ;
wire \mem_wb|ResultSrcW~q ;
wire \writeback|result_mux|c[3]~3_combout ;
wire \decode|control|Main_Decoder|ALUSrc~0_combout ;
wire \id_ex|ALUSrcE~q ;
wire \decode|extension|Imm_Ext[4]~4_combout ;
wire \execute|alu_src_mux|c[4]~4_combout ;
wire \memory|dmem|mem_rtl_0_bypass[32]~feeder_combout ;
wire \memory|dmem|always0~0_combout ;
wire \execute|srcb_mux|d[0]~38_combout ;
wire \decode|rf|Register_rtl_0_bypass[22]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[7]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[5]~feeder_combout ;
wire \decode|rf|Register~67_combout ;
wire \decode|rf|Register~68_combout ;
wire \decode|rf|Register~66_combout ;
wire \decode|rf|Register~71_combout ;
wire \memory|dmem|mem_rtl_0_bypass[36]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[26]~feeder_combout ;
wire \decode|rf|Register~104_combout ;
wire \decode|rf|Register_rtl_0_bypass[28]~feeder_combout ;
wire \decode|rf|Register~108_combout ;
wire \memory|dmem|mem_rtl_0_bypass[44]~feeder_combout ;
wire \execute|srcb_mux|d[11]~47_combout ;
wire \memory|dmem|mem_rtl_0_bypass[43]~feeder_combout ;
wire \memory|dmem|mem~12_q ;
wire \decode|rf|Register_rtl_0_bypass[36]~feeder_combout ;
wire \memory|dmem|mem~13_q ;
wire \memory|dmem|mem_rtl_0_bypass[48]~feeder_combout ;
wire \memory|dmem|mem~14_q ;
wire \memory|dmem|mem_rtl_0_bypass[50]~feeder_combout ;
wire \memory|dmem|mem~15_q ;
wire \writeback|result_mux|c[15]~15_combout ;
wire \execute|srca_mux|d[15]~56_combout ;
wire \execute|srca_mux|d[15]~57_combout ;
wire \decode|rf|Register_rtl_1_bypass[44]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[7]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[5]~feeder_combout ;
wire \decode|rf|Register~74_combout ;
wire \decode|rf|Register~76_combout ;
wire \decode|rf|Register~186_combout ;
wire \decode|rf|Register_rtl_1_bypass[46]~feeder_combout ;
wire \execute|srca_mux|d[18]~50_combout ;
wire \execute|srca_mux|d[18]~51_combout ;
wire \decode|rf|Register_rtl_0_bypass[46]~feeder_combout ;
wire \decode|rf|Register~69_combout ;
wire \decode|rf|Register~180_combout ;
wire \execute|srcb_mux|d[19]~30_combout ;
wire \execute|alu_src_mux|c[19]~25_combout ;
wire \execute|alu|Add0~45 ;
wire \execute|alu|Add0~47_combout ;
wire \execute|alu|Add0~49_combout ;
wire \execute|srcb_mux|d[19]~55_combout ;
wire \memory|dmem|mem~20_q ;
wire \execute|srcb_mux|d[18]~31_combout ;
wire \execute|srcb_mux|d[18]~54_combout ;
wire \memory|dmem|mem~21_q ;
wire \memory|dmem|mem~80_combout ;
wire \memory|dmem|mem~81_combout ;
wire \writeback|result_mux|c[20]~20_combout ;
wire \execute|srcb_mux|d[20]~29_combout ;
wire \execute|alu_src_mux|c[20]~24_combout ;
wire \execute|srca_mux|d[19]~48_combout ;
wire \execute|srca_mux|d[19]~49_combout ;
wire \execute|srcb_mux|d[15]~34_combout ;
wire \execute|alu_src_mux|c[15]~29_combout ;
wire \execute|alu_src_mux|c[14]~30_combout ;
wire \execute|alu|Add0~7 ;
wire \execute|alu|Add0~9 ;
wire \execute|alu|Add0~11 ;
wire \execute|alu|Add0~13 ;
wire \execute|alu|Add0~15 ;
wire \execute|alu|Add0~17 ;
wire \execute|alu|Add0~19 ;
wire \execute|alu|Add0~21 ;
wire \execute|alu|Add0~23 ;
wire \execute|alu|Add0~27 ;
wire \execute|alu|Add0~29_combout ;
wire \decode|rf|Register_rtl_0_bypass[34]~feeder_combout ;
wire \decode|rf|Register~120_combout ;
wire \memory|dmem|mem_rtl_0_bypass[64]~feeder_combout ;
wire \execute|srca_mux|d[21]~44_combout ;
wire \execute|srca_mux|d[21]~45_combout ;
wire \execute|alu|Add0~48 ;
wire \execute|alu|Add0~51 ;
wire \execute|alu|Add0~53_combout ;
wire \execute|alu|Add1~41 ;
wire \execute|alu|Add1~42_combout ;
wire \execute|alu|Add0~55_combout ;
wire \execute|srcb_mux|d[21]~28_combout ;
wire \execute|srcb_mux|d[21]~57_combout ;
wire \memory|dmem|mem~22_q ;
wire \writeback|result_mux|c[22]~22_combout ;
wire \execute|srcb_mux|d[23]~26_combout ;
wire \execute|alu_src_mux|c[23]~21_combout ;
wire \execute|alu|Add0~54 ;
wire \execute|alu|Add0~57 ;
wire \execute|alu|Add0~59_combout ;
wire \memory|dmem|mem_rtl_0_bypass[70]~feeder_combout ;
wire \execute|srcb_mux|d[24]~25_combout ;
wire \execute|srcb_mux|d[24]~60_combout ;
wire \memory|dmem|mem~89_combout ;
wire \execute|srca_mux|d[24]~38_combout ;
wire \execute|srca_mux|d[24]~39_combout ;
wire \execute|alu|Add1~43 ;
wire \execute|alu|Add1~45 ;
wire \execute|alu|Add1~47 ;
wire \execute|alu|Add1~48_combout ;
wire \execute|alu_src_mux|c[24]~20_combout ;
wire \execute|alu|Add0~60 ;
wire \execute|alu|Add0~62_combout ;
wire \execute|alu|Add0~64_combout ;
wire \writeback|result_mux|c[24]~24_combout ;
wire \decode|rf|Register~150_combout ;
wire \decode|rf|Register~146_combout ;
wire \decode|rf|Register_rtl_1_bypass[64]~feeder_combout ;
wire \memory|dmem|mem_rtl_0_bypass[78]~feeder_combout ;
wire \decode|rf|Register_rtl_1_bypass[68]~feeder_combout ;
wire \decode|rf|Register~138_combout ;
wire \decode|rf|Register_rtl_0_bypass[70]~feeder_combout ;
wire \decode|rf|Register~132_combout ;
wire \execute|srca_mux|d[31]~24_combout ;
wire \execute|srca_mux|d[31]~25_combout ;
wire \execute|srcb_mux|d[31]~18_combout ;
wire \execute|alu_src_mux|c[31]~13_combout ;
wire \execute|alu|Add1~49 ;
wire \execute|alu|Add1~51 ;
wire \execute|alu|Add1~53 ;
wire \execute|alu|Add1~55 ;
wire \execute|alu|Add1~57 ;
wire \execute|alu|Add1~59 ;
wire \execute|alu|Add1~61 ;
wire \execute|alu|Add1~62_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a30 ;
wire \decode|rf|Register~128_combout ;
wire \decode|rf|Register~129_combout ;
wire \execute|srca_mux|d[30]~26_combout ;
wire \execute|srca_mux|d[30]~27_combout ;
wire \execute|srcb_mux|d[29]~20_combout ;
wire \execute|alu_src_mux|c[29]~15_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a25 ;
wire \decode|rf|Register_rtl_0_bypass[62]~feeder_combout ;
wire \decode|rf|Register~149_combout ;
wire \execute|srca_mux|d[25]~36_combout ;
wire \execute|srca_mux|d[25]~37_combout ;
wire \execute|alu|Add0~63 ;
wire \execute|alu|Add0~66 ;
wire \execute|alu|Add0~69 ;
wire \execute|alu|Add0~72 ;
wire \execute|alu|Add0~75 ;
wire \execute|alu|Add0~78 ;
wire \execute|alu|Add0~81 ;
wire \execute|alu|Add0~83_combout ;
wire \execute|alu|Add0~85_combout ;
wire \memory|dmem|mem_rtl_0_bypass[84]~feeder_combout ;
wire \execute|srcb_mux|d[31]~67_combout ;
wire \memory|dmem|mem~32_q ;
wire \execute|srcb_mux|d[27]~22_combout ;
wire \execute|srcb_mux|d[27]~63_combout ;
wire \execute|srcb_mux|d[29]~65_combout ;
wire \execute|srcb_mux|d[30]~66_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \memory|dmem|mem~102_combout ;
wire \memory|dmem|mem~103_combout ;
wire \writeback|result_mux|c[31]~31_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a30 ;
wire \decode|rf|Register_rtl_1_bypass[72]~feeder_combout ;
wire \decode|rf|Register~130_combout ;
wire \decode|rf|Register~131_combout ;
wire \execute|srcb_mux|d[30]~19_combout ;
wire \execute|alu_src_mux|c[30]~14_combout ;
wire \execute|alu|Add1~60_combout ;
wire \execute|alu|Add0~80_combout ;
wire \execute|alu|Add0~82_combout ;
wire \mem_wb|ALU_ResultW[30]~feeder_combout ;
wire \writeback|result_mux|c[30]~30_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a29 ;
wire \decode|rf|Register~133_combout ;
wire \execute|srca_mux|d[29]~28_combout ;
wire \execute|srca_mux|d[29]~29_combout ;
wire \execute|alu|Add1~58_combout ;
wire \execute|alu|Add0~77_combout ;
wire \execute|alu|Add0~79_combout ;
wire \writeback|result_mux|c[29]~29_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a28 ;
wire \decode|rf|Register~139_combout ;
wire \execute|srcb_mux|d[28]~21_combout ;
wire \execute|alu_src_mux|c[28]~16_combout ;
wire \execute|alu|Add1~56_combout ;
wire \execute|alu|Add0~74_combout ;
wire \execute|alu|Add0~76_combout ;
wire \execute|srcb_mux|d[28]~64_combout ;
wire \memory|dmem|mem~29_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \memory|dmem|mem~96_combout ;
wire \memory|dmem|mem~97_combout ;
wire \writeback|result_mux|c[28]~28_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a27 ;
wire \decode|rf|Register_rtl_0_bypass[66]~feeder_combout ;
wire \decode|rf|Register~140_combout ;
wire \decode|rf|Register~141_combout ;
wire \execute|srca_mux|d[27]~32_combout ;
wire \execute|srca_mux|d[27]~33_combout ;
wire \execute|alu|Add1~54_combout ;
wire \execute|alu|Add0~71_combout ;
wire \execute|alu|Add0~73_combout ;
wire \memory|dmem|mem_rtl_0_bypass[76]~feeder_combout ;
wire \memory|dmem|mem~28_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \memory|dmem|mem~94_combout ;
wire \memory|dmem|mem~95_combout ;
wire \writeback|result_mux|c[27]~27_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a26 ;
wire \decode|rf|Register~147_combout ;
wire \execute|srcb_mux|d[26]~23_combout ;
wire \execute|alu_src_mux|c[26]~18_combout ;
wire \execute|alu|Add1~52_combout ;
wire \execute|alu|Add0~68_combout ;
wire \execute|alu|Add0~70_combout ;
wire \execute|srcb_mux|d[26]~62_combout ;
wire \memory|dmem|mem_rtl_0_bypass[74]~feeder_combout ;
wire \memory|dmem|mem~27_q ;
wire \execute|srcb_mux|d[23]~59_combout ;
wire \execute|srcb_mux|d[25]~61_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \memory|dmem|mem~92_combout ;
wire \memory|dmem|mem~93_combout ;
wire \writeback|result_mux|c[26]~26_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a25 ;
wire \decode|rf|Register~151_combout ;
wire \execute|srcb_mux|d[25]~24_combout ;
wire \execute|alu_src_mux|c[25]~19_combout ;
wire \execute|alu|Add1~50_combout ;
wire \execute|alu|Add0~65_combout ;
wire \execute|alu|Add0~67_combout ;
wire \memory|dmem|mem_rtl_0_bypass[72]~feeder_combout ;
wire \memory|dmem|mem~26_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \memory|dmem|mem~90_combout ;
wire \memory|dmem|mem~91_combout ;
wire \writeback|result_mux|c[25]~25_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a23 ;
wire \decode|rf|Register_rtl_0_bypass[58]~feeder_combout ;
wire \decode|rf|Register~156_combout ;
wire \decode|rf|Register~157_combout ;
wire \execute|srca_mux|d[23]~40_combout ;
wire \execute|srca_mux|d[23]~41_combout ;
wire \execute|alu|Add1~46_combout ;
wire \execute|alu|Add0~61_combout ;
wire \memory|dmem|mem~24_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \memory|dmem|mem~86_combout ;
wire \memory|dmem|mem~87_combout ;
wire \writeback|result_mux|c[23]~23_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a22 ;
wire \decode|rf|Register_rtl_1_bypass[56]~feeder_combout ;
wire \decode|rf|Register~163_combout ;
wire \execute|srcb_mux|d[22]~27_combout ;
wire \execute|alu_src_mux|c[22]~22_combout ;
wire \execute|alu|Add0~56_combout ;
wire \execute|alu|Add1~44_combout ;
wire \execute|alu|Add0~58_combout ;
wire \execute|srcb_mux|d[22]~58_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \memory|dmem|mem~82_combout ;
wire \memory|dmem|mem~83_combout ;
wire \writeback|result_mux|c[21]~21_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a11 ;
wire \decode|rf|Register~121_combout ;
wire \execute|srca_mux|d[11]~22_combout ;
wire \execute|srca_mux|d[11]~23_combout ;
wire \execute|alu_src_mux|c[10]~11_combout ;
wire \decode|rf|Register_rtl_1_bypass[30]~feeder_combout ;
wire \decode|rf|Register~114_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a9 ;
wire \decode|rf|Register~115_combout ;
wire \execute|srcb_mux|d[9]~15_combout ;
wire \execute|alu_src_mux|c[9]~10_combout ;
wire \if_id|InstrD[25]~feeder_combout ;
wire \execute|srcb_mux|d[5]~9_combout ;
wire \execute|srcb_mux|d[5]~10_combout ;
wire \execute|alu_src_mux|c[5]~6_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a4 ;
wire \decode|rf|Register_rtl_0_bypass[19]~feeder_combout ;
wire \decode|rf|Register_rtl_0_bypass[20]~feeder_combout ;
wire \decode|rf|Register~92_combout ;
wire \decode|rf|Register~93_combout ;
wire \execute|srca_mux|d[4]~8_combout ;
wire \execute|srca_mux|d[4]~9_combout ;
wire \execute|alu|Add1~3 ;
wire \execute|alu|Add1~5_cout ;
wire \execute|alu|Add1~7_cout ;
wire \execute|alu|Add1~9_cout ;
wire \execute|alu|Add1~11_cout ;
wire \execute|alu|Add1~13_cout ;
wire \execute|alu|Add1~15_cout ;
wire \execute|alu|Add1~17_cout ;
wire \execute|alu|Add1~19_cout ;
wire \execute|alu|Add1~21_cout ;
wire \execute|alu|Add1~23_cout ;
wire \execute|alu|Add1~25 ;
wire \execute|alu|Add1~26_combout ;
wire \execute|alu|Add0~31_combout ;
wire \execute|alu_src_mux|c[13]~31_combout ;
wire \execute|alu|Add1~27 ;
wire \execute|alu|Add1~29 ;
wire \execute|alu|Add1~31 ;
wire \execute|alu|Add1~33 ;
wire \execute|alu|Add1~35 ;
wire \execute|alu|Add1~37 ;
wire \execute|alu|Add1~39 ;
wire \execute|alu|Add1~40_combout ;
wire \execute|alu|Add0~50_combout ;
wire \execute|alu|Add0~52_combout ;
wire \execute|srcb_mux|d[20]~56_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \memory|dmem|mem~78_combout ;
wire \memory|dmem|mem~79_combout ;
wire \writeback|result_mux|c[19]~19_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a17 ;
wire \decode|rf|Register~181_combout ;
wire \execute|srca_mux|d[17]~52_combout ;
wire \execute|srca_mux|d[17]~53_combout ;
wire \execute|alu|Add1~34_combout ;
wire \execute|alu|Add0~43_combout ;
wire \execute|alu_src_mux|c[17]~27_combout ;
wire \execute|srca_mux|d[16]~54_combout ;
wire \execute|srca_mux|d[16]~55_combout ;
wire \execute|alu|Add0~36 ;
wire \execute|alu|Add0~39 ;
wire \execute|alu|Add0~42 ;
wire \execute|alu|Add0~44_combout ;
wire \execute|alu|Add1~36_combout ;
wire \execute|alu|Add0~46_combout ;
wire \memory|dmem|mem_rtl_0_bypass[58]~feeder_combout ;
wire \memory|dmem|mem~19_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memory|dmem|mem~76_combout ;
wire \memory|dmem|mem~77_combout ;
wire \writeback|result_mux|c[18]~18_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a17 ;
wire \decode|rf|Register~182_combout ;
wire \decode|rf|Register~183_combout ;
wire \execute|srcb_mux|d[17]~32_combout ;
wire \execute|srcb_mux|d[17]~53_combout ;
wire \memory|dmem|mem~18_q ;
wire \execute|srcb_mux|d[16]~52_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \memory|dmem|mem~74_combout ;
wire \memory|dmem|mem~75_combout ;
wire \writeback|result_mux|c[17]~17_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a16 ;
wire \decode|rf|Register~187_combout ;
wire \execute|srcb_mux|d[16]~33_combout ;
wire \execute|alu_src_mux|c[16]~28_combout ;
wire \execute|alu|Add1~32_combout ;
wire \execute|alu|Add0~38_combout ;
wire \execute|alu|Add0~40_combout ;
wire \writeback|result_mux|c[16]~16_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a14 ;
wire \decode|rf|Register_rtl_0_bypass[40]~feeder_combout ;
wire \decode|rf|Register~193_combout ;
wire \execute|srca_mux|d[14]~58_combout ;
wire \execute|srca_mux|d[14]~59_combout ;
wire \execute|alu|Add0~30 ;
wire \execute|alu|Add0~33 ;
wire \execute|alu|Add0~35_combout ;
wire \execute|alu|Add1~30_combout ;
wire \execute|alu|Add0~37_combout ;
wire \execute|srcb_mux|d[15]~51_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \memory|dmem|mem~68_combout ;
wire \memory|dmem|mem~69_combout ;
wire \execute|alu|Add0~32_combout ;
wire \execute|alu|Add1~28_combout ;
wire \execute|alu|Add0~34_combout ;
wire \writeback|result_mux|c[14]~14_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a14 ;
wire \decode|rf|Register_rtl_1_bypass[40]~feeder_combout ;
wire \decode|rf|Register~194_combout ;
wire \decode|rf|Register~195_combout ;
wire \execute|srcb_mux|d[14]~35_combout ;
wire \execute|srcb_mux|d[14]~50_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \memory|dmem|mem~66_combout ;
wire \memory|dmem|mem~67_combout ;
wire \writeback|result_mux|c[13]~13_combout ;
wire \execute|srcb_mux|d[13]~36_combout ;
wire \execute|srcb_mux|d[13]~49_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \memory|dmem|mem~64_combout ;
wire \memory|dmem|mem~65_combout ;
wire \writeback|result_mux|c[12]~12_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a12 ;
wire \decode|rf|Register~201_combout ;
wire \execute|srca_mux|d[12]~62_combout ;
wire \execute|srca_mux|d[12]~63_combout ;
wire \execute|alu|Add0~26_combout ;
wire \execute|alu|Add1~24_combout ;
wire \execute|alu|Add0~28_combout ;
wire \decode|rf|Register_rtl_1_bypass[36]~feeder_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a12 ;
wire \decode|rf|Register~203_combout ;
wire \execute|srcb_mux|d[12]~37_combout ;
wire \execute|srcb_mux|d[12]~48_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \memory|dmem|mem~62_combout ;
wire \memory|dmem|mem~63_combout ;
wire \writeback|result_mux|c[11]~11_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a9 ;
wire \decode|rf|Register_rtl_0_bypass[30]~feeder_combout ;
wire \decode|rf|Register~112_combout ;
wire \decode|rf|Register~113_combout ;
wire \execute|srca_mux|d[9]~18_combout ;
wire \execute|srca_mux|d[9]~19_combout ;
wire \execute|alu|Add0~18_combout ;
wire \execute|alu|Result[9]~7_combout ;
wire \execute|srcb_mux|d[9]~45_combout ;
wire \memory|dmem|mem~10_q ;
wire \memory|dmem|mem~58_combout ;
wire \memory|dmem|mem_rtl_0_bypass[40]~feeder_combout ;
wire \memory|dmem|mem~59_combout ;
wire \writeback|result_mux|c[9]~9_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a8 ;
wire \decode|rf|Register~109_combout ;
wire \execute|srca_mux|d[8]~16_combout ;
wire \execute|srca_mux|d[8]~17_combout ;
wire \execute|alu|Add0~16_combout ;
wire \execute|alu|Result[8]~6_combout ;
wire \ex_mem|ALU_ResultM[8]~feeder_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a8 ;
wire \decode|rf|Register_rtl_1_bypass[28]~feeder_combout ;
wire \decode|rf|Register~110_combout ;
wire \decode|rf|Register~111_combout ;
wire \execute|srcb_mux|d[8]~14_combout ;
wire \execute|srcb_mux|d[8]~44_combout ;
wire \memory|dmem|mem~9_q ;
wire \execute|srcb_mux|d[1]~39_combout ;
wire \execute|srcb_mux|d[3]~41_combout ;
wire \execute|srcb_mux|d[4]~42_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a6 ;
wire \decode|rf|Register_rtl_1_bypass[24]~feeder_combout ;
wire \decode|rf|Register~103_combout ;
wire \execute|srcb_mux|d[6]~11_combout ;
wire \execute|srcb_mux|d[6]~12_combout ;
wire \ex_mem|WriteDataM[6]~feeder_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \memory|dmem|mem~56_combout ;
wire \memory|dmem|mem~57_combout ;
wire \writeback|result_mux|c[8]~8_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a7 ;
wire \decode|rf|Register~105_combout ;
wire \execute|srca_mux|d[7]~14_combout ;
wire \execute|srca_mux|d[7]~15_combout ;
wire \execute|alu|Add0~14_combout ;
wire \execute|alu|Result[7]~5_combout ;
wire \execute|srcb_mux|d[7]~13_combout ;
wire \execute|srcb_mux|d[7]~43_combout ;
wire \memory|dmem|mem~8_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \memory|dmem|mem~54_combout ;
wire \memory|dmem|mem~55_combout ;
wire \writeback|result_mux|c[7]~7_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a6 ;
wire \decode|rf|Register_rtl_0_bypass[24]~feeder_combout ;
wire \decode|rf|Register~100_combout ;
wire \decode|rf|Register~101_combout ;
wire \execute|srca_mux|d[6]~12_combout ;
wire \execute|srca_mux|d[6]~13_combout ;
wire \execute|alu|Add0~12_combout ;
wire \execute|alu|Result[6]~4_combout ;
wire \ex_mem|ALU_ResultM[6]~feeder_combout ;
wire \writeback|result_mux|c[6]~6_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a5 ;
wire \decode|rf|Register~97_combout ;
wire \execute|srca_mux|d[5]~10_combout ;
wire \execute|srca_mux|d[5]~11_combout ;
wire \execute|alu|Add0~10_combout ;
wire \execute|alu|Result[5]~3_combout ;
wire \ex_mem|ALU_ResultM[5]~feeder_combout ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \memory|dmem|mem~6_q ;
wire \memory|dmem|mem~50_combout ;
wire \memory|dmem|mem~51_combout ;
wire \writeback|result_mux|c[5]~5_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a4 ;
wire \decode|rf|Register~94_combout ;
wire \decode|rf|Register~95_combout ;
wire \execute|srcb_mux|d[4]~8_combout ;
wire \execute|alu_src_mux|c[4]~5_combout ;
wire \execute|alu|Add0~8_combout ;
wire \execute|alu|Result[4]~2_combout ;
wire \ex_mem|ALU_ResultM[4]~feeder_combout ;
wire \writeback|result_mux|c[4]~4_combout ;
wire \decode|rf|Register_rtl_0|auto_generated|ram_block1a1 ;
wire \decode|rf|Register~80_combout ;
wire \decode|rf|Register~81_combout ;
wire \execute|srca_mux|d[1]~2_combout ;
wire \execute|srca_mux|d[1]~3_combout ;
wire \execute|alu|Add0~1 ;
wire \execute|alu|Add0~3 ;
wire \execute|alu|Add0~4_combout ;
wire \execute|alu|Result[2]~0_combout ;
wire \ex_mem|ALU_ResultM[2]~feeder_combout ;
wire \writeback|result_mux|c[2]~2_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \decode|rf|Register~87_combout ;
wire \execute|srcb_mux|d[0]~5_combout ;
wire \execute|alu_src_mux|c[0]~2_combout ;
wire \execute|alu|Add0~0_combout ;
wire \execute|alu|Add0~24_combout ;
wire \execute|srca_mux|d[0]~4_combout ;
wire \execute|srca_mux|d[0]~5_combout ;
wire \execute|alu|Add1~1_cout ;
wire \execute|alu|Add1~2_combout ;
wire \execute|alu|Add0~2_combout ;
wire \execute|alu|Add0~25_combout ;
wire \writeback|result_mux|c[1]~1_combout ;
wire \decode|rf|Register_rtl_1|auto_generated|ram_block1a11 ;
wire \decode|rf|Register_rtl_1_bypass[34]~feeder_combout ;
wire \decode|rf|Register~123_combout ;
wire \execute|srcb_mux|d[11]~17_combout ;
wire \execute|alu_src_mux|c[11]~12_combout ;
wire \execute|alu|Add0~22_combout ;
wire \execute|alu|Result[11]~9_combout ;
wire \ex_mem|ALU_ResultM[11]~feeder_combout ;
wire \memory|dmem|mem~104_combout ;
wire \memory|dmem|mem~106_combout ;
wire \memory|dmem|mem~107_combout ;
wire \memory|dmem|mem~11_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \memory|dmem|mem~60_combout ;
wire \memory|dmem|mem~61_combout ;
wire \writeback|result_mux|c[10]~10_combout ;
wire \execute|srca_mux|d[10]~20_combout ;
wire \execute|srca_mux|d[10]~21_combout ;
wire \execute|alu|Add0~20_combout ;
wire \execute|alu|Result[10]~8_combout ;
wire \memory|dmem|mem~39_combout ;
wire \memory|dmem|mem_rtl_0_bypass[5]~feeder_combout ;
wire \memory|dmem|mem~35_combout ;
wire \memory|dmem|mem_rtl_0_bypass[9]~feeder_combout ;
wire \memory|dmem|mem~36_combout ;
wire \memory|dmem|mem_rtl_0_bypass[13]~feeder_combout ;
wire \memory|dmem|mem~37_combout ;
wire \memory|dmem|mem~38_combout ;
wire \memory|dmem|mem~40_combout ;
wire \memory|dmem|mem~1_q ;
wire \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|dmem|mem~33_combout ;
wire \memory|dmem|mem~41_combout ;
wire \writeback|result_mux|c[0]~0_combout ;
wire [0:84] \memory|dmem|mem_rtl_0_bypass ;
wire [0:74] \decode|rf|Register_rtl_1_bypass ;
wire [0:74] \decode|rf|Register_rtl_0_bypass ;
wire [31:0] \mem_wb|ReadDataW ;
wire [31:0] \if_id|InstrD ;
wire [31:0] \ex_mem|WriteDataM ;
wire [31:0] \id_ex|Imm_Ext_E ;
wire [4:0] \id_ex|RD_E ;
wire [31:0] \id_ex|RD1_E ;
wire [4:0] \id_ex|RS2_E ;
wire [4:0] \id_ex|RS1_E ;
wire [31:0] \ex_mem|ALU_ResultM ;
wire [4:0] \ex_mem|RD_M ;
wire [31:0] \mem_wb|ALU_ResultW ;
wire [2:0] \id_ex|ALUControlE ;
wire [4:0] \mem_wb|RD_W ;
wire [31:0] \id_ex|RD2_E ;
wire [31:0] \fetch|Program_Counter|PC ;

wire [8:0] \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [35:0] \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a1  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a2  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a3  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a4  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a5  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a6  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a7  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a8  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a10  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a11  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a12  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a13  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a14  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a15  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a16  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a17  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a19  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a20  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a21  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a22  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a23  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a24  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a25  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a26  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a28  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a29  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a30  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \memory|dmem|mem_rtl_0|auto_generated|ram_block1a31  = \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a1  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a2  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a3  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a4  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a5  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a6  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a7  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a8  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a9  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a10  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a11  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a12  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a13  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a14  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a15  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a16  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a17  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a18  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a19  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a20  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a21  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a22  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a23  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a24  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a25  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a26  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a27  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a28  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a29  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a30  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \decode|rf|Register_rtl_0|auto_generated|ram_block1a31  = \decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a0~portbdataout  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a1  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a2  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a3  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a4  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a5  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a6  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a7  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a8  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a9  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a10  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a11  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a12  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a13  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a14  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a15  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a16  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a17  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a18  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a19  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a20  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a21  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a22  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a23  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a24  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a25  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a26  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a27  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a28  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a29  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a30  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \decode|rf|Register_rtl_1|auto_generated|ram_block1a31  = \decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

// Location: FF_X19_Y25_N27
dffeas \mem_wb|ReadDataW[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~43_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[1] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N13
dffeas \mem_wb|ReadDataW[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~47_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[3] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N11
dffeas \mem_wb|ReadDataW[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~49_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[4] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N7
dffeas \mem_wb|ReadDataW[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~53_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[6] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N5
dffeas \mem_wb|ReadDataW[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~71_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[15] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N29
dffeas \mem_wb|ReadDataW[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~73_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[16] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N13
dffeas \mem_wb|ReadDataW[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~85_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[22] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N7
dffeas \mem_wb|ReadDataW[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~99_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[29] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N13
dffeas \mem_wb|ReadDataW[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~101_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[30] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X9_Y25_N0
cycloneiv_ram_block \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memory|dmem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\memory|dmem|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem|WriteDataM [8],\ex_mem|WriteDataM [7],\ex_mem|WriteDataM [6],\ex_mem|WriteDataM [5],\ex_mem|WriteDataM [4],\ex_mem|WriteDataM [3],\ex_mem|WriteDataM [2],\ex_mem|WriteDataM [1],\ex_mem|WriteDataM [0]}),
	.portaaddr({\ex_mem|ALU_ResultM [11],\ex_mem|ALU_ResultM [10],\ex_mem|ALU_ResultM [9],\ex_mem|ALU_ResultM [8],\ex_mem|ALU_ResultM [7],\ex_mem|ALU_ResultM [6],\ex_mem|ALU_ResultM [5],\ex_mem|ALU_ResultM [4],\ex_mem|ALU_ResultM [3],\ex_mem|ALU_ResultM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\execute|alu|Result[11]~9_combout ,\execute|alu|Result[10]~8_combout ,\execute|alu|Result[9]~7_combout ,\execute|alu|Result[8]~6_combout ,\execute|alu|Result[7]~5_combout ,\execute|alu|Result[6]~4_combout ,\execute|alu|Result[5]~3_combout ,
\execute|alu|Result[4]~2_combout ,\execute|alu|Result[3]~1_combout ,\execute|alu|Result[2]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/RV32I.ram0_Data_Memory_76112063.hdl.mif";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_3ch1:auto_generated|ALTSYNCRAM";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X9_Y24_N0
cycloneiv_ram_block \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memory|dmem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\memory|dmem|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem|WriteDataM [17],\ex_mem|WriteDataM [16],\ex_mem|WriteDataM [15],\ex_mem|WriteDataM [14],\ex_mem|WriteDataM [13],\ex_mem|WriteDataM [12],\ex_mem|WriteDataM [11],\ex_mem|WriteDataM [10],\ex_mem|WriteDataM [9]}),
	.portaaddr({\ex_mem|ALU_ResultM [11],\ex_mem|ALU_ResultM [10],\ex_mem|ALU_ResultM [9],\ex_mem|ALU_ResultM [8],\ex_mem|ALU_ResultM [7],\ex_mem|ALU_ResultM [6],\ex_mem|ALU_ResultM [5],\ex_mem|ALU_ResultM [4],\ex_mem|ALU_ResultM [3],\ex_mem|ALU_ResultM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\execute|alu|Result[11]~9_combout ,\execute|alu|Result[10]~8_combout ,\execute|alu|Result[9]~7_combout ,\execute|alu|Result[8]~6_combout ,\execute|alu|Result[7]~5_combout ,\execute|alu|Result[6]~4_combout ,\execute|alu|Result[5]~3_combout ,
\execute|alu|Result[4]~2_combout ,\execute|alu|Result[3]~1_combout ,\execute|alu|Result[2]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/RV32I.ram0_Data_Memory_76112063.hdl.mif";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_3ch1:auto_generated|ALTSYNCRAM";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X9_Y23_N0
cycloneiv_ram_block \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memory|dmem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\memory|dmem|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\ex_mem|WriteDataM [26],\ex_mem|WriteDataM [25],\ex_mem|WriteDataM [24],\ex_mem|WriteDataM [23],\ex_mem|WriteDataM [22],\ex_mem|WriteDataM [21],\ex_mem|WriteDataM [20],\ex_mem|WriteDataM [19],\ex_mem|WriteDataM [18]}),
	.portaaddr({\ex_mem|ALU_ResultM [11],\ex_mem|ALU_ResultM [10],\ex_mem|ALU_ResultM [9],\ex_mem|ALU_ResultM [8],\ex_mem|ALU_ResultM [7],\ex_mem|ALU_ResultM [6],\ex_mem|ALU_ResultM [5],\ex_mem|ALU_ResultM [4],\ex_mem|ALU_ResultM [3],\ex_mem|ALU_ResultM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\execute|alu|Result[11]~9_combout ,\execute|alu|Result[10]~8_combout ,\execute|alu|Result[9]~7_combout ,\execute|alu|Result[8]~6_combout ,\execute|alu|Result[7]~5_combout ,\execute|alu|Result[6]~4_combout ,\execute|alu|Result[5]~3_combout ,
\execute|alu|Result[4]~2_combout ,\execute|alu|Result[3]~1_combout ,\execute|alu|Result[2]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/RV32I.ram0_Data_Memory_76112063.hdl.mif";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_3ch1:auto_generated|ALTSYNCRAM";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X9_Y22_N0
cycloneiv_ram_block \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memory|dmem|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\memory|dmem|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\ex_mem|WriteDataM [31],\ex_mem|WriteDataM [30],\ex_mem|WriteDataM [29],\ex_mem|WriteDataM [28],\ex_mem|WriteDataM [27]}),
	.portaaddr({\ex_mem|ALU_ResultM [11],\ex_mem|ALU_ResultM [10],\ex_mem|ALU_ResultM [9],\ex_mem|ALU_ResultM [8],\ex_mem|ALU_ResultM [7],\ex_mem|ALU_ResultM [6],\ex_mem|ALU_ResultM [5],\ex_mem|ALU_ResultM [4],\ex_mem|ALU_ResultM [3],\ex_mem|ALU_ResultM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\execute|alu|Result[11]~9_combout ,\execute|alu|Result[10]~8_combout ,\execute|alu|Result[9]~7_combout ,\execute|alu|Result[8]~6_combout ,\execute|alu|Result[7]~5_combout ,\execute|alu|Result[6]~4_combout ,\execute|alu|Result[5]~3_combout ,
\execute|alu|Result[4]~2_combout ,\execute|alu|Result[3]~1_combout ,\execute|alu|Result[2]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/RV32I.ram0_Data_Memory_76112063.hdl.mif";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memory_stage:memory|Data_Memory:dmem|altsyncram:mem_rtl_0|altsyncram_3ch1:auto_generated|ALTSYNCRAM";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \memory|dmem|mem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \id_ex|RD1_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[2] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \id_ex|RD2_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~79_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[2] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N17
dffeas \id_ex|RD2_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~83_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[1] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N11
dffeas \id_ex|RD1_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~85_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[0] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N5
dffeas \id_ex|RD1_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~89_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[3] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y26_N13
dffeas \id_ex|RD2_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~91_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[3] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N31
dffeas \id_ex|RD2_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~99_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[5] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N11
dffeas \id_ex|RD2_E[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~107_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[7] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N11
dffeas \id_ex|RD1_E[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~117_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[10] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N1
dffeas \id_ex|RD2_E[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~119_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [10]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[10] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N3
dffeas \id_ex|RD1_E[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~125_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[31] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N17
dffeas \id_ex|RD2_E[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~127_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [31]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[31] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N23
dffeas \id_ex|RD2_E[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~135_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[29] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N15
dffeas \id_ex|RD1_E[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~137_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[28] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N1
dffeas \id_ex|RD2_E[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~143_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[27] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N27
dffeas \id_ex|RD1_E[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~145_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[26] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N1
dffeas \id_ex|RD1_E[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~153_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[24] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N11
dffeas \id_ex|RD2_E[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~155_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [24]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[24] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N17
dffeas \id_ex|RD2_E[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~159_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[23] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N27
dffeas \id_ex|RD1_E[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~161_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[22] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N9
dffeas \id_ex|RD1_E[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~165_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[21] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N3
dffeas \id_ex|RD2_E[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~167_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [21]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[21] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N11
dffeas \id_ex|RD1_E[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~169_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[20] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N13
dffeas \id_ex|RD2_E[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~171_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [20]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[20] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N17
dffeas \id_ex|RD1_E[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~173_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[19] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N11
dffeas \id_ex|RD2_E[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~175_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [19]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[19] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N19
dffeas \id_ex|RD1_E[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~177_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[18] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N17
dffeas \id_ex|RD2_E[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~179_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [18]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[18] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N15
dffeas \id_ex|RD1_E[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~185_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[16] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N21
dffeas \id_ex|RD1_E[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~189_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[15] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N13
dffeas \id_ex|RD2_E[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~191_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [15]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[15] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \id_ex|RD1_E[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~197_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[13] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \id_ex|RD2_E[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~199_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [13]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[13] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneiv_lcell_comb \execute|alu|Add1~38 (
// Equation(s):
// \execute|alu|Add1~38_combout  = (\execute|alu_src_mux|c[19]~25_combout  & ((\execute|srca_mux|d[19]~49_combout  & (!\execute|alu|Add1~37 )) # (!\execute|srca_mux|d[19]~49_combout  & ((\execute|alu|Add1~37 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[19]~25_combout  & ((\execute|srca_mux|d[19]~49_combout  & (\execute|alu|Add1~37  & VCC)) # (!\execute|srca_mux|d[19]~49_combout  & (!\execute|alu|Add1~37 ))))
// \execute|alu|Add1~39  = CARRY((\execute|alu_src_mux|c[19]~25_combout  & ((!\execute|alu|Add1~37 ) # (!\execute|srca_mux|d[19]~49_combout ))) # (!\execute|alu_src_mux|c[19]~25_combout  & (!\execute|srca_mux|d[19]~49_combout  & !\execute|alu|Add1~37 )))

	.dataa(\execute|alu_src_mux|c[19]~25_combout ),
	.datab(\execute|srca_mux|d[19]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~37 ),
	.combout(\execute|alu|Add1~38_combout ),
	.cout(\execute|alu|Add1~39 ));
// synopsys translate_off
defparam \execute|alu|Add1~38 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N2
cycloneiv_lcell_comb \execute|alu|Add0~41 (
// Equation(s):
// \execute|alu|Add0~41_combout  = (\execute|srca_mux|d[17]~53_combout  & ((\execute|alu_src_mux|c[17]~27_combout  & (\execute|alu|Add0~39  & VCC)) # (!\execute|alu_src_mux|c[17]~27_combout  & (!\execute|alu|Add0~39 )))) # 
// (!\execute|srca_mux|d[17]~53_combout  & ((\execute|alu_src_mux|c[17]~27_combout  & (!\execute|alu|Add0~39 )) # (!\execute|alu_src_mux|c[17]~27_combout  & ((\execute|alu|Add0~39 ) # (GND)))))
// \execute|alu|Add0~42  = CARRY((\execute|srca_mux|d[17]~53_combout  & (!\execute|alu_src_mux|c[17]~27_combout  & !\execute|alu|Add0~39 )) # (!\execute|srca_mux|d[17]~53_combout  & ((!\execute|alu|Add0~39 ) # (!\execute|alu_src_mux|c[17]~27_combout ))))

	.dataa(\execute|srca_mux|d[17]~53_combout ),
	.datab(\execute|alu_src_mux|c[17]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~39 ),
	.combout(\execute|alu|Add0~41_combout ),
	.cout(\execute|alu|Add0~42 ));
// synopsys translate_off
defparam \execute|alu|Add0~41 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X9_Y26_N0
cycloneiv_ram_block \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\data_hazard_unit|ForwardAE~12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\writeback|result_mux|c[31]~31_combout ,\writeback|result_mux|c[30]~30_combout ,\writeback|result_mux|c[29]~29_combout ,\writeback|result_mux|c[28]~28_combout ,\writeback|result_mux|c[27]~27_combout ,\writeback|result_mux|c[26]~26_combout ,
\writeback|result_mux|c[25]~25_combout ,\writeback|result_mux|c[24]~24_combout ,\writeback|result_mux|c[23]~23_combout ,\writeback|result_mux|c[22]~22_combout ,\writeback|result_mux|c[21]~21_combout ,\writeback|result_mux|c[20]~20_combout ,
\writeback|result_mux|c[19]~19_combout ,\writeback|result_mux|c[18]~18_combout ,\writeback|result_mux|c[17]~17_combout ,\writeback|result_mux|c[16]~16_combout ,\writeback|result_mux|c[15]~15_combout ,\writeback|result_mux|c[14]~14_combout ,
\writeback|result_mux|c[13]~13_combout ,\writeback|result_mux|c[12]~12_combout ,\writeback|result_mux|c[11]~11_combout ,\writeback|result_mux|c[10]~10_combout ,\writeback|result_mux|c[9]~9_combout ,\writeback|result_mux|c[8]~8_combout ,
\writeback|result_mux|c[7]~7_combout ,\writeback|result_mux|c[6]~6_combout ,\writeback|result_mux|c[5]~5_combout ,\writeback|result_mux|c[4]~4_combout ,\writeback|result_mux|c[3]~3_combout ,\writeback|result_mux|c[2]~2_combout ,
\writeback|result_mux|c[1]~1_combout ,\writeback|result_mux|c[0]~0_combout }),
	.portaaddr({\mem_wb|RD_W [4],\mem_wb|RD_W [3],\mem_wb|RD_W [2],\mem_wb|RD_W [1],\mem_wb|RD_W [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\if_id|InstrD~1_combout ,\if_id|InstrD~0_combout ,\if_id|InstrD~1_combout ,\if_id|InstrD~0_combout ,\if_id|InstrD~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\decode|rf|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .init_file = "db/RV32I.ram0_Register_File_605be989.hdl.mif";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_0|altsyncram_bdh1:auto_generated|ALTSYNCRAM";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \decode|rf|Register_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X9_Y27_N0
cycloneiv_ram_block \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\data_hazard_unit|ForwardAE~12_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\writeback|result_mux|c[31]~31_combout ,\writeback|result_mux|c[30]~30_combout ,\writeback|result_mux|c[29]~29_combout ,\writeback|result_mux|c[28]~28_combout ,\writeback|result_mux|c[27]~27_combout ,\writeback|result_mux|c[26]~26_combout ,
\writeback|result_mux|c[25]~25_combout ,\writeback|result_mux|c[24]~24_combout ,\writeback|result_mux|c[23]~23_combout ,\writeback|result_mux|c[22]~22_combout ,\writeback|result_mux|c[21]~21_combout ,\writeback|result_mux|c[20]~20_combout ,
\writeback|result_mux|c[19]~19_combout ,\writeback|result_mux|c[18]~18_combout ,\writeback|result_mux|c[17]~17_combout ,\writeback|result_mux|c[16]~16_combout ,\writeback|result_mux|c[15]~15_combout ,\writeback|result_mux|c[14]~14_combout ,
\writeback|result_mux|c[13]~13_combout ,\writeback|result_mux|c[12]~12_combout ,\writeback|result_mux|c[11]~11_combout ,\writeback|result_mux|c[10]~10_combout ,\writeback|result_mux|c[9]~9_combout ,\writeback|result_mux|c[8]~8_combout ,
\writeback|result_mux|c[7]~7_combout ,\writeback|result_mux|c[6]~6_combout ,\writeback|result_mux|c[5]~5_combout ,\writeback|result_mux|c[4]~4_combout ,\writeback|result_mux|c[3]~3_combout ,\writeback|result_mux|c[2]~2_combout ,
\writeback|result_mux|c[1]~1_combout ,\writeback|result_mux|c[0]~0_combout }),
	.portaaddr({\mem_wb|RD_W [4],\mem_wb|RD_W [3],\mem_wb|RD_W [2],\mem_wb|RD_W [1],\mem_wb|RD_W [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\if_id|InstrD~6_combout ,\if_id|InstrD~4_combout ,\if_id|InstrD~5_combout ,\if_id|InstrD~2_combout ,\if_id|InstrD~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\decode|rf|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .init_file = "db/RV32I.ram0_Register_File_605be989.hdl.mif";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "decode_stage:decode|Register_File:rf|altsyncram:Register_rtl_1|altsyncram_bdh1:auto_generated|ALTSYNCRAM";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \decode|rf|Register_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1152'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: FF_X14_Y26_N11
dffeas \mem_wb|ALU_ResultW[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [28]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[28] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneiv_lcell_comb \hazard_controller|Equal0~0 (
// Equation(s):
// \hazard_controller|Equal0~0_combout  = (!\id_ex|RD_E [4] & (!\id_ex|RD_E [3] & (!\id_ex|RD_E [2] & !\id_ex|RD_E [1])))

	.dataa(\id_ex|RD_E [4]),
	.datab(\id_ex|RD_E [3]),
	.datac(\id_ex|RD_E [2]),
	.datad(\id_ex|RD_E [1]),
	.cin(gnd),
	.combout(\hazard_controller|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|Equal0~0 .lut_mask = 16'h0001;
defparam \hazard_controller|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cycloneiv_lcell_comb \hazard_controller|StallF~0 (
// Equation(s):
// \hazard_controller|StallF~0_combout  = (\rst~input_o  & (\id_ex|ResultSrcE~q  & ((\id_ex|RD_E [0]) # (!\hazard_controller|Equal0~0_combout ))))

	.dataa(\hazard_controller|Equal0~0_combout ),
	.datab(\rst~input_o ),
	.datac(\id_ex|ResultSrcE~q ),
	.datad(\id_ex|RD_E [0]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~0_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~0 .lut_mask = 16'hC040;
defparam \hazard_controller|StallF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneiv_lcell_comb \hazard_controller|StallF~4 (
// Equation(s):
// \hazard_controller|StallF~4_combout  = (\if_id|InstrD [22] & (\id_ex|RD_E [2] & (\if_id|InstrD [23] $ (!\id_ex|RD_E [3])))) # (!\if_id|InstrD [22] & (!\id_ex|RD_E [2] & (\if_id|InstrD [23] $ (!\id_ex|RD_E [3]))))

	.dataa(\if_id|InstrD [22]),
	.datab(\if_id|InstrD [23]),
	.datac(\id_ex|RD_E [2]),
	.datad(\id_ex|RD_E [3]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~4_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~4 .lut_mask = 16'h8421;
defparam \hazard_controller|StallF~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[0]~1 (
// Equation(s):
// \data_hazard_unit|ForwardAE[0]~1_combout  = (\mem_wb|RD_W [4] & (((!\id_ex|RS1_E [0]) # (!\mem_wb|RD_W [2])) # (!\mem_wb|RD_W [0]))) # (!\mem_wb|RD_W [4] & ((\mem_wb|RD_W [0]) # ((\mem_wb|RD_W [2]) # (\id_ex|RS1_E [0]))))

	.dataa(\mem_wb|RD_W [4]),
	.datab(\mem_wb|RD_W [0]),
	.datac(\mem_wb|RD_W [2]),
	.datad(\id_ex|RS1_E [0]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[0]~1 .lut_mask = 16'h7FFE;
defparam \data_hazard_unit|ForwardAE[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[0]~2 (
// Equation(s):
// \data_hazard_unit|ForwardBE[0]~2_combout  = (\id_ex|RS2_E [3] & (\mem_wb|RD_W [3] & (\mem_wb|RD_W [2] $ (!\id_ex|RS2_E [2])))) # (!\id_ex|RS2_E [3] & (!\mem_wb|RD_W [3] & (\mem_wb|RD_W [2] $ (!\id_ex|RS2_E [2]))))

	.dataa(\id_ex|RS2_E [3]),
	.datab(\mem_wb|RD_W [2]),
	.datac(\mem_wb|RD_W [3]),
	.datad(\id_ex|RS2_E [2]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[0]~2 .lut_mask = 16'h8421;
defparam \data_hazard_unit|ForwardBE[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \memory|dmem|mem_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N7
dffeas \memory|dmem|mem_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y24_N7
dffeas \memory|dmem|mem_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N3
dffeas \memory|dmem|mem_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Result[3]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y24_N23
dffeas \memory|dmem|mem_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[2]~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N6
cycloneiv_lcell_comb \memory|dmem|mem~34 (
// Equation(s):
// \memory|dmem|mem~34_combout  = (\memory|dmem|mem_rtl_0_bypass [4] & (\memory|dmem|mem_rtl_0_bypass [3] & (\memory|dmem|mem_rtl_0_bypass [2] $ (!\memory|dmem|mem_rtl_0_bypass [1])))) # (!\memory|dmem|mem_rtl_0_bypass [4] & (!\memory|dmem|mem_rtl_0_bypass 
// [3] & (\memory|dmem|mem_rtl_0_bypass [2] $ (!\memory|dmem|mem_rtl_0_bypass [1]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [4]),
	.datab(\memory|dmem|mem_rtl_0_bypass [2]),
	.datac(\memory|dmem|mem_rtl_0_bypass [1]),
	.datad(\memory|dmem|mem_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\memory|dmem|mem~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~34 .lut_mask = 16'h8241;
defparam \memory|dmem|mem~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N29
dffeas \memory|dmem|mem_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Result[5]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N5
dffeas \memory|dmem|mem_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N23
dffeas \memory|dmem|mem_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Result[9]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N19
dffeas \memory|dmem|mem_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N29
dffeas \memory|dmem|mem_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N25
dffeas \memory|dmem|mem~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~2 .is_wysiwyg = "true";
defparam \memory|dmem|mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N24
cycloneiv_lcell_comb \memory|dmem|mem~42 (
// Equation(s):
// \memory|dmem|mem~42_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~2_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~2_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~42 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \memory|dmem|mem_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneiv_lcell_comb \memory|dmem|mem~43 (
// Equation(s):
// \memory|dmem|mem~43_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [23])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [24] & ((\memory|dmem|mem~42_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [24] & 
// (\memory|dmem|mem_rtl_0_bypass [23]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [24]),
	.datac(\memory|dmem|mem_rtl_0_bypass [23]),
	.datad(\memory|dmem|mem~42_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~43 .lut_mask = 16'hF4B0;
defparam \memory|dmem|mem~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N11
dffeas \memory|dmem|mem_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N25
dffeas \memory|dmem|mem_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N25
dffeas \memory|dmem|mem~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~4 .is_wysiwyg = "true";
defparam \memory|dmem|mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N24
cycloneiv_lcell_comb \memory|dmem|mem~46 (
// Equation(s):
// \memory|dmem|mem~46_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a3 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~4_q )))

	.dataa(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~4_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~46 .lut_mask = 16'hB8B8;
defparam \memory|dmem|mem~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N1
dffeas \memory|dmem|mem_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N12
cycloneiv_lcell_comb \memory|dmem|mem~47 (
// Equation(s):
// \memory|dmem|mem~47_combout  = (\memory|dmem|mem_rtl_0_bypass [28] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [27])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~46_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [28] & 
// (\memory|dmem|mem_rtl_0_bypass [27]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [28]),
	.datab(\memory|dmem|mem_rtl_0_bypass [27]),
	.datac(\memory|dmem|mem~46_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~47 .lut_mask = 16'hCCE4;
defparam \memory|dmem|mem~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \memory|dmem|mem_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N21
dffeas \memory|dmem|mem~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~5 .is_wysiwyg = "true";
defparam \memory|dmem|mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N20
cycloneiv_lcell_comb \memory|dmem|mem~48 (
// Equation(s):
// \memory|dmem|mem~48_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~5_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~5_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~48 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \memory|dmem|mem_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneiv_lcell_comb \memory|dmem|mem~49 (
// Equation(s):
// \memory|dmem|mem~49_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [29])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [30] & ((\memory|dmem|mem~48_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [30] & 
// (\memory|dmem|mem_rtl_0_bypass [29]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [29]),
	.datac(\memory|dmem|mem_rtl_0_bypass [30]),
	.datad(\memory|dmem|mem~48_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~49 .lut_mask = 16'hDC8C;
defparam \memory|dmem|mem~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N13
dffeas \memory|dmem|mem_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N29
dffeas \memory|dmem|mem_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N13
dffeas \memory|dmem|mem~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~7 .is_wysiwyg = "true";
defparam \memory|dmem|mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N12
cycloneiv_lcell_comb \memory|dmem|mem~52 (
// Equation(s):
// \memory|dmem|mem~52_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~7_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~7_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~52 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \memory|dmem|mem_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N6
cycloneiv_lcell_comb \memory|dmem|mem~53 (
// Equation(s):
// \memory|dmem|mem~53_combout  = (\memory|dmem|mem_rtl_0_bypass [34] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [33])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~52_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [34] & 
// (\memory|dmem|mem_rtl_0_bypass [33]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [34]),
	.datab(\memory|dmem|mem_rtl_0_bypass [33]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~52_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~53 .lut_mask = 16'hCEC4;
defparam \memory|dmem|mem~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N7
dffeas \memory|dmem|mem_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N13
dffeas \memory|dmem|mem_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N23
dffeas \memory|dmem|mem_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N17
dffeas \memory|dmem|mem_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \memory|dmem|mem_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N31
dffeas \memory|dmem|mem_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N13
dffeas \memory|dmem|mem_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N27
dffeas \memory|dmem|mem~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~16 .is_wysiwyg = "true";
defparam \memory|dmem|mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N26
cycloneiv_lcell_comb \memory|dmem|mem~70 (
// Equation(s):
// \memory|dmem|mem~70_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~16_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~16_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~70_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~70 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N17
dffeas \memory|dmem|mem_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneiv_lcell_comb \memory|dmem|mem~71 (
// Equation(s):
// \memory|dmem|mem~71_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [51])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [52] & ((\memory|dmem|mem~70_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [52] & 
// (\memory|dmem|mem_rtl_0_bypass [51]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [51]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem~70_combout ),
	.datad(\memory|dmem|mem_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\memory|dmem|mem~71_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~71 .lut_mask = 16'hB8AA;
defparam \memory|dmem|mem~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N27
dffeas \memory|dmem|mem_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N25
dffeas \memory|dmem|mem~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~17 .is_wysiwyg = "true";
defparam \memory|dmem|mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N24
cycloneiv_lcell_comb \memory|dmem|mem~72 (
// Equation(s):
// \memory|dmem|mem~72_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~17_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~17_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~72_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~72 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y22_N1
dffeas \memory|dmem|mem_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneiv_lcell_comb \memory|dmem|mem~73 (
// Equation(s):
// \memory|dmem|mem~73_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [53])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [54] & ((\memory|dmem|mem~72_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [54] & 
// (\memory|dmem|mem_rtl_0_bypass [53]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [54]),
	.datac(\memory|dmem|mem_rtl_0_bypass [53]),
	.datad(\memory|dmem|mem~72_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~73_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~73 .lut_mask = 16'hF4B0;
defparam \memory|dmem|mem~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N13
dffeas \memory|dmem|mem_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N31
dffeas \memory|dmem|mem_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N31
dffeas \memory|dmem|mem_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N9
dffeas \memory|dmem|mem_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N21
dffeas \memory|dmem|mem_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N7
dffeas \memory|dmem|mem~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~23 .is_wysiwyg = "true";
defparam \memory|dmem|mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N6
cycloneiv_lcell_comb \memory|dmem|mem~84 (
// Equation(s):
// \memory|dmem|mem~84_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a22 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~23_q )))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\memory|dmem|mem~23_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem~84_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~84 .lut_mask = 16'hD8D8;
defparam \memory|dmem|mem~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N11
dffeas \memory|dmem|mem_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N12
cycloneiv_lcell_comb \memory|dmem|mem~85 (
// Equation(s):
// \memory|dmem|mem~85_combout  = (\memory|dmem|mem_rtl_0_bypass [66] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [65])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~84_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [66] & 
// (\memory|dmem|mem_rtl_0_bypass [65]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [66]),
	.datab(\memory|dmem|mem_rtl_0_bypass [65]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~84_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~85_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~85 .lut_mask = 16'hCEC4;
defparam \memory|dmem|mem~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N27
dffeas \memory|dmem|mem_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N13
dffeas \memory|dmem|mem~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~25 .is_wysiwyg = "true";
defparam \memory|dmem|mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N12
cycloneiv_lcell_comb \memory|dmem|mem~88 (
// Equation(s):
// \memory|dmem|mem~88_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~25_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~25_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~88_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~88 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N17
dffeas \memory|dmem|mem_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N7
dffeas \memory|dmem|mem_rtl_0_bypass[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N31
dffeas \memory|dmem|mem_rtl_0_bypass[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [79]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N9
dffeas \memory|dmem|mem~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~30 .is_wysiwyg = "true";
defparam \memory|dmem|mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N8
cycloneiv_lcell_comb \memory|dmem|mem~98 (
// Equation(s):
// \memory|dmem|mem~98_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a29 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~30_q )))

	.dataa(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(\memory|dmem|mem~30_q ),
	.datad(\memory|dmem|mem~0_q ),
	.cin(gnd),
	.combout(\memory|dmem|mem~98_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~98 .lut_mask = 16'hAAF0;
defparam \memory|dmem|mem~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N1
dffeas \memory|dmem|mem_rtl_0_bypass[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [80]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneiv_lcell_comb \memory|dmem|mem~99 (
// Equation(s):
// \memory|dmem|mem~99_combout  = (\memory|dmem|mem_rtl_0_bypass [80] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [79])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~98_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [80] & 
// (\memory|dmem|mem_rtl_0_bypass [79]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [79]),
	.datab(\memory|dmem|mem_rtl_0_bypass [80]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~98_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~99_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~99 .lut_mask = 16'hAEA2;
defparam \memory|dmem|mem~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N9
dffeas \memory|dmem|mem_rtl_0_bypass[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[81]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [81]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N17
dffeas \memory|dmem|mem~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~31 .is_wysiwyg = "true";
defparam \memory|dmem|mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N16
cycloneiv_lcell_comb \memory|dmem|mem~100 (
// Equation(s):
// \memory|dmem|mem~100_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~31_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~31_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~100_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~100 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N11
dffeas \memory|dmem|mem_rtl_0_bypass[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [82]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N12
cycloneiv_lcell_comb \memory|dmem|mem~101 (
// Equation(s):
// \memory|dmem|mem~101_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [81])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [82] & ((\memory|dmem|mem~100_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [82] & 
// (\memory|dmem|mem_rtl_0_bypass [81]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [82]),
	.datac(\memory|dmem|mem_rtl_0_bypass [81]),
	.datad(\memory|dmem|mem~100_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~101_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~101 .lut_mask = 16'hF4B0;
defparam \memory|dmem|mem~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N11
dffeas \memory|dmem|mem_rtl_0_bypass[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [83]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N11
dffeas \id_ex|Imm_Ext_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|extension|Imm_Ext[2]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[2] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cycloneiv_lcell_comb \execute|alu_src_mux|c[2]~0 (
// Equation(s):
// \execute|alu_src_mux|c[2]~0_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [2])) # (!\id_ex|ALUSrcE~q  & (((\execute|srcb_mux|d[2]~0_combout ) # (\execute|srcb_mux|d[2]~1_combout ))))

	.dataa(\id_ex|Imm_Ext_E [2]),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\execute|srcb_mux|d[2]~0_combout ),
	.datad(\execute|srcb_mux|d[2]~1_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[2]~0 .lut_mask = 16'hBBB8;
defparam \execute|alu_src_mux|c[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N3
dffeas \id_ex|Imm_Ext_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|extension|Imm_Ext[3]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[3] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N4
cycloneiv_lcell_comb \execute|srcb_mux|d[3]~6 (
// Equation(s):
// \execute|srcb_mux|d[3]~6_combout  = (\data_hazard_unit|ForwardBE~5_combout  & (\rst~input_o  & (\ex_mem|ALU_ResultM [3] & \data_hazard_unit|ForwardBE~7_combout )))

	.dataa(\data_hazard_unit|ForwardBE~5_combout ),
	.datab(\rst~input_o ),
	.datac(\ex_mem|ALU_ResultM [3]),
	.datad(\data_hazard_unit|ForwardBE~7_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[3]~6 .lut_mask = 16'h8000;
defparam \execute|srcb_mux|d[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[3]~7 (
// Equation(s):
// \execute|srcb_mux|d[3]~7_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[3]~3_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [3]))))

	.dataa(\id_ex|RD2_E [3]),
	.datab(\writeback|result_mux|c[3]~3_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[3]~7 .lut_mask = 16'h00CA;
defparam \execute|srcb_mux|d[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N14
cycloneiv_lcell_comb \execute|alu_src_mux|c[3]~3 (
// Equation(s):
// \execute|alu_src_mux|c[3]~3_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [3])) # (!\id_ex|ALUSrcE~q  & (((\execute|srcb_mux|d[3]~6_combout ) # (\execute|srcb_mux|d[3]~7_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\id_ex|Imm_Ext_E [3]),
	.datac(\execute|srcb_mux|d[3]~6_combout ),
	.datad(\execute|srcb_mux|d[3]~7_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[3]~3 .lut_mask = 16'hDDD8;
defparam \execute|alu_src_mux|c[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N21
dffeas \id_ex|Imm_Ext_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [26]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[6] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N20
cycloneiv_lcell_comb \execute|alu_src_mux|c[6]~7 (
// Equation(s):
// \execute|alu_src_mux|c[6]~7_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [6])) # (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[6]~12_combout )))

	.dataa(gnd),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\id_ex|Imm_Ext_E [6]),
	.datad(\execute|srcb_mux|d[6]~12_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[6]~7 .lut_mask = 16'hF3C0;
defparam \execute|alu_src_mux|c[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N30
cycloneiv_lcell_comb \execute|alu_src_mux|c[7]~8 (
// Equation(s):
// \execute|alu_src_mux|c[7]~8_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[7]~13_combout ) # ((\ex_mem|ALU_ResultM [7] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [7]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[7]~13_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[7]~8 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N4
cycloneiv_lcell_comb \execute|alu_src_mux|c[8]~9 (
// Equation(s):
// \execute|alu_src_mux|c[8]~9_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[8]~14_combout ) # ((\ex_mem|ALU_ResultM [8] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [8]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[8]~14_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[8]~9 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N8
cycloneiv_lcell_comb \memory|dmem|mem~105 (
// Equation(s):
// \memory|dmem|mem~105_combout  = (!\ex_mem|ALU_ResultM [9] & (!\ex_mem|ALU_ResultM [6] & (!\ex_mem|ALU_ResultM [7] & !\ex_mem|ALU_ResultM [8])))

	.dataa(\ex_mem|ALU_ResultM [9]),
	.datab(\ex_mem|ALU_ResultM [6]),
	.datac(\ex_mem|ALU_ResultM [7]),
	.datad(\ex_mem|ALU_ResultM [8]),
	.cin(gnd),
	.combout(\memory|dmem|mem~105_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~105 .lut_mask = 16'h0001;
defparam \memory|dmem|mem~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneiv_lcell_comb \execute|srca_mux|d[28]~30 (
// Equation(s):
// \execute|srca_mux|d[28]~30_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[28]~28_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [28])))))

	.dataa(\writeback|result_mux|c[28]~28_combout ),
	.datab(\id_ex|RD1_E [28]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[28]~30 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneiv_lcell_comb \execute|srca_mux|d[28]~31 (
// Equation(s):
// \execute|srca_mux|d[28]~31_combout  = (\execute|srca_mux|d[28]~30_combout ) # ((\ex_mem|ALU_ResultM [28] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [28]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[28]~30_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[28]~31 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N12
cycloneiv_lcell_comb \execute|alu_src_mux|c[27]~17 (
// Equation(s):
// \execute|alu_src_mux|c[27]~17_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[27]~22_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [27]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [27]),
	.datad(\execute|srcb_mux|d[27]~22_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[27]~17 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N0
cycloneiv_lcell_comb \execute|srca_mux|d[26]~34 (
// Equation(s):
// \execute|srca_mux|d[26]~34_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[26]~26_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [26])))))

	.dataa(\writeback|result_mux|c[26]~26_combout ),
	.datab(\id_ex|RD1_E [26]),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[26]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[26]~34 .lut_mask = 16'h00AC;
defparam \execute|srca_mux|d[26]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N14
cycloneiv_lcell_comb \execute|srca_mux|d[26]~35 (
// Equation(s):
// \execute|srca_mux|d[26]~35_combout  = (\execute|srca_mux|d[26]~34_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [26]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [26]),
	.datad(\execute|srca_mux|d[26]~34_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[26]~35 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneiv_lcell_comb \execute|srca_mux|d[22]~42 (
// Equation(s):
// \execute|srca_mux|d[22]~42_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[22]~22_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [22])))))

	.dataa(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\writeback|result_mux|c[22]~22_combout ),
	.datad(\id_ex|RD1_E [22]),
	.cin(gnd),
	.combout(\execute|srca_mux|d[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[22]~42 .lut_mask = 16'h3120;
defparam \execute|srca_mux|d[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneiv_lcell_comb \execute|srca_mux|d[22]~43 (
// Equation(s):
// \execute|srca_mux|d[22]~43_combout  = (\execute|srca_mux|d[22]~42_combout ) # ((\ex_mem|ALU_ResultM [22] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [22]),
	.datac(\execute|srca_mux|d[22]~42_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[22]~43 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N10
cycloneiv_lcell_comb \execute|alu_src_mux|c[21]~23 (
// Equation(s):
// \execute|alu_src_mux|c[21]~23_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[21]~28_combout ) # ((\ex_mem|ALU_ResultM [21] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [21]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[21]~28_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[21]~23 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N0
cycloneiv_lcell_comb \execute|srca_mux|d[20]~46 (
// Equation(s):
// \execute|srca_mux|d[20]~46_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[20]~20_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [20]))))

	.dataa(\id_ex|RD1_E [20]),
	.datab(\writeback|result_mux|c[20]~20_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[20]~46 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N18
cycloneiv_lcell_comb \execute|srca_mux|d[20]~47 (
// Equation(s):
// \execute|srca_mux|d[20]~47_combout  = (\execute|srca_mux|d[20]~46_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [20]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [20]),
	.datad(\execute|srca_mux|d[20]~46_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[20]~47 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N0
cycloneiv_lcell_comb \execute|alu_src_mux|c[18]~26 (
// Equation(s):
// \execute|alu_src_mux|c[18]~26_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[18]~31_combout ) # ((\ex_mem|ALU_ResultM [18] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [18]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[18]~31_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[18]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[18]~26 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[18]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneiv_lcell_comb \execute|srca_mux|d[13]~60 (
// Equation(s):
// \execute|srca_mux|d[13]~60_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[13]~13_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [13]))))

	.dataa(\id_ex|RD1_E [13]),
	.datab(\writeback|result_mux|c[13]~13_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[13]~60 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneiv_lcell_comb \execute|srca_mux|d[13]~61 (
// Equation(s):
// \execute|srca_mux|d[13]~61_combout  = (\execute|srca_mux|d[13]~60_combout ) # ((\ex_mem|ALU_ResultM [13] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [13]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[13]~60_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[13]~61 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N20
cycloneiv_lcell_comb \execute|alu_src_mux|c[12]~32 (
// Equation(s):
// \execute|alu_src_mux|c[12]~32_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[12]~37_combout ) # ((\ex_mem|ALU_ResultM [12] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\ex_mem|ALU_ResultM [12]),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[12]~37_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[12]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[12]~32 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[12]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \decode|rf|Register_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \decode|rf|Register_rtl_0_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N23
dffeas \decode|rf|Register_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \decode|rf|Register_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_hazard_unit|ForwardAE~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \decode|rf|Register_rtl_0_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneiv_lcell_comb \decode|rf|Register~70 (
// Equation(s):
// \decode|rf|Register~70_combout  = (\decode|rf|Register_rtl_0_bypass [15] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [16])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [16]),
	.datac(\decode|rf|Register_rtl_0_bypass [15]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~70_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~70 .lut_mask = 16'hF030;
defparam \decode|rf|Register~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N13
dffeas \decode|rf|Register~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register~0 .is_wysiwyg = "true";
defparam \decode|rf|Register~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneiv_lcell_comb \decode|rf|Register~72 (
// Equation(s):
// \decode|rf|Register~72_combout  = (\decode|rf|Register~70_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [16] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [16]),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\decode|rf|Register~70_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~72_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~72 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cycloneiv_lcell_comb \decode|extension|Imm_Ext[2]~0 (
// Equation(s):
// \decode|extension|Imm_Ext[2]~0_combout  = (\decode|control|Main_Decoder|Equal3~0_combout  & (\if_id|InstrD [9])) # (!\decode|control|Main_Decoder|Equal3~0_combout  & ((\if_id|InstrD [22])))

	.dataa(\decode|control|Main_Decoder|Equal3~0_combout ),
	.datab(gnd),
	.datac(\if_id|InstrD [9]),
	.datad(\if_id|InstrD [22]),
	.cin(gnd),
	.combout(\decode|extension|Imm_Ext[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|extension|Imm_Ext[2]~0 .lut_mask = 16'hF5A0;
defparam \decode|extension|Imm_Ext[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \decode|rf|Register_rtl_1_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \decode|rf|Register_rtl_1_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N11
dffeas \decode|rf|Register_rtl_1_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \decode|rf|Register_rtl_1_bypass[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneiv_lcell_comb \decode|rf|Register~77 (
// Equation(s):
// \decode|rf|Register~77_combout  = (\decode|rf|Register_rtl_1_bypass [15] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [16])))

	.dataa(\decode|rf|Register_rtl_1_bypass [16]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [15]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~77_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~77 .lut_mask = 16'hF050;
defparam \decode|rf|Register~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneiv_lcell_comb \decode|rf|Register~79 (
// Equation(s):
// \decode|rf|Register~79_combout  = (\decode|rf|Register~77_combout ) # ((\decode|rf|Register_rtl_1_bypass [16] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a2 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [16]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\decode|rf|Register~77_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~79_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~79 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N15
dffeas \decode|rf|Register_rtl_1_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \decode|rf|Register_rtl_1_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneiv_lcell_comb \decode|rf|Register~82 (
// Equation(s):
// \decode|rf|Register~82_combout  = (\decode|rf|Register_rtl_1_bypass [13] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [14])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [14]),
	.datac(\decode|rf|Register_rtl_1_bypass [13]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~82_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~82 .lut_mask = 16'hF030;
defparam \decode|rf|Register~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N16
cycloneiv_lcell_comb \decode|rf|Register~83 (
// Equation(s):
// \decode|rf|Register~83_combout  = (\decode|rf|Register~82_combout ) # ((\decode|rf|Register_rtl_1_bypass [14] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [14]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register~82_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\decode|rf|Register~83_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~83 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \decode|rf|Register_rtl_0_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \decode|rf|Register_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cycloneiv_lcell_comb \decode|rf|Register~84 (
// Equation(s):
// \decode|rf|Register~84_combout  = (\decode|rf|Register_rtl_0_bypass [11] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [12])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [12]),
	.datac(\decode|rf|Register_rtl_0_bypass [11]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~84_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~84 .lut_mask = 16'hF030;
defparam \decode|rf|Register~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneiv_lcell_comb \decode|rf|Register~85 (
// Equation(s):
// \decode|rf|Register~85_combout  = (\decode|rf|Register~84_combout ) # ((\decode|rf|Register_rtl_0|auto_generated|ram_block1a0~portbdataout  & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0_bypass [12])))

	.dataa(\decode|rf|Register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register~84_combout ),
	.datad(\decode|rf|Register_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\decode|rf|Register~85_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~85 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \if_id|InstrD[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[13] .is_wysiwyg = "true";
defparam \if_id|InstrD[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N17
dffeas \decode|rf|Register_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N31
dffeas \decode|rf|Register_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~88 (
// Equation(s):
// \decode|rf|Register~88_combout  = (\decode|rf|Register_rtl_0_bypass [17] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [18])))

	.dataa(\decode|rf|Register_rtl_0_bypass [18]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [17]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~88_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~88 .lut_mask = 16'hF050;
defparam \decode|rf|Register~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register~89 (
// Equation(s):
// \decode|rf|Register~89_combout  = (\decode|rf|Register~88_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a3  & \decode|rf|Register_rtl_0_bypass [18])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\decode|rf|Register_rtl_0_bypass [18]),
	.datad(\decode|rf|Register~88_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~89_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~89 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N2
cycloneiv_lcell_comb \decode|extension|Imm_Ext[3]~3 (
// Equation(s):
// \decode|extension|Imm_Ext[3]~3_combout  = (\decode|control|Main_Decoder|Equal3~0_combout  & (\if_id|InstrD [10])) # (!\decode|control|Main_Decoder|Equal3~0_combout  & ((\if_id|InstrD [23])))

	.dataa(\decode|control|Main_Decoder|Equal3~0_combout ),
	.datab(\if_id|InstrD [10]),
	.datac(gnd),
	.datad(\if_id|InstrD [23]),
	.cin(gnd),
	.combout(\decode|extension|Imm_Ext[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode|extension|Imm_Ext[3]~3 .lut_mask = 16'hDD88;
defparam \decode|extension|Imm_Ext[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N1
dffeas \decode|rf|Register_rtl_1_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y26_N11
dffeas \decode|rf|Register_rtl_1_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register~90 (
// Equation(s):
// \decode|rf|Register~90_combout  = (\decode|rf|Register_rtl_1_bypass [17] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [18])))

	.dataa(\decode|rf|Register_rtl_1_bypass [18]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [17]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~90_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~90 .lut_mask = 16'hF050;
defparam \decode|rf|Register~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~91 (
// Equation(s):
// \decode|rf|Register~91_combout  = (\decode|rf|Register~90_combout ) # ((\decode|rf|Register_rtl_1_bypass [18] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [18]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a3 ),
	.datad(\decode|rf|Register~90_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~91_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~91 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N7
dffeas \decode|rf|Register_rtl_1_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \decode|rf|Register_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneiv_lcell_comb \decode|rf|Register~96 (
// Equation(s):
// \decode|rf|Register~96_combout  = (\decode|rf|Register_rtl_0_bypass [21] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [22])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [21]),
	.datad(\decode|rf|Register_rtl_0_bypass [22]),
	.cin(gnd),
	.combout(\decode|rf|Register~96_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~96 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N17
dffeas \decode|rf|Register_rtl_1_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N27
dffeas \decode|rf|Register_rtl_1_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N16
cycloneiv_lcell_comb \decode|rf|Register~98 (
// Equation(s):
// \decode|rf|Register~98_combout  = (\decode|rf|Register_rtl_1_bypass [21] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [22])))

	.dataa(\decode|rf|Register_rtl_1_bypass [22]),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~98_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~98 .lut_mask = 16'hD0D0;
defparam \decode|rf|Register~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N30
cycloneiv_lcell_comb \decode|rf|Register~99 (
// Equation(s):
// \decode|rf|Register~99_combout  = (\decode|rf|Register~98_combout ) # ((\decode|rf|Register_rtl_1_bypass [22] & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a5  & \decode|rf|Register~78_combout )))

	.dataa(\decode|rf|Register_rtl_1_bypass [22]),
	.datab(\decode|rf|Register_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\decode|rf|Register~78_combout ),
	.datad(\decode|rf|Register~98_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~99_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~99 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \if_id|InstrD[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|IMEM|RD[26]~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [26]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[26] .is_wysiwyg = "true";
defparam \if_id|InstrD[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N23
dffeas \decode|rf|Register_rtl_1_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cycloneiv_lcell_comb \decode|rf|Register~102 (
// Equation(s):
// \decode|rf|Register~102_combout  = (\decode|rf|Register_rtl_1_bypass [23] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [24])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [23]),
	.datad(\decode|rf|Register_rtl_1_bypass [24]),
	.cin(gnd),
	.combout(\decode|rf|Register~102_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~102 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N9
dffeas \decode|rf|Register_rtl_1_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N1
dffeas \decode|rf|Register_rtl_1_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register~106 (
// Equation(s):
// \decode|rf|Register~106_combout  = (\decode|rf|Register_rtl_1_bypass [25] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [26])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [25]),
	.datad(\decode|rf|Register_rtl_1_bypass [26]),
	.cin(gnd),
	.combout(\decode|rf|Register~106_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~106 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N10
cycloneiv_lcell_comb \decode|rf|Register~107 (
// Equation(s):
// \decode|rf|Register~107_combout  = (\decode|rf|Register~106_combout ) # ((\decode|rf|Register_rtl_1|auto_generated|ram_block1a7  & (\decode|rf|Register_rtl_1_bypass [26] & \decode|rf|Register~78_combout )))

	.dataa(\decode|rf|Register_rtl_1|auto_generated|ram_block1a7 ),
	.datab(\decode|rf|Register_rtl_1_bypass [26]),
	.datac(\decode|rf|Register~106_combout ),
	.datad(\decode|rf|Register~78_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~107_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~107 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N27
dffeas \decode|rf|Register_rtl_0_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N13
dffeas \decode|rf|Register_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register~116 (
// Equation(s):
// \decode|rf|Register~116_combout  = (\decode|rf|Register_rtl_0_bypass [31] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [32])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [32]),
	.datac(\decode|rf|Register_rtl_0_bypass [31]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~116_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~116 .lut_mask = 16'hF030;
defparam \decode|rf|Register~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneiv_lcell_comb \decode|rf|Register~117 (
// Equation(s):
// \decode|rf|Register~117_combout  = (\decode|rf|Register~116_combout ) # ((\decode|rf|Register_rtl_0_bypass [32] & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a10  & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register~116_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [32]),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\decode|rf|Register~71_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~117_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~117 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N5
dffeas \decode|rf|Register_rtl_1_bypass[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N27
dffeas \decode|rf|Register_rtl_1_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N4
cycloneiv_lcell_comb \decode|rf|Register~118 (
// Equation(s):
// \decode|rf|Register~118_combout  = (\decode|rf|Register_rtl_1_bypass [31] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [32])))

	.dataa(\decode|rf|Register_rtl_1_bypass [32]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [31]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~118_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~118 .lut_mask = 16'hF050;
defparam \decode|rf|Register~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N0
cycloneiv_lcell_comb \decode|rf|Register~119 (
// Equation(s):
// \decode|rf|Register~119_combout  = (\decode|rf|Register~118_combout ) # ((\decode|rf|Register_rtl_1_bypass [32] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [32]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register~118_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\decode|rf|Register~119_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~119 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N11
dffeas \decode|rf|Register_rtl_1_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneiv_lcell_comb \decode|rf|Register~122 (
// Equation(s):
// \decode|rf|Register~122_combout  = (\decode|rf|Register_rtl_1_bypass [33] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [34])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [34]),
	.datac(\decode|rf|Register_rtl_1_bypass [33]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~122_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~122 .lut_mask = 16'hF030;
defparam \decode|rf|Register~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N23
dffeas \decode|rf|Register_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N9
dffeas \decode|rf|Register_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N22
cycloneiv_lcell_comb \decode|rf|Register~124 (
// Equation(s):
// \decode|rf|Register~124_combout  = (\decode|rf|Register_rtl_0_bypass [73] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [74])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [74]),
	.datac(\decode|rf|Register_rtl_0_bypass [73]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~124_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~124 .lut_mask = 16'hF030;
defparam \decode|rf|Register~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register~125 (
// Equation(s):
// \decode|rf|Register~125_combout  = (\decode|rf|Register~124_combout ) # ((\decode|rf|Register_rtl_0|auto_generated|ram_block1a31  & (\decode|rf|Register_rtl_0_bypass [74] & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\decode|rf|Register_rtl_0_bypass [74]),
	.datac(\decode|rf|Register~124_combout ),
	.datad(\decode|rf|Register~71_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~125_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~125 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N25
dffeas \decode|rf|Register_rtl_1_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[73] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N1
dffeas \decode|rf|Register_rtl_1_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[74] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneiv_lcell_comb \decode|rf|Register~126 (
// Equation(s):
// \decode|rf|Register~126_combout  = (\decode|rf|Register_rtl_1_bypass [73] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [74])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [73]),
	.datad(\decode|rf|Register_rtl_1_bypass [74]),
	.cin(gnd),
	.combout(\decode|rf|Register~126_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~126 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N16
cycloneiv_lcell_comb \decode|rf|Register~127 (
// Equation(s):
// \decode|rf|Register~127_combout  = (\decode|rf|Register~126_combout ) # ((\decode|rf|Register_rtl_1_bypass [74] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a31 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [74]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register~126_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\decode|rf|Register~127_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~127 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N31
dffeas \decode|rf|Register_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N19
dffeas \decode|rf|Register_rtl_1_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeback|result_mux|c[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[69] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N27
dffeas \decode|rf|Register_rtl_1_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[70] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneiv_lcell_comb \decode|rf|Register~134 (
// Equation(s):
// \decode|rf|Register~134_combout  = (\decode|rf|Register_rtl_1_bypass [69] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [70])))

	.dataa(\decode|rf|Register_rtl_1_bypass [69]),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [70]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~134_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~134 .lut_mask = 16'h8A8A;
defparam \decode|rf|Register~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneiv_lcell_comb \decode|rf|Register~135 (
// Equation(s):
// \decode|rf|Register~135_combout  = (\decode|rf|Register~134_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [70] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register~134_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [70]),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\decode|rf|Register~135_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~135 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N13
dffeas \decode|rf|Register_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N31
dffeas \decode|rf|Register_rtl_0_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~136 (
// Equation(s):
// \decode|rf|Register~136_combout  = (\decode|rf|Register_rtl_0_bypass [67] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [68])))

	.dataa(\decode|rf|Register_rtl_0_bypass [68]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [67]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~136_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~136 .lut_mask = 16'hF050;
defparam \decode|rf|Register~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register~137 (
// Equation(s):
// \decode|rf|Register~137_combout  = (\decode|rf|Register~136_combout ) # ((\decode|rf|Register_rtl_0_bypass [68] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a28 )))

	.dataa(\decode|rf|Register_rtl_0_bypass [68]),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\decode|rf|Register~136_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~137_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~137 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N5
dffeas \decode|rf|Register_rtl_1_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[65] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \decode|rf|Register_rtl_1_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[66] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register~142 (
// Equation(s):
// \decode|rf|Register~142_combout  = (\decode|rf|Register_rtl_1_bypass [65] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [66])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [65]),
	.datad(\decode|rf|Register_rtl_1_bypass [66]),
	.cin(gnd),
	.combout(\decode|rf|Register~142_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~142 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register~143 (
// Equation(s):
// \decode|rf|Register~143_combout  = (\decode|rf|Register~142_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [66] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a27 )))

	.dataa(\decode|rf|Register~142_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [66]),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\decode|rf|Register~143_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~143 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N11
dffeas \decode|rf|Register_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N1
dffeas \decode|rf|Register_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register~144 (
// Equation(s):
// \decode|rf|Register~144_combout  = (\decode|rf|Register_rtl_0_bypass [63] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [64])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [64]),
	.datac(\decode|rf|Register_rtl_0_bypass [63]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~144_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~144 .lut_mask = 16'hF030;
defparam \decode|rf|Register~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~145 (
// Equation(s):
// \decode|rf|Register~145_combout  = (\decode|rf|Register~144_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a26  & \decode|rf|Register_rtl_0_bypass [64])))

	.dataa(\decode|rf|Register~144_combout ),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\decode|rf|Register_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\decode|rf|Register~145_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~145 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N19
dffeas \decode|rf|Register_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register~148 (
// Equation(s):
// \decode|rf|Register~148_combout  = (\decode|rf|Register_rtl_0_bypass [61] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [62])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [62]),
	.datac(\decode|rf|Register_rtl_0_bypass [61]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~148_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~148 .lut_mask = 16'hF030;
defparam \decode|rf|Register~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N27
dffeas \decode|rf|Register_rtl_1_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[62] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N13
dffeas \decode|rf|Register_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N19
dffeas \decode|rf|Register_rtl_0_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~152 (
// Equation(s):
// \decode|rf|Register~152_combout  = (\decode|rf|Register_rtl_0_bypass [59] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [60])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [60]),
	.datac(\decode|rf|Register_rtl_0_bypass [59]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~152_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~152 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register~153 (
// Equation(s):
// \decode|rf|Register~153_combout  = (\decode|rf|Register~152_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a24  & \decode|rf|Register_rtl_0_bypass [60])))

	.dataa(\decode|rf|Register~152_combout ),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\decode|rf|Register_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\decode|rf|Register~153_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~153 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N31
dffeas \decode|rf|Register_rtl_1_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[59] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N25
dffeas \decode|rf|Register_rtl_1_bypass[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[60] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N30
cycloneiv_lcell_comb \decode|rf|Register~154 (
// Equation(s):
// \decode|rf|Register~154_combout  = (\decode|rf|Register_rtl_1_bypass [59] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [60])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [59]),
	.datad(\decode|rf|Register_rtl_1_bypass [60]),
	.cin(gnd),
	.combout(\decode|rf|Register~154_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~154 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register~155 (
// Equation(s):
// \decode|rf|Register~155_combout  = (\decode|rf|Register~154_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a24  & \decode|rf|Register_rtl_1_bypass [60])))

	.dataa(\decode|rf|Register~154_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\decode|rf|Register_rtl_1_bypass [60]),
	.cin(gnd),
	.combout(\decode|rf|Register~155_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~155 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N5
dffeas \decode|rf|Register_rtl_1_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[57] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N23
dffeas \decode|rf|Register_rtl_1_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[58] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N0
cycloneiv_lcell_comb \decode|rf|Register~158 (
// Equation(s):
// \decode|rf|Register~158_combout  = (\decode|rf|Register_rtl_1_bypass [57] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [58])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [58]),
	.datad(\decode|rf|Register_rtl_1_bypass [57]),
	.cin(gnd),
	.combout(\decode|rf|Register~158_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~158 .lut_mask = 16'hAF00;
defparam \decode|rf|Register~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N16
cycloneiv_lcell_comb \decode|rf|Register~159 (
// Equation(s):
// \decode|rf|Register~159_combout  = (\decode|rf|Register~158_combout ) # ((\decode|rf|Register_rtl_1_bypass [58] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a23 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [58]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a23 ),
	.datad(\decode|rf|Register~158_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~159_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~159 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N31
dffeas \decode|rf|Register_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N5
dffeas \decode|rf|Register_rtl_0_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N30
cycloneiv_lcell_comb \decode|rf|Register~160 (
// Equation(s):
// \decode|rf|Register~160_combout  = (\decode|rf|Register_rtl_0_bypass [55] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [56])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [56]),
	.datac(\decode|rf|Register_rtl_0_bypass [55]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~160_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~160 .lut_mask = 16'hF030;
defparam \decode|rf|Register~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N26
cycloneiv_lcell_comb \decode|rf|Register~161 (
// Equation(s):
// \decode|rf|Register~161_combout  = (\decode|rf|Register~160_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [56] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a22 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [56]),
	.datac(\decode|rf|Register~160_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\decode|rf|Register~161_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~161 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N7
dffeas \decode|rf|Register_rtl_1_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[55] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N6
cycloneiv_lcell_comb \decode|rf|Register~162 (
// Equation(s):
// \decode|rf|Register~162_combout  = (\decode|rf|Register_rtl_1_bypass [55] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [56])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [56]),
	.datac(\decode|rf|Register_rtl_1_bypass [55]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~162_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~162 .lut_mask = 16'hF030;
defparam \decode|rf|Register~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N25
dffeas \decode|rf|Register_rtl_0_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N23
dffeas \decode|rf|Register_rtl_0_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N24
cycloneiv_lcell_comb \decode|rf|Register~164 (
// Equation(s):
// \decode|rf|Register~164_combout  = (\decode|rf|Register_rtl_0_bypass [53] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [54])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [54]),
	.datac(\decode|rf|Register_rtl_0_bypass [53]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~164_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~164 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N8
cycloneiv_lcell_comb \decode|rf|Register~165 (
// Equation(s):
// \decode|rf|Register~165_combout  = (\decode|rf|Register~164_combout ) # ((\decode|rf|Register_rtl_0|auto_generated|ram_block1a21  & (\decode|rf|Register_rtl_0_bypass [54] & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\decode|rf|Register_rtl_0_bypass [54]),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register~164_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~165_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~165 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N7
dffeas \decode|rf|Register_rtl_1_bypass[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[53] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N29
dffeas \decode|rf|Register_rtl_1_bypass[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[54] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register~166 (
// Equation(s):
// \decode|rf|Register~166_combout  = (\decode|rf|Register_rtl_1_bypass [53] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [54])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [53]),
	.datad(\decode|rf|Register_rtl_1_bypass [54]),
	.cin(gnd),
	.combout(\decode|rf|Register~166_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~166 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N2
cycloneiv_lcell_comb \decode|rf|Register~167 (
// Equation(s):
// \decode|rf|Register~167_combout  = (\decode|rf|Register~166_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a21  & \decode|rf|Register_rtl_1_bypass [54])))

	.dataa(\decode|rf|Register~166_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a21 ),
	.datad(\decode|rf|Register_rtl_1_bypass [54]),
	.cin(gnd),
	.combout(\decode|rf|Register~167_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~167 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N29
dffeas \decode|rf|Register_rtl_0_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N15
dffeas \decode|rf|Register_rtl_0_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N28
cycloneiv_lcell_comb \decode|rf|Register~168 (
// Equation(s):
// \decode|rf|Register~168_combout  = (\decode|rf|Register_rtl_0_bypass [51] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [52])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [52]),
	.datac(\decode|rf|Register_rtl_0_bypass [51]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~168_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~168 .lut_mask = 16'hF030;
defparam \decode|rf|Register~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N10
cycloneiv_lcell_comb \decode|rf|Register~169 (
// Equation(s):
// \decode|rf|Register~169_combout  = (\decode|rf|Register~168_combout ) # ((\decode|rf|Register_rtl_0|auto_generated|ram_block1a20  & (\decode|rf|Register_rtl_0_bypass [52] & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\decode|rf|Register_rtl_0_bypass [52]),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register~168_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~169_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~169 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N21
dffeas \decode|rf|Register_rtl_1_bypass[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[51] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y27_N17
dffeas \decode|rf|Register_rtl_1_bypass[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[52] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N20
cycloneiv_lcell_comb \decode|rf|Register~170 (
// Equation(s):
// \decode|rf|Register~170_combout  = (\decode|rf|Register_rtl_1_bypass [51] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [52])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [52]),
	.datac(\decode|rf|Register_rtl_1_bypass [51]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~170_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~170 .lut_mask = 16'hF030;
defparam \decode|rf|Register~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N12
cycloneiv_lcell_comb \decode|rf|Register~171 (
// Equation(s):
// \decode|rf|Register~171_combout  = (\decode|rf|Register~170_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a20  & \decode|rf|Register_rtl_1_bypass [52])))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register~170_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a20 ),
	.datad(\decode|rf|Register_rtl_1_bypass [52]),
	.cin(gnd),
	.combout(\decode|rf|Register~171_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~171 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N21
dffeas \decode|rf|Register_rtl_0_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N27
dffeas \decode|rf|Register_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register~172 (
// Equation(s):
// \decode|rf|Register~172_combout  = (\decode|rf|Register_rtl_0_bypass [49] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [50])))

	.dataa(\decode|rf|Register_rtl_0_bypass [50]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [49]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~172_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~172 .lut_mask = 16'hF050;
defparam \decode|rf|Register~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~173 (
// Equation(s):
// \decode|rf|Register~173_combout  = (\decode|rf|Register~172_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a19  & \decode|rf|Register_rtl_0_bypass [50])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\decode|rf|Register_rtl_0_bypass [50]),
	.datad(\decode|rf|Register~172_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~173_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~173 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N1
dffeas \decode|rf|Register_rtl_1_bypass[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[49] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N19
dffeas \decode|rf|Register_rtl_1_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[50] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register~174 (
// Equation(s):
// \decode|rf|Register~174_combout  = (\decode|rf|Register_rtl_1_bypass [49] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [50])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [50]),
	.datac(\decode|rf|Register_rtl_1_bypass [49]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~174_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~174 .lut_mask = 16'hF030;
defparam \decode|rf|Register~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register~175 (
// Equation(s):
// \decode|rf|Register~175_combout  = (\decode|rf|Register~174_combout ) # ((\decode|rf|Register_rtl_1|auto_generated|ram_block1a19  & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1_bypass [50])))

	.dataa(\decode|rf|Register_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\decode|rf|Register~174_combout ),
	.datac(\decode|rf|Register~78_combout ),
	.datad(\decode|rf|Register_rtl_1_bypass [50]),
	.cin(gnd),
	.combout(\decode|rf|Register~175_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~175 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N25
dffeas \decode|rf|Register_rtl_0_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N11
dffeas \decode|rf|Register_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cycloneiv_lcell_comb \decode|rf|Register~176 (
// Equation(s):
// \decode|rf|Register~176_combout  = (\decode|rf|Register_rtl_0_bypass [47] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [48])))

	.dataa(\decode|rf|Register_rtl_0_bypass [48]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [47]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~176_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~176 .lut_mask = 16'hF050;
defparam \decode|rf|Register~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register~177 (
// Equation(s):
// \decode|rf|Register~177_combout  = (\decode|rf|Register~176_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [48] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [48]),
	.datac(\decode|rf|Register~176_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\decode|rf|Register~177_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~177 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N27
dffeas \decode|rf|Register_rtl_1_bypass[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[47] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N23
dffeas \decode|rf|Register_rtl_1_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[48] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N26
cycloneiv_lcell_comb \decode|rf|Register~178 (
// Equation(s):
// \decode|rf|Register~178_combout  = (\decode|rf|Register_rtl_1_bypass [47] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [48])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [47]),
	.datad(\decode|rf|Register_rtl_1_bypass [48]),
	.cin(gnd),
	.combout(\decode|rf|Register~178_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~178 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N16
cycloneiv_lcell_comb \decode|rf|Register~179 (
// Equation(s):
// \decode|rf|Register~179_combout  = (\decode|rf|Register~178_combout ) # ((\decode|rf|Register_rtl_1_bypass [48] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a18 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [48]),
	.datab(\decode|rf|Register~178_combout ),
	.datac(\decode|rf|Register~78_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\decode|rf|Register~179_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~179 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N29
dffeas \decode|rf|Register_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N23
dffeas \decode|rf|Register_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N28
cycloneiv_lcell_comb \decode|rf|Register~184 (
// Equation(s):
// \decode|rf|Register~184_combout  = (\decode|rf|Register_rtl_0_bypass [43] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [44])))

	.dataa(\decode|rf|Register_rtl_0_bypass [44]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [43]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~184_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~184 .lut_mask = 16'hF050;
defparam \decode|rf|Register~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register~185 (
// Equation(s):
// \decode|rf|Register~185_combout  = (\decode|rf|Register~184_combout ) # ((\decode|rf|Register_rtl_0_bypass [44] & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a16  & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register_rtl_0_bypass [44]),
	.datab(\decode|rf|Register~184_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\decode|rf|Register~71_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~185_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~185 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N29
dffeas \decode|rf|Register_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y26_N15
dffeas \decode|rf|Register_rtl_0_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N28
cycloneiv_lcell_comb \decode|rf|Register~188 (
// Equation(s):
// \decode|rf|Register~188_combout  = (\decode|rf|Register_rtl_0_bypass [41] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [42])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [42]),
	.datac(\decode|rf|Register_rtl_0_bypass [41]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~188_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~188 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register~189 (
// Equation(s):
// \decode|rf|Register~189_combout  = (\decode|rf|Register~188_combout ) # ((\decode|rf|Register_rtl_0_bypass [42] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\decode|rf|Register_rtl_0_bypass [42]),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\decode|rf|Register~188_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~189_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~189 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N25
dffeas \decode|rf|Register_rtl_1_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N3
dffeas \decode|rf|Register_rtl_1_bypass[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N24
cycloneiv_lcell_comb \decode|rf|Register~190 (
// Equation(s):
// \decode|rf|Register~190_combout  = (\decode|rf|Register_rtl_1_bypass [41] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [42])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [42]),
	.datac(\decode|rf|Register_rtl_1_bypass [41]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~190_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~190 .lut_mask = 16'hF030;
defparam \decode|rf|Register~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N12
cycloneiv_lcell_comb \decode|rf|Register~191 (
// Equation(s):
// \decode|rf|Register~191_combout  = (\decode|rf|Register~190_combout ) # ((\decode|rf|Register_rtl_1_bypass [42] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a15 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [42]),
	.datab(\decode|rf|Register~190_combout ),
	.datac(\decode|rf|Register~78_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\decode|rf|Register~191_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~191 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N15
dffeas \decode|rf|Register_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register~192 (
// Equation(s):
// \decode|rf|Register~192_combout  = (\decode|rf|Register_rtl_0_bypass [39] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [40])))

	.dataa(\decode|rf|Register_rtl_0_bypass [40]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [39]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~192_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~192 .lut_mask = 16'hF050;
defparam \decode|rf|Register~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N25
dffeas \decode|rf|Register_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \decode|rf|Register_rtl_0_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneiv_lcell_comb \decode|rf|Register~196 (
// Equation(s):
// \decode|rf|Register~196_combout  = (\decode|rf|Register_rtl_0_bypass [37] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [38])))

	.dataa(\decode|rf|Register_rtl_0_bypass [38]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [37]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~196_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~196 .lut_mask = 16'hF050;
defparam \decode|rf|Register~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneiv_lcell_comb \decode|rf|Register~197 (
// Equation(s):
// \decode|rf|Register~197_combout  = (\decode|rf|Register~196_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [38] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [38]),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\decode|rf|Register~196_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~197_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~197 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N17
dffeas \decode|rf|Register_rtl_1_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N19
dffeas \decode|rf|Register_rtl_1_bypass[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cycloneiv_lcell_comb \decode|rf|Register~198 (
// Equation(s):
// \decode|rf|Register~198_combout  = (\decode|rf|Register_rtl_1_bypass [37] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [38])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [38]),
	.datac(\decode|rf|Register_rtl_1_bypass [37]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~198_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~198 .lut_mask = 16'hF030;
defparam \decode|rf|Register~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneiv_lcell_comb \decode|rf|Register~199 (
// Equation(s):
// \decode|rf|Register~199_combout  = (\decode|rf|Register~198_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a13  & \decode|rf|Register_rtl_1_bypass [38])))

	.dataa(\decode|rf|Register~198_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\decode|rf|Register_rtl_1_bypass [38]),
	.cin(gnd),
	.combout(\decode|rf|Register~199_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~199 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N11
dffeas \decode|rf|Register_rtl_0_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N10
cycloneiv_lcell_comb \decode|rf|Register~200 (
// Equation(s):
// \decode|rf|Register~200_combout  = (\decode|rf|Register_rtl_0_bypass [35] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [36])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [36]),
	.datac(\decode|rf|Register_rtl_0_bypass [35]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~200_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~200 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N23
dffeas \decode|rf|Register_rtl_1_bypass[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N22
cycloneiv_lcell_comb \decode|rf|Register~202 (
// Equation(s):
// \decode|rf|Register~202_combout  = (\decode|rf|Register_rtl_1_bypass [35] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [36])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [36]),
	.datac(\decode|rf|Register_rtl_1_bypass [35]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~202_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~202 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneiv_lcell_comb \if_id|InstrD[13]~feeder (
// Equation(s):
// \if_id|InstrD[13]~feeder_combout  = \fetch|IMEM|RD[13]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|RD[13]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id|InstrD[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[13]~feeder .lut_mask = 16'hF0F0;
defparam \if_id|InstrD[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[3]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[3]~feeder_combout  = \mem_wb|RD_W [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [1]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[6]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[6]~feeder_combout  = \if_id|InstrD~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD~1_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_0_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[2]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[2]~feeder_combout  = \if_id|InstrD~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD~3_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_1_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[6]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[6]~feeder_combout  = \if_id|InstrD~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD~5_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[6]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_1_bypass[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[27]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[27]~feeder_combout  = \ex_mem|WriteDataM [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|WriteDataM [3]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[27]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[29]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[29]~feeder_combout  = \ex_mem|WriteDataM [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|WriteDataM [4]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N30
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[79]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[79]~feeder_combout  = \ex_mem|WriteDataM [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|WriteDataM [29]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[79]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N8
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[81]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[81]~feeder_combout  = \ex_mem|WriteDataM [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|WriteDataM [30]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[81]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[81]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[81]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N10
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N12
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N16
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N16
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y22_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N12
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N10
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N26
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N10
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[16]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~0feeder (
// Equation(s):
// \decode|rf|Register~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~0feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[16]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[14]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[12]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[18]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[18]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[20]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[22]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N0
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[26]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N12
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[32]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[32]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[74]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N0
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[74]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N30
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[72]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[70]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N30
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[68]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[66]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[64]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[62]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[60]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N24
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[60]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[58]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N4
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[56]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[54]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N28
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[54]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N14
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[52]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y27_N16
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[52]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[50]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[50]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[48]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[48]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[44]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[42]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[42]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[38]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[38]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N2
cycloneiv_io_obuf \PCF[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[0]~output .bus_hold = "false";
defparam \PCF[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \PCF[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[1]~output .bus_hold = "false";
defparam \PCF[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneiv_io_obuf \PCF[2]~output (
	.i(\fetch|Program_Counter|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[2]~output .bus_hold = "false";
defparam \PCF[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \PCF[3]~output (
	.i(\fetch|Program_Counter|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[3]~output .bus_hold = "false";
defparam \PCF[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N9
cycloneiv_io_obuf \PCF[4]~output (
	.i(\fetch|Program_Counter|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[4]~output .bus_hold = "false";
defparam \PCF[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N2
cycloneiv_io_obuf \PCF[5]~output (
	.i(\fetch|Program_Counter|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[5]~output .bus_hold = "false";
defparam \PCF[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N2
cycloneiv_io_obuf \PCF[6]~output (
	.i(\fetch|Program_Counter|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[6]~output .bus_hold = "false";
defparam \PCF[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N9
cycloneiv_io_obuf \PCF[7]~output (
	.i(\fetch|Program_Counter|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[7]~output .bus_hold = "false";
defparam \PCF[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
cycloneiv_io_obuf \PCF[8]~output (
	.i(\fetch|Program_Counter|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[8]~output .bus_hold = "false";
defparam \PCF[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \PCF[9]~output (
	.i(\fetch|Program_Counter|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[9]~output .bus_hold = "false";
defparam \PCF[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N2
cycloneiv_io_obuf \PCF[10]~output (
	.i(\fetch|Program_Counter|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[10]~output .bus_hold = "false";
defparam \PCF[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneiv_io_obuf \PCF[11]~output (
	.i(\fetch|Program_Counter|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[11]~output .bus_hold = "false";
defparam \PCF[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y16_N2
cycloneiv_io_obuf \PCF[12]~output (
	.i(\fetch|Program_Counter|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[12]~output .bus_hold = "false";
defparam \PCF[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \PCF[13]~output (
	.i(\fetch|Program_Counter|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[13]~output .bus_hold = "false";
defparam \PCF[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneiv_io_obuf \PCF[14]~output (
	.i(\fetch|Program_Counter|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[14]~output .bus_hold = "false";
defparam \PCF[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N9
cycloneiv_io_obuf \PCF[15]~output (
	.i(\fetch|Program_Counter|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[15]~output .bus_hold = "false";
defparam \PCF[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \PCF[16]~output (
	.i(\fetch|Program_Counter|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[16]~output .bus_hold = "false";
defparam \PCF[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneiv_io_obuf \PCF[17]~output (
	.i(\fetch|Program_Counter|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[17]~output .bus_hold = "false";
defparam \PCF[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N2
cycloneiv_io_obuf \PCF[18]~output (
	.i(\fetch|Program_Counter|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[18]~output .bus_hold = "false";
defparam \PCF[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneiv_io_obuf \PCF[19]~output (
	.i(\fetch|Program_Counter|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[19]~output .bus_hold = "false";
defparam \PCF[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \PCF[20]~output (
	.i(\fetch|Program_Counter|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[20]~output .bus_hold = "false";
defparam \PCF[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \PCF[21]~output (
	.i(\fetch|Program_Counter|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[21]~output .bus_hold = "false";
defparam \PCF[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneiv_io_obuf \PCF[22]~output (
	.i(\fetch|Program_Counter|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[22]~output .bus_hold = "false";
defparam \PCF[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y18_N9
cycloneiv_io_obuf \PCF[23]~output (
	.i(\fetch|Program_Counter|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[23]~output .bus_hold = "false";
defparam \PCF[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \PCF[24]~output (
	.i(\fetch|Program_Counter|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[24]~output .bus_hold = "false";
defparam \PCF[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N2
cycloneiv_io_obuf \PCF[25]~output (
	.i(\fetch|Program_Counter|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[25]~output .bus_hold = "false";
defparam \PCF[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneiv_io_obuf \PCF[26]~output (
	.i(\fetch|Program_Counter|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[26]~output .bus_hold = "false";
defparam \PCF[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \PCF[27]~output (
	.i(\fetch|Program_Counter|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[27]~output .bus_hold = "false";
defparam \PCF[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
cycloneiv_io_obuf \PCF[28]~output (
	.i(\fetch|Program_Counter|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[28]~output .bus_hold = "false";
defparam \PCF[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N2
cycloneiv_io_obuf \PCF[29]~output (
	.i(\fetch|Program_Counter|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[29]~output .bus_hold = "false";
defparam \PCF[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y19_N9
cycloneiv_io_obuf \PCF[30]~output (
	.i(\fetch|Program_Counter|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[30]~output .bus_hold = "false";
defparam \PCF[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y15_N9
cycloneiv_io_obuf \PCF[31]~output (
	.i(\fetch|Program_Counter|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCF[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PCF[31]~output .bus_hold = "false";
defparam \PCF[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \InstrF[0]~output (
	.i(\fetch|IMEM|RD[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[0]~output .bus_hold = "false";
defparam \InstrF[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \InstrF[1]~output (
	.i(\fetch|IMEM|RD[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[1]~output .bus_hold = "false";
defparam \InstrF[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N9
cycloneiv_io_obuf \InstrF[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[2]~output .bus_hold = "false";
defparam \InstrF[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \InstrF[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[3]~output .bus_hold = "false";
defparam \InstrF[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N9
cycloneiv_io_obuf \InstrF[4]~output (
	.i(\fetch|IMEM|RD[4]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[4]~output .bus_hold = "false";
defparam \InstrF[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N2
cycloneiv_io_obuf \InstrF[5]~output (
	.i(\fetch|IMEM|RD[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[5]~output .bus_hold = "false";
defparam \InstrF[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \InstrF[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[6]~output .bus_hold = "false";
defparam \InstrF[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N2
cycloneiv_io_obuf \InstrF[7]~output (
	.i(\fetch|IMEM|RD[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[7]~output .bus_hold = "false";
defparam \InstrF[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y25_N9
cycloneiv_io_obuf \InstrF[8]~output (
	.i(\fetch|IMEM|RD[8]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[8]~output .bus_hold = "false";
defparam \InstrF[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneiv_io_obuf \InstrF[9]~output (
	.i(\fetch|IMEM|RD[9]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[9]~output .bus_hold = "false";
defparam \InstrF[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \InstrF[10]~output (
	.i(\fetch|IMEM|RD[10]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[10]~output .bus_hold = "false";
defparam \InstrF[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y28_N9
cycloneiv_io_obuf \InstrF[11]~output (
	.i(\fetch|IMEM|RD[11]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[11]~output .bus_hold = "false";
defparam \InstrF[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \InstrF[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[12]~output .bus_hold = "false";
defparam \InstrF[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \InstrF[13]~output (
	.i(\fetch|IMEM|RD[13]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[13]~output .bus_hold = "false";
defparam \InstrF[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \InstrF[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[14]~output .bus_hold = "false";
defparam \InstrF[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cycloneiv_io_obuf \InstrF[15]~output (
	.i(\fetch|IMEM|mem~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[15]~output .bus_hold = "false";
defparam \InstrF[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \InstrF[16]~output (
	.i(\fetch|IMEM|mem~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[16]~output .bus_hold = "false";
defparam \InstrF[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \InstrF[17]~output (
	.i(\fetch|IMEM|mem~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[17]~output .bus_hold = "false";
defparam \InstrF[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \InstrF[18]~output (
	.i(\fetch|IMEM|mem~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[18]~output .bus_hold = "false";
defparam \InstrF[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \InstrF[19]~output (
	.i(\fetch|IMEM|mem~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[19]~output .bus_hold = "false";
defparam \InstrF[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \InstrF[20]~output (
	.i(\fetch|IMEM|mem~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[20]~output .bus_hold = "false";
defparam \InstrF[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \InstrF[21]~output (
	.i(\fetch|IMEM|mem~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[21]~output .bus_hold = "false";
defparam \InstrF[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N2
cycloneiv_io_obuf \InstrF[22]~output (
	.i(\fetch|IMEM|mem~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[22]~output .bus_hold = "false";
defparam \InstrF[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \InstrF[23]~output (
	.i(\fetch|IMEM|mem~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[23]~output .bus_hold = "false";
defparam \InstrF[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y41_N2
cycloneiv_io_obuf \InstrF[24]~output (
	.i(\fetch|IMEM|mem~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[24]~output .bus_hold = "false";
defparam \InstrF[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y41_N2
cycloneiv_io_obuf \InstrF[25]~output (
	.i(\fetch|IMEM|RD[25]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[25]~output .bus_hold = "false";
defparam \InstrF[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \InstrF[26]~output (
	.i(\fetch|IMEM|RD[26]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[26]~output .bus_hold = "false";
defparam \InstrF[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \InstrF[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[27]~output .bus_hold = "false";
defparam \InstrF[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \InstrF[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[28]~output .bus_hold = "false";
defparam \InstrF[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \InstrF[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[29]~output .bus_hold = "false";
defparam \InstrF[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y41_N2
cycloneiv_io_obuf \InstrF[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[30]~output .bus_hold = "false";
defparam \InstrF[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \InstrF[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstrF[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstrF[31]~output .bus_hold = "false";
defparam \InstrF[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N23
cycloneiv_io_obuf \ResultW[0]~output (
	.i(\writeback|result_mux|c[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[0]~output .bus_hold = "false";
defparam \ResultW[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y27_N2
cycloneiv_io_obuf \ResultW[1]~output (
	.i(\writeback|result_mux|c[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[1]~output .bus_hold = "false";
defparam \ResultW[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \ResultW[2]~output (
	.i(\writeback|result_mux|c[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[2]~output .bus_hold = "false";
defparam \ResultW[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \ResultW[3]~output (
	.i(\writeback|result_mux|c[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[3]~output .bus_hold = "false";
defparam \ResultW[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \ResultW[4]~output (
	.i(\writeback|result_mux|c[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[4]~output .bus_hold = "false";
defparam \ResultW[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \ResultW[5]~output (
	.i(\writeback|result_mux|c[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[5]~output .bus_hold = "false";
defparam \ResultW[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N9
cycloneiv_io_obuf \ResultW[6]~output (
	.i(\writeback|result_mux|c[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[6]~output .bus_hold = "false";
defparam \ResultW[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N9
cycloneiv_io_obuf \ResultW[7]~output (
	.i(\writeback|result_mux|c[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[7]~output .bus_hold = "false";
defparam \ResultW[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneiv_io_obuf \ResultW[8]~output (
	.i(\writeback|result_mux|c[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[8]~output .bus_hold = "false";
defparam \ResultW[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneiv_io_obuf \ResultW[9]~output (
	.i(\writeback|result_mux|c[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[9]~output .bus_hold = "false";
defparam \ResultW[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \ResultW[10]~output (
	.i(\writeback|result_mux|c[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[10]~output .bus_hold = "false";
defparam \ResultW[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N9
cycloneiv_io_obuf \ResultW[11]~output (
	.i(\writeback|result_mux|c[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[11]~output .bus_hold = "false";
defparam \ResultW[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \ResultW[12]~output (
	.i(\writeback|result_mux|c[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[12]~output .bus_hold = "false";
defparam \ResultW[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \ResultW[13]~output (
	.i(\writeback|result_mux|c[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[13]~output .bus_hold = "false";
defparam \ResultW[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \ResultW[14]~output (
	.i(\writeback|result_mux|c[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[14]~output .bus_hold = "false";
defparam \ResultW[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \ResultW[15]~output (
	.i(\writeback|result_mux|c[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[15]~output .bus_hold = "false";
defparam \ResultW[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \ResultW[16]~output (
	.i(\writeback|result_mux|c[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[16]~output .bus_hold = "false";
defparam \ResultW[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \ResultW[17]~output (
	.i(\writeback|result_mux|c[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[17]~output .bus_hold = "false";
defparam \ResultW[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneiv_io_obuf \ResultW[18]~output (
	.i(\writeback|result_mux|c[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[18]~output .bus_hold = "false";
defparam \ResultW[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \ResultW[19]~output (
	.i(\writeback|result_mux|c[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[19]~output .bus_hold = "false";
defparam \ResultW[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y41_N2
cycloneiv_io_obuf \ResultW[20]~output (
	.i(\writeback|result_mux|c[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[20]~output .bus_hold = "false";
defparam \ResultW[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneiv_io_obuf \ResultW[21]~output (
	.i(\writeback|result_mux|c[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[21]~output .bus_hold = "false";
defparam \ResultW[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \ResultW[22]~output (
	.i(\writeback|result_mux|c[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[22]~output .bus_hold = "false";
defparam \ResultW[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \ResultW[23]~output (
	.i(\writeback|result_mux|c[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[23]~output .bus_hold = "false";
defparam \ResultW[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \ResultW[24]~output (
	.i(\writeback|result_mux|c[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[24]~output .bus_hold = "false";
defparam \ResultW[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \ResultW[25]~output (
	.i(\writeback|result_mux|c[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[25]~output .bus_hold = "false";
defparam \ResultW[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \ResultW[26]~output (
	.i(\writeback|result_mux|c[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[26]~output .bus_hold = "false";
defparam \ResultW[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N2
cycloneiv_io_obuf \ResultW[27]~output (
	.i(\writeback|result_mux|c[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[27]~output .bus_hold = "false";
defparam \ResultW[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \ResultW[28]~output (
	.i(\writeback|result_mux|c[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[28]~output .bus_hold = "false";
defparam \ResultW[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneiv_io_obuf \ResultW[29]~output (
	.i(\writeback|result_mux|c[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[29]~output .bus_hold = "false";
defparam \ResultW[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneiv_io_obuf \ResultW[30]~output (
	.i(\writeback|result_mux|c[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[30]~output .bus_hold = "false";
defparam \ResultW[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N2
cycloneiv_io_obuf \ResultW[31]~output (
	.i(\writeback|result_mux|c[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ResultW[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ResultW[31]~output .bus_hold = "false";
defparam \ResultW[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y41_N2
cycloneiv_io_obuf \RD_W[0]~output (
	.i(\mem_wb|RD_W [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_W[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_W[0]~output .bus_hold = "false";
defparam \RD_W[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \RD_W[1]~output (
	.i(\mem_wb|RD_W [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_W[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_W[1]~output .bus_hold = "false";
defparam \RD_W[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N16
cycloneiv_io_obuf \RD_W[2]~output (
	.i(\mem_wb|RD_W [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_W[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_W[2]~output .bus_hold = "false";
defparam \RD_W[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y41_N16
cycloneiv_io_obuf \RD_W[3]~output (
	.i(\mem_wb|RD_W [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_W[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_W[3]~output .bus_hold = "false";
defparam \RD_W[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneiv_io_obuf \RD_W[4]~output (
	.i(\mem_wb|RD_W [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD_W[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD_W[4]~output .bus_hold = "false";
defparam \RD_W[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneiv_io_obuf \stall_F~output (
	.i(!\hazard_controller|StallF~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stall_F~output_o ),
	.obar());
// synopsys translate_off
defparam \stall_F~output .bus_hold = "false";
defparam \stall_F~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \stall_D~output (
	.i(!\hazard_controller|StallF~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\stall_D~output_o ),
	.obar());
// synopsys translate_off
defparam \stall_D~output .bus_hold = "false";
defparam \stall_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneiv_io_obuf \flush_D~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flush_D~output_o ),
	.obar());
// synopsys translate_off
defparam \flush_D~output .bus_hold = "false";
defparam \flush_D~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \flush_E~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\flush_E~output_o ),
	.obar());
// synopsys translate_off
defparam \flush_E~output .bus_hold = "false";
defparam \flush_E~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \ForwardAE[0]~output (
	.i(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardAE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardAE[0]~output .bus_hold = "false";
defparam \ForwardAE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y41_N9
cycloneiv_io_obuf \ForwardAE[1]~output (
	.i(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardAE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardAE[1]~output .bus_hold = "false";
defparam \ForwardAE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N9
cycloneiv_io_obuf \ForwardBE[0]~output (
	.i(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardBE[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardBE[0]~output .bus_hold = "false";
defparam \ForwardBE[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y41_N2
cycloneiv_io_obuf \ForwardBE[1]~output (
	.i(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ForwardBE[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ForwardBE[1]~output .bus_hold = "false";
defparam \ForwardBE[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \lwStall~output (
	.i(!\hazard_controller|StallF~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lwStall~output_o ),
	.obar());
// synopsys translate_off
defparam \lwStall~output .bus_hold = "false";
defparam \lwStall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \branchStall~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchStall~output_o ),
	.obar());
// synopsys translate_off
defparam \branchStall~output .bus_hold = "false";
defparam \branchStall~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiv_lcell_comb \fetch|Program_Counter|PC[2]~30 (
// Equation(s):
// \fetch|Program_Counter|PC[2]~30_combout  = \fetch|Program_Counter|PC [2] $ (VCC)
// \fetch|Program_Counter|PC[2]~31  = CARRY(\fetch|Program_Counter|PC [2])

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch|Program_Counter|PC[2]~30_combout ),
	.cout(\fetch|Program_Counter|PC[2]~31 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[2]~30 .lut_mask = 16'h33CC;
defparam \fetch|Program_Counter|PC[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneiv_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneiv_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiv_lcell_comb \fetch|Program_Counter|PC[3]~32 (
// Equation(s):
// \fetch|Program_Counter|PC[3]~32_combout  = (\fetch|Program_Counter|PC [3] & (!\fetch|Program_Counter|PC[2]~31 )) # (!\fetch|Program_Counter|PC [3] & ((\fetch|Program_Counter|PC[2]~31 ) # (GND)))
// \fetch|Program_Counter|PC[3]~33  = CARRY((!\fetch|Program_Counter|PC[2]~31 ) # (!\fetch|Program_Counter|PC [3]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[2]~31 ),
	.combout(\fetch|Program_Counter|PC[3]~32_combout ),
	.cout(\fetch|Program_Counter|PC[3]~33 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[3]~32 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \fetch|Program_Counter|PC[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[3]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[3] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiv_lcell_comb \fetch|Program_Counter|PC[4]~34 (
// Equation(s):
// \fetch|Program_Counter|PC[4]~34_combout  = (\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC[3]~33  $ (GND))) # (!\fetch|Program_Counter|PC [4] & (!\fetch|Program_Counter|PC[3]~33  & VCC))
// \fetch|Program_Counter|PC[4]~35  = CARRY((\fetch|Program_Counter|PC [4] & !\fetch|Program_Counter|PC[3]~33 ))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[3]~33 ),
	.combout(\fetch|Program_Counter|PC[4]~34_combout ),
	.cout(\fetch|Program_Counter|PC[4]~35 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[4]~34 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneiv_lcell_comb \fetch|Program_Counter|PC[5]~36 (
// Equation(s):
// \fetch|Program_Counter|PC[5]~36_combout  = (\fetch|Program_Counter|PC [5] & (!\fetch|Program_Counter|PC[4]~35 )) # (!\fetch|Program_Counter|PC [5] & ((\fetch|Program_Counter|PC[4]~35 ) # (GND)))
// \fetch|Program_Counter|PC[5]~37  = CARRY((!\fetch|Program_Counter|PC[4]~35 ) # (!\fetch|Program_Counter|PC [5]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[4]~35 ),
	.combout(\fetch|Program_Counter|PC[5]~36_combout ),
	.cout(\fetch|Program_Counter|PC[5]~37 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[5]~36 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \fetch|Program_Counter|PC[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[5]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[5] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneiv_lcell_comb \fetch|IMEM|mem~5 (
// Equation(s):
// \fetch|IMEM|mem~5_combout  = (\fetch|Program_Counter|PC [3] & ((\fetch|Program_Counter|PC [4] $ (\fetch|Program_Counter|PC [5])) # (!\fetch|Program_Counter|PC [2]))) # (!\fetch|Program_Counter|PC [3] & ((\fetch|Program_Counter|PC [4]) # 
// ((\fetch|Program_Counter|PC [2]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~5 .lut_mask = 16'h7EBE;
defparam \fetch|IMEM|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiv_lcell_comb \fetch|Program_Counter|PC[6]~38 (
// Equation(s):
// \fetch|Program_Counter|PC[6]~38_combout  = (\fetch|Program_Counter|PC [6] & (\fetch|Program_Counter|PC[5]~37  $ (GND))) # (!\fetch|Program_Counter|PC [6] & (!\fetch|Program_Counter|PC[5]~37  & VCC))
// \fetch|Program_Counter|PC[6]~39  = CARRY((\fetch|Program_Counter|PC [6] & !\fetch|Program_Counter|PC[5]~37 ))

	.dataa(\fetch|Program_Counter|PC [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[5]~37 ),
	.combout(\fetch|Program_Counter|PC[6]~38_combout ),
	.cout(\fetch|Program_Counter|PC[6]~39 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[6]~38 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiv_lcell_comb \fetch|Program_Counter|PC[7]~40 (
// Equation(s):
// \fetch|Program_Counter|PC[7]~40_combout  = (\fetch|Program_Counter|PC [7] & (!\fetch|Program_Counter|PC[6]~39 )) # (!\fetch|Program_Counter|PC [7] & ((\fetch|Program_Counter|PC[6]~39 ) # (GND)))
// \fetch|Program_Counter|PC[7]~41  = CARRY((!\fetch|Program_Counter|PC[6]~39 ) # (!\fetch|Program_Counter|PC [7]))

	.dataa(\fetch|Program_Counter|PC [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[6]~39 ),
	.combout(\fetch|Program_Counter|PC[7]~40_combout ),
	.cout(\fetch|Program_Counter|PC[7]~41 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[7]~40 .lut_mask = 16'h5A5F;
defparam \fetch|Program_Counter|PC[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneiv_lcell_comb \fetch|Program_Counter|PC[8]~42 (
// Equation(s):
// \fetch|Program_Counter|PC[8]~42_combout  = (\fetch|Program_Counter|PC [8] & (\fetch|Program_Counter|PC[7]~41  $ (GND))) # (!\fetch|Program_Counter|PC [8] & (!\fetch|Program_Counter|PC[7]~41  & VCC))
// \fetch|Program_Counter|PC[8]~43  = CARRY((\fetch|Program_Counter|PC [8] & !\fetch|Program_Counter|PC[7]~41 ))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[7]~41 ),
	.combout(\fetch|Program_Counter|PC[8]~42_combout ),
	.cout(\fetch|Program_Counter|PC[8]~43 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[8]~42 .lut_mask = 16'hC30C;
defparam \fetch|Program_Counter|PC[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N15
dffeas \fetch|Program_Counter|PC[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[8]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[8] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiv_lcell_comb \fetch|Program_Counter|PC[9]~44 (
// Equation(s):
// \fetch|Program_Counter|PC[9]~44_combout  = (\fetch|Program_Counter|PC [9] & (!\fetch|Program_Counter|PC[8]~43 )) # (!\fetch|Program_Counter|PC [9] & ((\fetch|Program_Counter|PC[8]~43 ) # (GND)))
// \fetch|Program_Counter|PC[9]~45  = CARRY((!\fetch|Program_Counter|PC[8]~43 ) # (!\fetch|Program_Counter|PC [9]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[8]~43 ),
	.combout(\fetch|Program_Counter|PC[9]~44_combout ),
	.cout(\fetch|Program_Counter|PC[9]~45 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[9]~44 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N17
dffeas \fetch|Program_Counter|PC[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[9]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[9] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneiv_lcell_comb \fetch|Program_Counter|PC[10]~46 (
// Equation(s):
// \fetch|Program_Counter|PC[10]~46_combout  = (\fetch|Program_Counter|PC [10] & (\fetch|Program_Counter|PC[9]~45  $ (GND))) # (!\fetch|Program_Counter|PC [10] & (!\fetch|Program_Counter|PC[9]~45  & VCC))
// \fetch|Program_Counter|PC[10]~47  = CARRY((\fetch|Program_Counter|PC [10] & !\fetch|Program_Counter|PC[9]~45 ))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[9]~45 ),
	.combout(\fetch|Program_Counter|PC[10]~46_combout ),
	.cout(\fetch|Program_Counter|PC[10]~47 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[10]~46 .lut_mask = 16'hC30C;
defparam \fetch|Program_Counter|PC[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N19
dffeas \fetch|Program_Counter|PC[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[10]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[10] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiv_lcell_comb \fetch|Program_Counter|PC[11]~48 (
// Equation(s):
// \fetch|Program_Counter|PC[11]~48_combout  = (\fetch|Program_Counter|PC [11] & (!\fetch|Program_Counter|PC[10]~47 )) # (!\fetch|Program_Counter|PC [11] & ((\fetch|Program_Counter|PC[10]~47 ) # (GND)))
// \fetch|Program_Counter|PC[11]~49  = CARRY((!\fetch|Program_Counter|PC[10]~47 ) # (!\fetch|Program_Counter|PC [11]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[10]~47 ),
	.combout(\fetch|Program_Counter|PC[11]~48_combout ),
	.cout(\fetch|Program_Counter|PC[11]~49 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[11]~48 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \fetch|Program_Counter|PC[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[11]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[11] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \fetch|Program_Counter|PC[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[6]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[6] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiv_lcell_comb \fetch|IMEM|RD[26]~0 (
// Equation(s):
// \fetch|IMEM|RD[26]~0_combout  = (!\fetch|Program_Counter|PC [7] & (\rst~input_o  & (!\fetch|Program_Counter|PC [8] & !\fetch|Program_Counter|PC [6])))

	.dataa(\fetch|Program_Counter|PC [7]),
	.datab(\rst~input_o ),
	.datac(\fetch|Program_Counter|PC [8]),
	.datad(\fetch|Program_Counter|PC [6]),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[26]~0 .lut_mask = 16'h0004;
defparam \fetch|IMEM|RD[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneiv_lcell_comb \fetch|IMEM|RD[26]~1 (
// Equation(s):
// \fetch|IMEM|RD[26]~1_combout  = (!\fetch|Program_Counter|PC [9] & (!\fetch|Program_Counter|PC [11] & (\fetch|IMEM|RD[26]~0_combout  & !\fetch|Program_Counter|PC [10])))

	.dataa(\fetch|Program_Counter|PC [9]),
	.datab(\fetch|Program_Counter|PC [11]),
	.datac(\fetch|IMEM|RD[26]~0_combout ),
	.datad(\fetch|Program_Counter|PC [10]),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[26]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[26]~1 .lut_mask = 16'h0010;
defparam \fetch|IMEM|RD[26]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiv_lcell_comb \fetch|IMEM|RD[9]~7 (
// Equation(s):
// \fetch|IMEM|RD[9]~7_combout  = (\fetch|IMEM|mem~5_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~5_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[9]~7 .lut_mask = 16'hF000;
defparam \fetch|IMEM|RD[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneiv_lcell_comb \if_id|InstrD[9]~feeder (
// Equation(s):
// \if_id|InstrD[9]~feeder_combout  = \fetch|IMEM|RD[9]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[9]~7_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[9]~feeder .lut_mask = 16'hFF00;
defparam \if_id|InstrD[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \if_id|InstrD[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[9] .is_wysiwyg = "true";
defparam \if_id|InstrD[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneiv_lcell_comb \id_ex|RD_E[2]~feeder (
// Equation(s):
// \id_ex|RD_E[2]~feeder_combout  = \if_id|InstrD [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD [9]),
	.cin(gnd),
	.combout(\id_ex|RD_E[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex|RD_E[2]~feeder .lut_mask = 16'hFF00;
defparam \id_ex|RD_E[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \id_ex|RD_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_ex|RD_E[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD_E[2] .is_wysiwyg = "true";
defparam \id_ex|RD_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneiv_lcell_comb \fetch|IMEM|mem~7 (
// Equation(s):
// \fetch|IMEM|mem~7_combout  = (\fetch|Program_Counter|PC [4] & ((\fetch|Program_Counter|PC [3] & ((!\fetch|Program_Counter|PC [5]))) # (!\fetch|Program_Counter|PC [3] & (\fetch|Program_Counter|PC [2])))) # (!\fetch|Program_Counter|PC [4] & 
// (((\fetch|Program_Counter|PC [2] & \fetch|Program_Counter|PC [5]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~7 .lut_mask = 16'h70A8;
defparam \fetch|IMEM|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneiv_lcell_comb \fetch|IMEM|RD[11]~9 (
// Equation(s):
// \fetch|IMEM|RD[11]~9_combout  = (\fetch|IMEM|mem~7_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|mem~7_combout ),
	.datac(\fetch|IMEM|RD[26]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[11]~9 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneiv_lcell_comb \if_id|InstrD[11]~feeder (
// Equation(s):
// \if_id|InstrD[11]~feeder_combout  = \fetch|IMEM|RD[11]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|RD[11]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id|InstrD[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[11]~feeder .lut_mask = 16'hF0F0;
defparam \if_id|InstrD[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \if_id|InstrD[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[11] .is_wysiwyg = "true";
defparam \if_id|InstrD[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \id_ex|RD_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [11]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD_E[4] .is_wysiwyg = "true";
defparam \id_ex|RD_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneiv_lcell_comb \fetch|IMEM|mem~3 (
// Equation(s):
// \fetch|IMEM|mem~3_combout  = (\fetch|Program_Counter|PC [3] & ((\fetch|Program_Counter|PC [5] & (!\fetch|Program_Counter|PC [4])) # (!\fetch|Program_Counter|PC [5] & ((!\fetch|Program_Counter|PC [2]))))) # (!\fetch|Program_Counter|PC [3] & 
// (\fetch|Program_Counter|PC [5] & ((\fetch|Program_Counter|PC [4]) # (\fetch|Program_Counter|PC [2]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~3 .lut_mask = 16'h760C;
defparam \fetch|IMEM|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneiv_lcell_comb \fetch|IMEM|RD[7]~5 (
// Equation(s):
// \fetch|IMEM|RD[7]~5_combout  = (\fetch|IMEM|RD[26]~1_combout  & \fetch|IMEM|mem~3_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|RD[26]~1_combout ),
	.datac(gnd),
	.datad(\fetch|IMEM|mem~3_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[7]~5 .lut_mask = 16'hCC00;
defparam \fetch|IMEM|RD[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneiv_lcell_comb \if_id|InstrD[7]~feeder (
// Equation(s):
// \if_id|InstrD[7]~feeder_combout  = \fetch|IMEM|RD[7]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[7]~5_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[7]~feeder .lut_mask = 16'hFF00;
defparam \if_id|InstrD[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \if_id|InstrD[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[7] .is_wysiwyg = "true";
defparam \if_id|InstrD[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \id_ex|RD_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD_E[0] .is_wysiwyg = "true";
defparam \id_ex|RD_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneiv_lcell_comb \hazard_controller|StallF~1 (
// Equation(s):
// \hazard_controller|StallF~1_combout  = (\if_id|InstrD [15] & (((!\id_ex|RD_E [0]) # (!\id_ex|RD_E [4])) # (!\id_ex|RD_E [2]))) # (!\if_id|InstrD [15] & ((\id_ex|RD_E [2]) # ((\id_ex|RD_E [4]) # (\id_ex|RD_E [0]))))

	.dataa(\if_id|InstrD [15]),
	.datab(\id_ex|RD_E [2]),
	.datac(\id_ex|RD_E [4]),
	.datad(\id_ex|RD_E [0]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~1_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~1 .lut_mask = 16'h7FFE;
defparam \hazard_controller|StallF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneiv_lcell_comb \fetch|IMEM|mem~6 (
// Equation(s):
// \fetch|IMEM|mem~6_combout  = (\fetch|Program_Counter|PC [3] & (\fetch|Program_Counter|PC [4] $ (((\fetch|Program_Counter|PC [2] & \fetch|Program_Counter|PC [5]))))) # (!\fetch|Program_Counter|PC [3] & ((\fetch|Program_Counter|PC [4] & 
// (\fetch|Program_Counter|PC [2])) # (!\fetch|Program_Counter|PC [4] & ((\fetch|Program_Counter|PC [5])))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~6 .lut_mask = 16'h79A8;
defparam \fetch|IMEM|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneiv_lcell_comb \fetch|IMEM|RD[10]~8 (
// Equation(s):
// \fetch|IMEM|RD[10]~8_combout  = (\fetch|IMEM|RD[26]~1_combout  & \fetch|IMEM|mem~6_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|RD[26]~1_combout ),
	.datac(\fetch|IMEM|mem~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[10]~8 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N17
dffeas \if_id|InstrD[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|IMEM|RD[10]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[10] .is_wysiwyg = "true";
defparam \if_id|InstrD[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \id_ex|RD_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [10]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD_E[3] .is_wysiwyg = "true";
defparam \id_ex|RD_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \fetch|IMEM|mem~11 (
// Equation(s):
// \fetch|IMEM|mem~11_combout  = (\fetch|Program_Counter|PC [4] & (((!\fetch|Program_Counter|PC [2])) # (!\fetch|Program_Counter|PC [3]))) # (!\fetch|Program_Counter|PC [4] & ((\fetch|Program_Counter|PC [5]) # ((\fetch|Program_Counter|PC [3] & 
// \fetch|Program_Counter|PC [2]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~11 .lut_mask = 16'h7F6A;
defparam \fetch|IMEM|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneiv_lcell_comb \if_id|InstrD~0 (
// Equation(s):
// \if_id|InstrD~0_combout  = (\hazard_controller|StallF~6_combout  & (((\fetch|IMEM|mem~11_combout  & \fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (\if_id|InstrD [16]))

	.dataa(\if_id|InstrD [16]),
	.datab(\fetch|IMEM|mem~11_combout ),
	.datac(\hazard_controller|StallF~6_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~0_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~0 .lut_mask = 16'hCA0A;
defparam \if_id|InstrD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneiv_lcell_comb \if_id|InstrD[16]~feeder (
// Equation(s):
// \if_id|InstrD[16]~feeder_combout  = \if_id|InstrD~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD~0_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[16]~feeder .lut_mask = 16'hFF00;
defparam \if_id|InstrD[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N7
dffeas \if_id|InstrD[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [16]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[16] .is_wysiwyg = "true";
defparam \if_id|InstrD[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneiv_lcell_comb \hazard_controller|StallF~2 (
// Equation(s):
// \hazard_controller|StallF~2_combout  = (!\hazard_controller|StallF~1_combout  & ((\id_ex|RD_E [1] & (\id_ex|RD_E [3] & \if_id|InstrD [16])) # (!\id_ex|RD_E [1] & (!\id_ex|RD_E [3] & !\if_id|InstrD [16]))))

	.dataa(\id_ex|RD_E [1]),
	.datab(\hazard_controller|StallF~1_combout ),
	.datac(\id_ex|RD_E [3]),
	.datad(\if_id|InstrD [16]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~2_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~2 .lut_mask = 16'h2001;
defparam \hazard_controller|StallF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneiv_lcell_comb \fetch|IMEM|mem~13 (
// Equation(s):
// \fetch|IMEM|mem~13_combout  = (\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] $ (\fetch|Program_Counter|PC [2] $ (!\fetch|Program_Counter|PC [5])))) # (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] & 
// (\fetch|Program_Counter|PC [2] & \fetch|Program_Counter|PC [5])))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~13 .lut_mask = 16'h6882;
defparam \fetch|IMEM|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneiv_lcell_comb \if_id|InstrD~3 (
// Equation(s):
// \if_id|InstrD~3_combout  = (\hazard_controller|StallF~6_combout  & (((\fetch|IMEM|mem~13_combout  & \fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (\if_id|InstrD [20]))

	.dataa(\if_id|InstrD [20]),
	.datab(\hazard_controller|StallF~6_combout ),
	.datac(\fetch|IMEM|mem~13_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~3_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~3 .lut_mask = 16'hE222;
defparam \if_id|InstrD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \if_id|InstrD[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~3_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [20]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[20] .is_wysiwyg = "true";
defparam \if_id|InstrD[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneiv_lcell_comb \fetch|IMEM|mem~15 (
// Equation(s):
// \fetch|IMEM|mem~15_combout  = (\fetch|Program_Counter|PC [5] & (!\fetch|Program_Counter|PC [2] & (\fetch|Program_Counter|PC [4] $ (!\fetch|Program_Counter|PC [3])))) # (!\fetch|Program_Counter|PC [5] & (\fetch|Program_Counter|PC [2] $ 
// (((\fetch|Program_Counter|PC [4] & !\fetch|Program_Counter|PC [3])))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~15 .lut_mask = 16'h09D2;
defparam \fetch|IMEM|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneiv_lcell_comb \if_id|InstrD~2 (
// Equation(s):
// \if_id|InstrD~2_combout  = (\hazard_controller|StallF~6_combout  & (\fetch|IMEM|mem~15_combout  & ((\fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (((\if_id|InstrD [21]))))

	.dataa(\hazard_controller|StallF~6_combout ),
	.datab(\fetch|IMEM|mem~15_combout ),
	.datac(\if_id|InstrD [21]),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~2_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~2 .lut_mask = 16'hD850;
defparam \if_id|InstrD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N1
dffeas \if_id|InstrD[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [21]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[21] .is_wysiwyg = "true";
defparam \if_id|InstrD[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneiv_lcell_comb \hazard_controller|StallF~3 (
// Equation(s):
// \hazard_controller|StallF~3_combout  = (\id_ex|RD_E [1] & (\if_id|InstrD [21] & (\id_ex|RD_E [0] $ (!\if_id|InstrD [20])))) # (!\id_ex|RD_E [1] & (!\if_id|InstrD [21] & (\id_ex|RD_E [0] $ (!\if_id|InstrD [20]))))

	.dataa(\id_ex|RD_E [1]),
	.datab(\id_ex|RD_E [0]),
	.datac(\if_id|InstrD [20]),
	.datad(\if_id|InstrD [21]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~3_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~3 .lut_mask = 16'h8241;
defparam \hazard_controller|StallF~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneiv_lcell_comb \fetch|IMEM|mem~21 (
// Equation(s):
// \fetch|IMEM|mem~21_combout  = (\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] & (\fetch|Program_Counter|PC [2] $ (\fetch|Program_Counter|PC [5])))) # (!\fetch|Program_Counter|PC [4] & (!\fetch|Program_Counter|PC [3] & 
// (!\fetch|Program_Counter|PC [2] & \fetch|Program_Counter|PC [5])))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~21 .lut_mask = 16'h0980;
defparam \fetch|IMEM|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneiv_lcell_comb \if_id|InstrD~6 (
// Equation(s):
// \if_id|InstrD~6_combout  = (\hazard_controller|StallF~6_combout  & (((\fetch|IMEM|mem~21_combout  & \fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (\if_id|InstrD [24]))

	.dataa(\if_id|InstrD [24]),
	.datab(\fetch|IMEM|mem~21_combout ),
	.datac(\fetch|IMEM|RD[26]~1_combout ),
	.datad(\hazard_controller|StallF~6_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~6_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~6 .lut_mask = 16'hC0AA;
defparam \if_id|InstrD~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \if_id|InstrD[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~6_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [24]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[24] .is_wysiwyg = "true";
defparam \if_id|InstrD[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiv_lcell_comb \hazard_controller|StallF~5 (
// Equation(s):
// \hazard_controller|StallF~5_combout  = (\hazard_controller|StallF~4_combout  & (\hazard_controller|StallF~3_combout  & (\if_id|InstrD [24] $ (!\id_ex|RD_E [4]))))

	.dataa(\hazard_controller|StallF~4_combout ),
	.datab(\hazard_controller|StallF~3_combout ),
	.datac(\if_id|InstrD [24]),
	.datad(\id_ex|RD_E [4]),
	.cin(gnd),
	.combout(\hazard_controller|StallF~5_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~5 .lut_mask = 16'h8008;
defparam \hazard_controller|StallF~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneiv_lcell_comb \hazard_controller|StallF~6 (
// Equation(s):
// \hazard_controller|StallF~6_combout  = ((!\hazard_controller|StallF~2_combout  & !\hazard_controller|StallF~5_combout )) # (!\hazard_controller|StallF~0_combout )

	.dataa(\hazard_controller|StallF~0_combout ),
	.datab(gnd),
	.datac(\hazard_controller|StallF~2_combout ),
	.datad(\hazard_controller|StallF~5_combout ),
	.cin(gnd),
	.combout(\hazard_controller|StallF~6_combout ),
	.cout());
// synopsys translate_off
defparam \hazard_controller|StallF~6 .lut_mask = 16'h555F;
defparam \hazard_controller|StallF~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \fetch|Program_Counter|PC[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[2]~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[2] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \fetch|Program_Counter|PC[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[4]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[4] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N13
dffeas \fetch|Program_Counter|PC[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[7]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[7] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiv_lcell_comb \fetch|Program_Counter|PC[12]~50 (
// Equation(s):
// \fetch|Program_Counter|PC[12]~50_combout  = (\fetch|Program_Counter|PC [12] & (\fetch|Program_Counter|PC[11]~49  $ (GND))) # (!\fetch|Program_Counter|PC [12] & (!\fetch|Program_Counter|PC[11]~49  & VCC))
// \fetch|Program_Counter|PC[12]~51  = CARRY((\fetch|Program_Counter|PC [12] & !\fetch|Program_Counter|PC[11]~49 ))

	.dataa(\fetch|Program_Counter|PC [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[11]~49 ),
	.combout(\fetch|Program_Counter|PC[12]~50_combout ),
	.cout(\fetch|Program_Counter|PC[12]~51 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[12]~50 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N23
dffeas \fetch|Program_Counter|PC[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[12]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[12] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiv_lcell_comb \fetch|Program_Counter|PC[13]~52 (
// Equation(s):
// \fetch|Program_Counter|PC[13]~52_combout  = (\fetch|Program_Counter|PC [13] & (!\fetch|Program_Counter|PC[12]~51 )) # (!\fetch|Program_Counter|PC [13] & ((\fetch|Program_Counter|PC[12]~51 ) # (GND)))
// \fetch|Program_Counter|PC[13]~53  = CARRY((!\fetch|Program_Counter|PC[12]~51 ) # (!\fetch|Program_Counter|PC [13]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[12]~51 ),
	.combout(\fetch|Program_Counter|PC[13]~52_combout ),
	.cout(\fetch|Program_Counter|PC[13]~53 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[13]~52 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \fetch|Program_Counter|PC[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[13]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[13] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiv_lcell_comb \fetch|Program_Counter|PC[14]~54 (
// Equation(s):
// \fetch|Program_Counter|PC[14]~54_combout  = (\fetch|Program_Counter|PC [14] & (\fetch|Program_Counter|PC[13]~53  $ (GND))) # (!\fetch|Program_Counter|PC [14] & (!\fetch|Program_Counter|PC[13]~53  & VCC))
// \fetch|Program_Counter|PC[14]~55  = CARRY((\fetch|Program_Counter|PC [14] & !\fetch|Program_Counter|PC[13]~53 ))

	.dataa(\fetch|Program_Counter|PC [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[13]~53 ),
	.combout(\fetch|Program_Counter|PC[14]~54_combout ),
	.cout(\fetch|Program_Counter|PC[14]~55 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[14]~54 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N27
dffeas \fetch|Program_Counter|PC[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[14]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[14] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneiv_lcell_comb \fetch|Program_Counter|PC[15]~56 (
// Equation(s):
// \fetch|Program_Counter|PC[15]~56_combout  = (\fetch|Program_Counter|PC [15] & (!\fetch|Program_Counter|PC[14]~55 )) # (!\fetch|Program_Counter|PC [15] & ((\fetch|Program_Counter|PC[14]~55 ) # (GND)))
// \fetch|Program_Counter|PC[15]~57  = CARRY((!\fetch|Program_Counter|PC[14]~55 ) # (!\fetch|Program_Counter|PC [15]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[14]~55 ),
	.combout(\fetch|Program_Counter|PC[15]~56_combout ),
	.cout(\fetch|Program_Counter|PC[15]~57 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[15]~56 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \fetch|Program_Counter|PC[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[15]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[15] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiv_lcell_comb \fetch|Program_Counter|PC[16]~58 (
// Equation(s):
// \fetch|Program_Counter|PC[16]~58_combout  = (\fetch|Program_Counter|PC [16] & (\fetch|Program_Counter|PC[15]~57  $ (GND))) # (!\fetch|Program_Counter|PC [16] & (!\fetch|Program_Counter|PC[15]~57  & VCC))
// \fetch|Program_Counter|PC[16]~59  = CARRY((\fetch|Program_Counter|PC [16] & !\fetch|Program_Counter|PC[15]~57 ))

	.dataa(\fetch|Program_Counter|PC [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[15]~57 ),
	.combout(\fetch|Program_Counter|PC[16]~58_combout ),
	.cout(\fetch|Program_Counter|PC[16]~59 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[16]~58 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \fetch|Program_Counter|PC[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[16]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[16] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneiv_lcell_comb \fetch|Program_Counter|PC[17]~60 (
// Equation(s):
// \fetch|Program_Counter|PC[17]~60_combout  = (\fetch|Program_Counter|PC [17] & (!\fetch|Program_Counter|PC[16]~59 )) # (!\fetch|Program_Counter|PC [17] & ((\fetch|Program_Counter|PC[16]~59 ) # (GND)))
// \fetch|Program_Counter|PC[17]~61  = CARRY((!\fetch|Program_Counter|PC[16]~59 ) # (!\fetch|Program_Counter|PC [17]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[16]~59 ),
	.combout(\fetch|Program_Counter|PC[17]~60_combout ),
	.cout(\fetch|Program_Counter|PC[17]~61 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[17]~60 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \fetch|Program_Counter|PC[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[17]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[17] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneiv_lcell_comb \fetch|Program_Counter|PC[18]~62 (
// Equation(s):
// \fetch|Program_Counter|PC[18]~62_combout  = (\fetch|Program_Counter|PC [18] & (\fetch|Program_Counter|PC[17]~61  $ (GND))) # (!\fetch|Program_Counter|PC [18] & (!\fetch|Program_Counter|PC[17]~61  & VCC))
// \fetch|Program_Counter|PC[18]~63  = CARRY((\fetch|Program_Counter|PC [18] & !\fetch|Program_Counter|PC[17]~61 ))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[17]~61 ),
	.combout(\fetch|Program_Counter|PC[18]~62_combout ),
	.cout(\fetch|Program_Counter|PC[18]~63 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[18]~62 .lut_mask = 16'hC30C;
defparam \fetch|Program_Counter|PC[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N3
dffeas \fetch|Program_Counter|PC[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[18]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[18] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneiv_lcell_comb \fetch|Program_Counter|PC[19]~64 (
// Equation(s):
// \fetch|Program_Counter|PC[19]~64_combout  = (\fetch|Program_Counter|PC [19] & (!\fetch|Program_Counter|PC[18]~63 )) # (!\fetch|Program_Counter|PC [19] & ((\fetch|Program_Counter|PC[18]~63 ) # (GND)))
// \fetch|Program_Counter|PC[19]~65  = CARRY((!\fetch|Program_Counter|PC[18]~63 ) # (!\fetch|Program_Counter|PC [19]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[18]~63 ),
	.combout(\fetch|Program_Counter|PC[19]~64_combout ),
	.cout(\fetch|Program_Counter|PC[19]~65 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[19]~64 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N5
dffeas \fetch|Program_Counter|PC[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[19]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[19] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneiv_lcell_comb \fetch|Program_Counter|PC[20]~66 (
// Equation(s):
// \fetch|Program_Counter|PC[20]~66_combout  = (\fetch|Program_Counter|PC [20] & (\fetch|Program_Counter|PC[19]~65  $ (GND))) # (!\fetch|Program_Counter|PC [20] & (!\fetch|Program_Counter|PC[19]~65  & VCC))
// \fetch|Program_Counter|PC[20]~67  = CARRY((\fetch|Program_Counter|PC [20] & !\fetch|Program_Counter|PC[19]~65 ))

	.dataa(\fetch|Program_Counter|PC [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[19]~65 ),
	.combout(\fetch|Program_Counter|PC[20]~66_combout ),
	.cout(\fetch|Program_Counter|PC[20]~67 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[20]~66 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \fetch|Program_Counter|PC[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[20]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[20] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneiv_lcell_comb \fetch|Program_Counter|PC[21]~68 (
// Equation(s):
// \fetch|Program_Counter|PC[21]~68_combout  = (\fetch|Program_Counter|PC [21] & (!\fetch|Program_Counter|PC[20]~67 )) # (!\fetch|Program_Counter|PC [21] & ((\fetch|Program_Counter|PC[20]~67 ) # (GND)))
// \fetch|Program_Counter|PC[21]~69  = CARRY((!\fetch|Program_Counter|PC[20]~67 ) # (!\fetch|Program_Counter|PC [21]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[20]~67 ),
	.combout(\fetch|Program_Counter|PC[21]~68_combout ),
	.cout(\fetch|Program_Counter|PC[21]~69 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[21]~68 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \fetch|Program_Counter|PC[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[21]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[21] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneiv_lcell_comb \fetch|Program_Counter|PC[22]~70 (
// Equation(s):
// \fetch|Program_Counter|PC[22]~70_combout  = (\fetch|Program_Counter|PC [22] & (\fetch|Program_Counter|PC[21]~69  $ (GND))) # (!\fetch|Program_Counter|PC [22] & (!\fetch|Program_Counter|PC[21]~69  & VCC))
// \fetch|Program_Counter|PC[22]~71  = CARRY((\fetch|Program_Counter|PC [22] & !\fetch|Program_Counter|PC[21]~69 ))

	.dataa(\fetch|Program_Counter|PC [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[21]~69 ),
	.combout(\fetch|Program_Counter|PC[22]~70_combout ),
	.cout(\fetch|Program_Counter|PC[22]~71 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[22]~70 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \fetch|Program_Counter|PC[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[22]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[22] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiv_lcell_comb \fetch|Program_Counter|PC[23]~72 (
// Equation(s):
// \fetch|Program_Counter|PC[23]~72_combout  = (\fetch|Program_Counter|PC [23] & (!\fetch|Program_Counter|PC[22]~71 )) # (!\fetch|Program_Counter|PC [23] & ((\fetch|Program_Counter|PC[22]~71 ) # (GND)))
// \fetch|Program_Counter|PC[23]~73  = CARRY((!\fetch|Program_Counter|PC[22]~71 ) # (!\fetch|Program_Counter|PC [23]))

	.dataa(\fetch|Program_Counter|PC [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[22]~71 ),
	.combout(\fetch|Program_Counter|PC[23]~72_combout ),
	.cout(\fetch|Program_Counter|PC[23]~73 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[23]~72 .lut_mask = 16'h5A5F;
defparam \fetch|Program_Counter|PC[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N13
dffeas \fetch|Program_Counter|PC[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[23]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[23] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneiv_lcell_comb \fetch|Program_Counter|PC[24]~74 (
// Equation(s):
// \fetch|Program_Counter|PC[24]~74_combout  = (\fetch|Program_Counter|PC [24] & (\fetch|Program_Counter|PC[23]~73  $ (GND))) # (!\fetch|Program_Counter|PC [24] & (!\fetch|Program_Counter|PC[23]~73  & VCC))
// \fetch|Program_Counter|PC[24]~75  = CARRY((\fetch|Program_Counter|PC [24] & !\fetch|Program_Counter|PC[23]~73 ))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[23]~73 ),
	.combout(\fetch|Program_Counter|PC[24]~74_combout ),
	.cout(\fetch|Program_Counter|PC[24]~75 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[24]~74 .lut_mask = 16'hC30C;
defparam \fetch|Program_Counter|PC[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \fetch|Program_Counter|PC[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[24]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[24] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneiv_lcell_comb \fetch|Program_Counter|PC[25]~76 (
// Equation(s):
// \fetch|Program_Counter|PC[25]~76_combout  = (\fetch|Program_Counter|PC [25] & (!\fetch|Program_Counter|PC[24]~75 )) # (!\fetch|Program_Counter|PC [25] & ((\fetch|Program_Counter|PC[24]~75 ) # (GND)))
// \fetch|Program_Counter|PC[25]~77  = CARRY((!\fetch|Program_Counter|PC[24]~75 ) # (!\fetch|Program_Counter|PC [25]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[24]~75 ),
	.combout(\fetch|Program_Counter|PC[25]~76_combout ),
	.cout(\fetch|Program_Counter|PC[25]~77 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[25]~76 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \fetch|Program_Counter|PC[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[25]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[25] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneiv_lcell_comb \fetch|Program_Counter|PC[26]~78 (
// Equation(s):
// \fetch|Program_Counter|PC[26]~78_combout  = (\fetch|Program_Counter|PC [26] & (\fetch|Program_Counter|PC[25]~77  $ (GND))) # (!\fetch|Program_Counter|PC [26] & (!\fetch|Program_Counter|PC[25]~77  & VCC))
// \fetch|Program_Counter|PC[26]~79  = CARRY((\fetch|Program_Counter|PC [26] & !\fetch|Program_Counter|PC[25]~77 ))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[25]~77 ),
	.combout(\fetch|Program_Counter|PC[26]~78_combout ),
	.cout(\fetch|Program_Counter|PC[26]~79 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[26]~78 .lut_mask = 16'hC30C;
defparam \fetch|Program_Counter|PC[26]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \fetch|Program_Counter|PC[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[26]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[26] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneiv_lcell_comb \fetch|Program_Counter|PC[27]~80 (
// Equation(s):
// \fetch|Program_Counter|PC[27]~80_combout  = (\fetch|Program_Counter|PC [27] & (!\fetch|Program_Counter|PC[26]~79 )) # (!\fetch|Program_Counter|PC [27] & ((\fetch|Program_Counter|PC[26]~79 ) # (GND)))
// \fetch|Program_Counter|PC[27]~81  = CARRY((!\fetch|Program_Counter|PC[26]~79 ) # (!\fetch|Program_Counter|PC [27]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[26]~79 ),
	.combout(\fetch|Program_Counter|PC[27]~80_combout ),
	.cout(\fetch|Program_Counter|PC[27]~81 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[27]~80 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[27]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \fetch|Program_Counter|PC[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[27]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[27] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneiv_lcell_comb \fetch|Program_Counter|PC[28]~82 (
// Equation(s):
// \fetch|Program_Counter|PC[28]~82_combout  = (\fetch|Program_Counter|PC [28] & (\fetch|Program_Counter|PC[27]~81  $ (GND))) # (!\fetch|Program_Counter|PC [28] & (!\fetch|Program_Counter|PC[27]~81  & VCC))
// \fetch|Program_Counter|PC[28]~83  = CARRY((\fetch|Program_Counter|PC [28] & !\fetch|Program_Counter|PC[27]~81 ))

	.dataa(\fetch|Program_Counter|PC [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[27]~81 ),
	.combout(\fetch|Program_Counter|PC[28]~82_combout ),
	.cout(\fetch|Program_Counter|PC[28]~83 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[28]~82 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[28]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \fetch|Program_Counter|PC[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[28]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[28] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneiv_lcell_comb \fetch|Program_Counter|PC[29]~84 (
// Equation(s):
// \fetch|Program_Counter|PC[29]~84_combout  = (\fetch|Program_Counter|PC [29] & (!\fetch|Program_Counter|PC[28]~83 )) # (!\fetch|Program_Counter|PC [29] & ((\fetch|Program_Counter|PC[28]~83 ) # (GND)))
// \fetch|Program_Counter|PC[29]~85  = CARRY((!\fetch|Program_Counter|PC[28]~83 ) # (!\fetch|Program_Counter|PC [29]))

	.dataa(gnd),
	.datab(\fetch|Program_Counter|PC [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[28]~83 ),
	.combout(\fetch|Program_Counter|PC[29]~84_combout ),
	.cout(\fetch|Program_Counter|PC[29]~85 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[29]~84 .lut_mask = 16'h3C3F;
defparam \fetch|Program_Counter|PC[29]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \fetch|Program_Counter|PC[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[29]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[29] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneiv_lcell_comb \fetch|Program_Counter|PC[30]~86 (
// Equation(s):
// \fetch|Program_Counter|PC[30]~86_combout  = (\fetch|Program_Counter|PC [30] & (\fetch|Program_Counter|PC[29]~85  $ (GND))) # (!\fetch|Program_Counter|PC [30] & (!\fetch|Program_Counter|PC[29]~85  & VCC))
// \fetch|Program_Counter|PC[30]~87  = CARRY((\fetch|Program_Counter|PC [30] & !\fetch|Program_Counter|PC[29]~85 ))

	.dataa(\fetch|Program_Counter|PC [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch|Program_Counter|PC[29]~85 ),
	.combout(\fetch|Program_Counter|PC[30]~86_combout ),
	.cout(\fetch|Program_Counter|PC[30]~87 ));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[30]~86 .lut_mask = 16'hA50A;
defparam \fetch|Program_Counter|PC[30]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \fetch|Program_Counter|PC[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[30]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[30] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiv_lcell_comb \fetch|Program_Counter|PC[31]~88 (
// Equation(s):
// \fetch|Program_Counter|PC[31]~88_combout  = \fetch|Program_Counter|PC[30]~87  $ (\fetch|Program_Counter|PC [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|Program_Counter|PC [31]),
	.cin(\fetch|Program_Counter|PC[30]~87 ),
	.combout(\fetch|Program_Counter|PC[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|Program_Counter|PC[31]~88 .lut_mask = 16'h0FF0;
defparam \fetch|Program_Counter|PC[31]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y22_N29
dffeas \fetch|Program_Counter|PC[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|Program_Counter|PC[31]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch|Program_Counter|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch|Program_Counter|PC[31] .is_wysiwyg = "true";
defparam \fetch|Program_Counter|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneiv_lcell_comb \fetch|IMEM|mem~0 (
// Equation(s):
// \fetch|IMEM|mem~0_combout  = (\fetch|Program_Counter|PC [4] & (((!\fetch|Program_Counter|PC [5]) # (!\fetch|Program_Counter|PC [2])) # (!\fetch|Program_Counter|PC [3]))) # (!\fetch|Program_Counter|PC [4] & ((\fetch|Program_Counter|PC [3]) # 
// ((\fetch|Program_Counter|PC [2]) # (\fetch|Program_Counter|PC [5]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~0 .lut_mask = 16'h7FFE;
defparam \fetch|IMEM|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N30
cycloneiv_lcell_comb \fetch|IMEM|RD[0]~2 (
// Equation(s):
// \fetch|IMEM|RD[0]~2_combout  = (\fetch|IMEM|RD[26]~1_combout  & \fetch|IMEM|mem~0_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|RD[26]~1_combout ),
	.datac(\fetch|IMEM|mem~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[0]~2 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneiv_lcell_comb \fetch|IMEM|mem~1 (
// Equation(s):
// \fetch|IMEM|mem~1_combout  = (\fetch|Program_Counter|PC [2] & (\fetch|Program_Counter|PC [4] $ (\fetch|Program_Counter|PC [3] $ (!\fetch|Program_Counter|PC [5])))) # (!\fetch|Program_Counter|PC [2] & (!\fetch|Program_Counter|PC [4] & 
// (\fetch|Program_Counter|PC [3] & !\fetch|Program_Counter|PC [5])))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~1 .lut_mask = 16'h6094;
defparam \fetch|IMEM|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneiv_lcell_comb \fetch|IMEM|RD[4]~3 (
// Equation(s):
// \fetch|IMEM|RD[4]~3_combout  = (\fetch|IMEM|mem~1_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~1_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[4]~3 .lut_mask = 16'hF000;
defparam \fetch|IMEM|RD[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneiv_lcell_comb \fetch|IMEM|mem~2 (
// Equation(s):
// \fetch|IMEM|mem~2_combout  = (\fetch|Program_Counter|PC [5] & (\fetch|Program_Counter|PC [4] $ (\fetch|Program_Counter|PC [3] $ (!\fetch|Program_Counter|PC [2])))) # (!\fetch|Program_Counter|PC [5] & ((\fetch|Program_Counter|PC [4] & 
// (!\fetch|Program_Counter|PC [3] & !\fetch|Program_Counter|PC [2])) # (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] & \fetch|Program_Counter|PC [2]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~2 .lut_mask = 16'h6942;
defparam \fetch|IMEM|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneiv_lcell_comb \fetch|IMEM|RD[5]~4 (
// Equation(s):
// \fetch|IMEM|RD[5]~4_combout  = (\fetch|IMEM|mem~2_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~2_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[5]~4 .lut_mask = 16'hF000;
defparam \fetch|IMEM|RD[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneiv_lcell_comb \fetch|IMEM|mem~4 (
// Equation(s):
// \fetch|IMEM|mem~4_combout  = (\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [2] & (\fetch|Program_Counter|PC [3] $ (\fetch|Program_Counter|PC [5])))) # (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [2] $ 
// (((\fetch|Program_Counter|PC [3] & !\fetch|Program_Counter|PC [5])))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~4 .lut_mask = 16'h7094;
defparam \fetch|IMEM|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneiv_lcell_comb \fetch|IMEM|RD[8]~6 (
// Equation(s):
// \fetch|IMEM|RD[8]~6_combout  = (\fetch|IMEM|mem~4_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~4_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[8]~6 .lut_mask = 16'hF000;
defparam \fetch|IMEM|RD[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneiv_lcell_comb \fetch|IMEM|mem~8 (
// Equation(s):
// \fetch|IMEM|mem~8_combout  = (\fetch|Program_Counter|PC [4] & (((!\fetch|Program_Counter|PC [3] & !\fetch|Program_Counter|PC [5])) # (!\fetch|Program_Counter|PC [2]))) # (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [5] $ 
// (((\fetch|Program_Counter|PC [3] & \fetch|Program_Counter|PC [2])))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~8 .lut_mask = 16'h1F6A;
defparam \fetch|IMEM|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneiv_lcell_comb \fetch|IMEM|RD[13]~10 (
// Equation(s):
// \fetch|IMEM|RD[13]~10_combout  = (\fetch|IMEM|RD[26]~1_combout  & \fetch|IMEM|mem~8_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|RD[26]~1_combout ),
	.datac(\fetch|IMEM|mem~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[13]~10 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \fetch|IMEM|mem~9 (
// Equation(s):
// \fetch|IMEM|mem~9_combout  = (\fetch|Program_Counter|PC [2] & (\fetch|Program_Counter|PC [5] & (\fetch|Program_Counter|PC [4] $ (\fetch|Program_Counter|PC [3]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~9 .lut_mask = 16'h6000;
defparam \fetch|IMEM|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneiv_lcell_comb \fetch|IMEM|mem~10 (
// Equation(s):
// \fetch|IMEM|mem~10_combout  = (\fetch|IMEM|mem~9_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~9_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~10 .lut_mask = 16'hF000;
defparam \fetch|IMEM|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N30
cycloneiv_lcell_comb \fetch|IMEM|mem~12 (
// Equation(s):
// \fetch|IMEM|mem~12_combout  = (\fetch|IMEM|mem~11_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|mem~11_combout ),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~12 .lut_mask = 16'hCC00;
defparam \fetch|IMEM|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneiv_lcell_comb \fetch|IMEM|mem~14 (
// Equation(s):
// \fetch|IMEM|mem~14_combout  = (\fetch|IMEM|mem~13_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|mem~13_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~14 .lut_mask = 16'hF000;
defparam \fetch|IMEM|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneiv_lcell_comb \fetch|IMEM|mem~16 (
// Equation(s):
// \fetch|IMEM|mem~16_combout  = (\fetch|IMEM|mem~15_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|mem~15_combout ),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~16 .lut_mask = 16'hCC00;
defparam \fetch|IMEM|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneiv_lcell_comb \fetch|IMEM|mem~17 (
// Equation(s):
// \fetch|IMEM|mem~17_combout  = (\fetch|Program_Counter|PC [2] & (\fetch|Program_Counter|PC [3] $ (((\fetch|Program_Counter|PC [4] & \fetch|Program_Counter|PC [5]))))) # (!\fetch|Program_Counter|PC [2] & ((\fetch|Program_Counter|PC [3]) # 
// (\fetch|Program_Counter|PC [4] $ (\fetch|Program_Counter|PC [5]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~17 .lut_mask = 16'h6DCE;
defparam \fetch|IMEM|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneiv_lcell_comb \fetch|IMEM|mem~18 (
// Equation(s):
// \fetch|IMEM|mem~18_combout  = (\fetch|IMEM|mem~17_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(\fetch|IMEM|mem~17_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~18 .lut_mask = 16'hAA00;
defparam \fetch|IMEM|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneiv_lcell_comb \fetch|IMEM|mem~19 (
// Equation(s):
// \fetch|IMEM|mem~19_combout  = (\fetch|Program_Counter|PC [4] & (((!\fetch|Program_Counter|PC [2] & \fetch|Program_Counter|PC [5])))) # (!\fetch|Program_Counter|PC [4] & (!\fetch|Program_Counter|PC [3] & (\fetch|Program_Counter|PC [2] $ 
// (\fetch|Program_Counter|PC [5]))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~19 .lut_mask = 16'h0B10;
defparam \fetch|IMEM|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneiv_lcell_comb \fetch|IMEM|mem~20 (
// Equation(s):
// \fetch|IMEM|mem~20_combout  = (\fetch|IMEM|mem~19_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(\fetch|IMEM|mem~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~20 .lut_mask = 16'hAA00;
defparam \fetch|IMEM|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneiv_lcell_comb \fetch|IMEM|mem~22 (
// Equation(s):
// \fetch|IMEM|mem~22_combout  = (\fetch|IMEM|mem~21_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|mem~21_combout ),
	.datac(\fetch|IMEM|RD[26]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~22 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneiv_lcell_comb \fetch|IMEM|mem~23 (
// Equation(s):
// \fetch|IMEM|mem~23_combout  = (!\fetch|Program_Counter|PC [5] & ((\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] & \fetch|Program_Counter|PC [2])) # (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] $ 
// (\fetch|Program_Counter|PC [2])))))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|mem~23 .lut_mask = 16'h0094;
defparam \fetch|IMEM|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneiv_lcell_comb \fetch|IMEM|RD[25]~11 (
// Equation(s):
// \fetch|IMEM|RD[25]~11_combout  = (\fetch|IMEM|mem~23_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|mem~23_combout ),
	.datac(\fetch|IMEM|RD[26]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[25]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[25]~11 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[25]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneiv_lcell_comb \fetch|IMEM|RD[26]~12 (
// Equation(s):
// \fetch|IMEM|RD[26]~12_combout  = (!\fetch|Program_Counter|PC [4] & (\fetch|Program_Counter|PC [3] & (!\fetch|Program_Counter|PC [2] & !\fetch|Program_Counter|PC [5])))

	.dataa(\fetch|Program_Counter|PC [4]),
	.datab(\fetch|Program_Counter|PC [3]),
	.datac(\fetch|Program_Counter|PC [2]),
	.datad(\fetch|Program_Counter|PC [5]),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[26]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[26]~12 .lut_mask = 16'h0004;
defparam \fetch|IMEM|RD[26]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneiv_lcell_comb \fetch|IMEM|RD[26]~13 (
// Equation(s):
// \fetch|IMEM|RD[26]~13_combout  = (\fetch|IMEM|RD[26]~12_combout  & \fetch|IMEM|RD[26]~1_combout )

	.dataa(gnd),
	.datab(\fetch|IMEM|RD[26]~12_combout ),
	.datac(\fetch|IMEM|RD[26]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch|IMEM|RD[26]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch|IMEM|RD[26]~13 .lut_mask = 16'hC0C0;
defparam \fetch|IMEM|RD[26]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \if_id|InstrD[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch|IMEM|RD[4]~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[4] .is_wysiwyg = "true";
defparam \if_id|InstrD[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N31
dffeas \if_id|InstrD[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch|IMEM|RD[5]~4_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[5] .is_wysiwyg = "true";
defparam \if_id|InstrD[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneiv_lcell_comb \if_id|InstrD[0]~feeder (
// Equation(s):
// \if_id|InstrD[0]~feeder_combout  = \fetch|IMEM|RD[0]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|RD[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id|InstrD[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[0]~feeder .lut_mask = 16'hF0F0;
defparam \if_id|InstrD[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N21
dffeas \if_id|InstrD[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[0] .is_wysiwyg = "true";
defparam \if_id|InstrD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneiv_lcell_comb \decode|control|ALU_Decoder|ALUControl~0 (
// Equation(s):
// \decode|control|ALU_Decoder|ALUControl~0_combout  = (\if_id|InstrD [13] & (\if_id|InstrD [4] & (\if_id|InstrD [5] & \if_id|InstrD [0])))

	.dataa(\if_id|InstrD [13]),
	.datab(\if_id|InstrD [4]),
	.datac(\if_id|InstrD [5]),
	.datad(\if_id|InstrD [0]),
	.cin(gnd),
	.combout(\decode|control|ALU_Decoder|ALUControl~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|control|ALU_Decoder|ALUControl~0 .lut_mask = 16'h8000;
defparam \decode|control|ALU_Decoder|ALUControl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N3
dffeas \id_ex|ALUControlE[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|control|ALU_Decoder|ALUControl~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|ALUControlE [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|ALUControlE[0] .is_wysiwyg = "true";
defparam \id_ex|ALUControlE[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N4
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[10]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[10]~feeder_combout  = \execute|alu|Result[10]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute|alu|Result[10]~8_combout ),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[10]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem|ALU_ResultM[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N5
dffeas \ex_mem|ALU_ResultM[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[10] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneiv_lcell_comb \if_id|InstrD[8]~feeder (
// Equation(s):
// \if_id|InstrD[8]~feeder_combout  = \fetch|IMEM|RD[8]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch|IMEM|RD[8]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id|InstrD[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[8]~feeder .lut_mask = 16'hF0F0;
defparam \if_id|InstrD[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \if_id|InstrD[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[8] .is_wysiwyg = "true";
defparam \if_id|InstrD[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \id_ex|RD_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [8]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD_E[1] .is_wysiwyg = "true";
defparam \id_ex|RD_E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N25
dffeas \ex_mem|RD_M[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RD_E [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RD_M [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RD_M[1] .is_wysiwyg = "true";
defparam \ex_mem|RD_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \id_ex|RS2_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [21]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS2_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS2_E[1] .is_wysiwyg = "true";
defparam \id_ex|RS2_E[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \id_ex|RS2_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [20]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS2_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS2_E[0] .is_wysiwyg = "true";
defparam \id_ex|RS2_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE~4 (
// Equation(s):
// \data_hazard_unit|ForwardBE~4_combout  = (\ex_mem|RD_M [0] & (\id_ex|RS2_E [0] & (\ex_mem|RD_M [1] $ (!\id_ex|RS2_E [1])))) # (!\ex_mem|RD_M [0] & (!\id_ex|RS2_E [0] & (\ex_mem|RD_M [1] $ (!\id_ex|RS2_E [1]))))

	.dataa(\ex_mem|RD_M [0]),
	.datab(\ex_mem|RD_M [1]),
	.datac(\id_ex|RS2_E [1]),
	.datad(\id_ex|RS2_E [0]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE~4 .lut_mask = 16'h8241;
defparam \data_hazard_unit|ForwardBE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N17
dffeas \ex_mem|RD_M[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RD_E [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RD_M [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RD_M[4] .is_wysiwyg = "true";
defparam \ex_mem|RD_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N11
dffeas \ex_mem|RD_M[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RD_E [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RD_M [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RD_M[2] .is_wysiwyg = "true";
defparam \ex_mem|RD_M[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~3 (
// Equation(s):
// \data_hazard_unit|ForwardAE~3_combout  = (\ex_mem|RD_M [3]) # ((\ex_mem|RD_M [4]) # ((\ex_mem|RD_M [1]) # (\ex_mem|RD_M [2])))

	.dataa(\ex_mem|RD_M [3]),
	.datab(\ex_mem|RD_M [4]),
	.datac(\ex_mem|RD_M [1]),
	.datad(\ex_mem|RD_M [2]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~3 .lut_mask = 16'hFFFE;
defparam \data_hazard_unit|ForwardAE~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y25_N5
dffeas \ex_mem|RD_M[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RD_E [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RD_M [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RD_M[0] .is_wysiwyg = "true";
defparam \ex_mem|RD_M[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N8
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[1]~10 (
// Equation(s):
// \data_hazard_unit|ForwardBE[1]~10_combout  = (\data_hazard_unit|ForwardAE~3_combout ) # (\ex_mem|RD_M [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE~3_combout ),
	.datad(\ex_mem|RD_M [0]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[1]~10 .lut_mask = 16'hFFF0;
defparam \data_hazard_unit|ForwardBE[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \id_ex|RS2_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [24]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS2_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS2_E[4] .is_wysiwyg = "true";
defparam \id_ex|RS2_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[1]~9 (
// Equation(s):
// \data_hazard_unit|ForwardBE[1]~9_combout  = (\ex_mem|RegWriteM~q  & (\rst~input_o  & (\ex_mem|RD_M [4] $ (!\id_ex|RS2_E [4]))))

	.dataa(\ex_mem|RegWriteM~q ),
	.datab(\rst~input_o ),
	.datac(\ex_mem|RD_M [4]),
	.datad(\id_ex|RS2_E [4]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[1]~9 .lut_mask = 16'h8008;
defparam \data_hazard_unit|ForwardBE[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N30
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[1]~11 (
// Equation(s):
// \data_hazard_unit|ForwardBE[1]~11_combout  = (\data_hazard_unit|ForwardBE~6_combout  & (\data_hazard_unit|ForwardBE~4_combout  & (\data_hazard_unit|ForwardBE[1]~10_combout  & \data_hazard_unit|ForwardBE[1]~9_combout )))

	.dataa(\data_hazard_unit|ForwardBE~6_combout ),
	.datab(\data_hazard_unit|ForwardBE~4_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~10_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~9_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[1]~11 .lut_mask = 16'h8000;
defparam \data_hazard_unit|ForwardBE[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N16
cycloneiv_lcell_comb \mem_wb|RD_W[0]~feeder (
// Equation(s):
// \mem_wb|RD_W[0]~feeder_combout  = \ex_mem|RD_M [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|RD_M [0]),
	.cin(gnd),
	.combout(\mem_wb|RD_W[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb|RD_W[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb|RD_W[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \mem_wb|RD_W[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_wb|RD_W[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RD_W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RD_W[0] .is_wysiwyg = "true";
defparam \mem_wb|RD_W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneiv_lcell_comb \decode|control|Main_Decoder|RegWrite (
// Equation(s):
// \decode|control|Main_Decoder|RegWrite~combout  = (\if_id|InstrD [0] & ((\if_id|InstrD [4]) # (!\if_id|InstrD [5])))

	.dataa(gnd),
	.datab(\if_id|InstrD [0]),
	.datac(\if_id|InstrD [5]),
	.datad(\if_id|InstrD [4]),
	.cin(gnd),
	.combout(\decode|control|Main_Decoder|RegWrite~combout ),
	.cout());
// synopsys translate_off
defparam \decode|control|Main_Decoder|RegWrite .lut_mask = 16'hCC0C;
defparam \decode|control|Main_Decoder|RegWrite .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N27
dffeas \id_ex|RegWriteE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|control|Main_Decoder|RegWrite~combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RegWriteE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RegWriteE .is_wysiwyg = "true";
defparam \id_ex|RegWriteE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N7
dffeas \ex_mem|RegWriteM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RegWriteE~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RegWriteM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RegWriteM .is_wysiwyg = "true";
defparam \ex_mem|RegWriteM .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \mem_wb|RegWriteW (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|RegWriteM~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RegWriteW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RegWriteW .is_wysiwyg = "true";
defparam \mem_wb|RegWriteW .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \mem_wb|RD_W[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|RD_M [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RD_W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RD_W[2] .is_wysiwyg = "true";
defparam \mem_wb|RD_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N9
dffeas \mem_wb|RD_W[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|RD_M [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RD_W [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RD_W[4] .is_wysiwyg = "true";
defparam \mem_wb|RD_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N27
dffeas \ex_mem|RD_M[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|RD_E [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|RD_M [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|RD_M[3] .is_wysiwyg = "true";
defparam \ex_mem|RD_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \mem_wb|RD_W[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|RD_M [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RD_W [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RD_W[3] .is_wysiwyg = "true";
defparam \mem_wb|RD_W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~0 (
// Equation(s):
// \data_hazard_unit|ForwardAE~0_combout  = (\mem_wb|RD_W [1]) # ((\mem_wb|RD_W [2]) # ((\mem_wb|RD_W [4]) # (\mem_wb|RD_W [3])))

	.dataa(\mem_wb|RD_W [1]),
	.datab(\mem_wb|RD_W [2]),
	.datac(\mem_wb|RD_W [4]),
	.datad(\mem_wb|RD_W [3]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~0 .lut_mask = 16'hFFFE;
defparam \data_hazard_unit|ForwardAE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[0]~0 (
// Equation(s):
// \data_hazard_unit|ForwardBE[0]~0_combout  = (\rst~input_o  & (\mem_wb|RegWriteW~q  & ((\mem_wb|RD_W [0]) # (\data_hazard_unit|ForwardAE~0_combout ))))

	.dataa(\rst~input_o ),
	.datab(\mem_wb|RD_W [0]),
	.datac(\mem_wb|RegWriteW~q ),
	.datad(\data_hazard_unit|ForwardAE~0_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[0]~0 .lut_mask = 16'hA080;
defparam \data_hazard_unit|ForwardBE[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[0]~1 (
// Equation(s):
// \data_hazard_unit|ForwardBE[0]~1_combout  = (\mem_wb|RD_W [1] & (\id_ex|RS2_E [1] & (\id_ex|RS2_E [0] $ (!\mem_wb|RD_W [0])))) # (!\mem_wb|RD_W [1] & (!\id_ex|RS2_E [1] & (\id_ex|RS2_E [0] $ (!\mem_wb|RD_W [0]))))

	.dataa(\mem_wb|RD_W [1]),
	.datab(\id_ex|RS2_E [0]),
	.datac(\id_ex|RS2_E [1]),
	.datad(\mem_wb|RD_W [0]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[0]~1 .lut_mask = 16'h8421;
defparam \data_hazard_unit|ForwardBE[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[0]~3 (
// Equation(s):
// \data_hazard_unit|ForwardBE[0]~3_combout  = (\data_hazard_unit|ForwardBE[0]~2_combout  & (\data_hazard_unit|ForwardBE[0]~1_combout  & (\id_ex|RS2_E [4] $ (!\mem_wb|RD_W [4]))))

	.dataa(\data_hazard_unit|ForwardBE[0]~2_combout ),
	.datab(\id_ex|RS2_E [4]),
	.datac(\mem_wb|RD_W [4]),
	.datad(\data_hazard_unit|ForwardBE[0]~1_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[0]~3 .lut_mask = 16'h8200;
defparam \data_hazard_unit|ForwardBE[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneiv_lcell_comb \if_id|InstrD~5 (
// Equation(s):
// \if_id|InstrD~5_combout  = (\hazard_controller|StallF~6_combout  & (\fetch|IMEM|mem~17_combout  & ((\fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (((\if_id|InstrD [22]))))

	.dataa(\fetch|IMEM|mem~17_combout ),
	.datab(\hazard_controller|StallF~6_combout ),
	.datac(\if_id|InstrD [22]),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~5_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~5 .lut_mask = 16'hB830;
defparam \if_id|InstrD~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \if_id|InstrD[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[22] .is_wysiwyg = "true";
defparam \if_id|InstrD[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N29
dffeas \id_ex|RS2_E[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [22]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS2_E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS2_E[2] .is_wysiwyg = "true";
defparam \id_ex|RS2_E[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneiv_lcell_comb \if_id|InstrD~4 (
// Equation(s):
// \if_id|InstrD~4_combout  = (\hazard_controller|StallF~6_combout  & (\fetch|IMEM|mem~19_combout  & ((\fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (((\if_id|InstrD [23]))))

	.dataa(\fetch|IMEM|mem~19_combout ),
	.datab(\if_id|InstrD [23]),
	.datac(\hazard_controller|StallF~6_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~4_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~4 .lut_mask = 16'hAC0C;
defparam \if_id|InstrD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \if_id|InstrD[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~4_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [23]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[23] .is_wysiwyg = "true";
defparam \if_id|InstrD[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cycloneiv_lcell_comb \id_ex|RS2_E[3]~feeder (
// Equation(s):
// \id_ex|RS2_E[3]~feeder_combout  = \if_id|InstrD [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\if_id|InstrD [23]),
	.cin(gnd),
	.combout(\id_ex|RS2_E[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \id_ex|RS2_E[3]~feeder .lut_mask = 16'hFF00;
defparam \id_ex|RS2_E[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N15
dffeas \id_ex|RS2_E[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\id_ex|RS2_E[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS2_E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS2_E[3] .is_wysiwyg = "true";
defparam \id_ex|RS2_E[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N28
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE~6 (
// Equation(s):
// \data_hazard_unit|ForwardBE~6_combout  = (\ex_mem|RD_M [3] & (\id_ex|RS2_E [3] & (\ex_mem|RD_M [2] $ (!\id_ex|RS2_E [2])))) # (!\ex_mem|RD_M [3] & (!\id_ex|RS2_E [3] & (\ex_mem|RD_M [2] $ (!\id_ex|RS2_E [2]))))

	.dataa(\ex_mem|RD_M [3]),
	.datab(\ex_mem|RD_M [2]),
	.datac(\id_ex|RS2_E [2]),
	.datad(\id_ex|RS2_E [3]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE~6 .lut_mask = 16'h8241;
defparam \data_hazard_unit|ForwardBE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N24
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE~7 (
// Equation(s):
// \data_hazard_unit|ForwardBE~7_combout  = (\data_hazard_unit|ForwardBE~6_combout  & (\id_ex|RS2_E [4] $ (!\ex_mem|RD_M [4])))

	.dataa(\id_ex|RS2_E [4]),
	.datab(\ex_mem|RD_M [4]),
	.datac(gnd),
	.datad(\data_hazard_unit|ForwardBE~6_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE~7 .lut_mask = 16'h9900;
defparam \data_hazard_unit|ForwardBE~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE[0]~8 (
// Equation(s):
// \data_hazard_unit|ForwardBE[0]~8_combout  = (\data_hazard_unit|ForwardBE[0]~0_combout  & (\data_hazard_unit|ForwardBE[0]~3_combout  & ((!\data_hazard_unit|ForwardBE~7_combout ) # (!\data_hazard_unit|ForwardBE~5_combout ))))

	.dataa(\data_hazard_unit|ForwardBE~5_combout ),
	.datab(\data_hazard_unit|ForwardBE[0]~0_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~3_combout ),
	.datad(\data_hazard_unit|ForwardBE~7_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE[0]~8 .lut_mask = 16'h40C0;
defparam \data_hazard_unit|ForwardBE[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[10]~16 (
// Equation(s):
// \execute|srcb_mux|d[10]~16_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[10]~10_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [10]))))

	.dataa(\id_ex|RD2_E [10]),
	.datab(\writeback|result_mux|c[10]~10_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[10]~16 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N12
cycloneiv_lcell_comb \execute|srcb_mux|d[10]~46 (
// Equation(s):
// \execute|srcb_mux|d[10]~46_combout  = (\execute|srcb_mux|d[10]~16_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [10]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [10]),
	.datad(\execute|srcb_mux|d[10]~16_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[10]~46 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N13
dffeas \ex_mem|WriteDataM[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[10]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[10] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N15
dffeas \memory|dmem|mem_rtl_0_bypass[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneiv_lcell_comb \decode|control|Main_Decoder|Equal3~0 (
// Equation(s):
// \decode|control|Main_Decoder|Equal3~0_combout  = (\if_id|InstrD [0] & (\if_id|InstrD [5] & !\if_id|InstrD [4]))

	.dataa(gnd),
	.datab(\if_id|InstrD [0]),
	.datac(\if_id|InstrD [5]),
	.datad(\if_id|InstrD [4]),
	.cin(gnd),
	.combout(\decode|control|Main_Decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|control|Main_Decoder|Equal3~0 .lut_mask = 16'h00C0;
defparam \decode|control|Main_Decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N11
dffeas \id_ex|MemWriteE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|control|Main_Decoder|Equal3~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|MemWriteE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|MemWriteE .is_wysiwyg = "true";
defparam \id_ex|MemWriteE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N22
cycloneiv_lcell_comb \ex_mem|MemWriteM~feeder (
// Equation(s):
// \ex_mem|MemWriteM~feeder_combout  = \id_ex|MemWriteE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\id_ex|MemWriteE~q ),
	.cin(gnd),
	.combout(\ex_mem|MemWriteM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|MemWriteM~feeder .lut_mask = 16'hFF00;
defparam \ex_mem|MemWriteM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N23
dffeas \ex_mem|MemWriteM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|MemWriteM~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|MemWriteM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|MemWriteM .is_wysiwyg = "true";
defparam \ex_mem|MemWriteM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register~33feeder (
// Equation(s):
// \decode|rf|Register~33feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~33feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N5
dffeas \decode|rf|Register~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~33feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register~33 .is_wysiwyg = "true";
defparam \decode|rf|Register~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N12
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~12 (
// Equation(s):
// \data_hazard_unit|ForwardAE~12_combout  = (\mem_wb|RegWriteW~q  & ((\data_hazard_unit|ForwardAE~0_combout ) # (\mem_wb|RD_W [0])))

	.dataa(\data_hazard_unit|ForwardAE~0_combout ),
	.datab(\mem_wb|RegWriteW~q ),
	.datac(gnd),
	.datad(\mem_wb|RD_W [0]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~12 .lut_mask = 16'hCC88;
defparam \data_hazard_unit|ForwardAE~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \decode|rf|Register_rtl_1_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_hazard_unit|ForwardAE~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N3
dffeas \decode|rf|Register_rtl_1_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~6_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \decode|rf|Register_rtl_1_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb|RD_W [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register~75 (
// Equation(s):
// \decode|rf|Register~75_combout  = (\decode|rf|Register_rtl_1_bypass [0] & (\decode|rf|Register_rtl_1_bypass [10] $ (!\decode|rf|Register_rtl_1_bypass [9])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [0]),
	.datac(\decode|rf|Register_rtl_1_bypass [10]),
	.datad(\decode|rf|Register_rtl_1_bypass [9]),
	.cin(gnd),
	.combout(\decode|rf|Register~75_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~75 .lut_mask = 16'hC00C;
defparam \decode|rf|Register~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \mem_wb|RD_W[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|RD_M [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|RD_W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|RD_W[1] .is_wysiwyg = "true";
defparam \mem_wb|RD_W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[3]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[3]~feeder_combout  = \mem_wb|RD_W [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [1]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N25
dffeas \decode|rf|Register_rtl_1_bypass[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \decode|rf|Register_rtl_1_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N3
dffeas \decode|rf|Register_rtl_1_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb|RD_W [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiv_lcell_comb \decode|rf|Register~73 (
// Equation(s):
// \decode|rf|Register~73_combout  = (\decode|rf|Register_rtl_1_bypass [2] & (\decode|rf|Register_rtl_1_bypass [1] & (\decode|rf|Register_rtl_1_bypass [3] $ (!\decode|rf|Register_rtl_1_bypass [4])))) # (!\decode|rf|Register_rtl_1_bypass [2] & 
// (!\decode|rf|Register_rtl_1_bypass [1] & (\decode|rf|Register_rtl_1_bypass [3] $ (!\decode|rf|Register_rtl_1_bypass [4]))))

	.dataa(\decode|rf|Register_rtl_1_bypass [2]),
	.datab(\decode|rf|Register_rtl_1_bypass [3]),
	.datac(\decode|rf|Register_rtl_1_bypass [4]),
	.datad(\decode|rf|Register_rtl_1_bypass [1]),
	.cin(gnd),
	.combout(\decode|rf|Register~73_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~73 .lut_mask = 16'h8241;
defparam \decode|rf|Register~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register~78 (
// Equation(s):
// \decode|rf|Register~78_combout  = (\decode|rf|Register~33_q  & (((!\decode|rf|Register~73_combout ) # (!\decode|rf|Register~75_combout )) # (!\decode|rf|Register~74_combout )))

	.dataa(\decode|rf|Register~74_combout ),
	.datab(\decode|rf|Register~33_q ),
	.datac(\decode|rf|Register~75_combout ),
	.datad(\decode|rf|Register~73_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~78_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~78 .lut_mask = 16'h4CCC;
defparam \decode|rf|Register~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneiv_lcell_comb \data_hazard_unit|ForwardBE~5 (
// Equation(s):
// \data_hazard_unit|ForwardBE~5_combout  = (\ex_mem|RegWriteM~q  & (\data_hazard_unit|ForwardBE~4_combout  & ((\data_hazard_unit|ForwardAE~3_combout ) # (\ex_mem|RD_M [0]))))

	.dataa(\data_hazard_unit|ForwardAE~3_combout ),
	.datab(\ex_mem|RD_M [0]),
	.datac(\ex_mem|RegWriteM~q ),
	.datad(\data_hazard_unit|ForwardBE~4_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardBE~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardBE~5 .lut_mask = 16'hE000;
defparam \data_hazard_unit|ForwardBE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cycloneiv_lcell_comb \execute|srcb_mux|d[1]~2 (
// Equation(s):
// \execute|srcb_mux|d[1]~2_combout  = (\ex_mem|ALU_ResultM [1] & (\rst~input_o  & (\data_hazard_unit|ForwardBE~5_combout  & \data_hazard_unit|ForwardBE~7_combout )))

	.dataa(\ex_mem|ALU_ResultM [1]),
	.datab(\rst~input_o ),
	.datac(\data_hazard_unit|ForwardBE~5_combout ),
	.datad(\data_hazard_unit|ForwardBE~7_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[1]~2 .lut_mask = 16'h8000;
defparam \execute|srcb_mux|d[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneiv_lcell_comb \decode|extension|Imm_Ext[1]~1 (
// Equation(s):
// \decode|extension|Imm_Ext[1]~1_combout  = (\decode|control|Main_Decoder|Equal3~0_combout  & (\if_id|InstrD [8])) # (!\decode|control|Main_Decoder|Equal3~0_combout  & ((\if_id|InstrD [21])))

	.dataa(\if_id|InstrD [8]),
	.datab(\if_id|InstrD [21]),
	.datac(gnd),
	.datad(\decode|control|Main_Decoder|Equal3~0_combout ),
	.cin(gnd),
	.combout(\decode|extension|Imm_Ext[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode|extension|Imm_Ext[1]~1 .lut_mask = 16'hAACC;
defparam \decode|extension|Imm_Ext[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N23
dffeas \id_ex|Imm_Ext_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode|extension|Imm_Ext[1]~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[1] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N6
cycloneiv_lcell_comb \execute|srcb_mux|d[1]~3 (
// Equation(s):
// \execute|srcb_mux|d[1]~3_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[1]~1_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [1]))))

	.dataa(\id_ex|RD2_E [1]),
	.datab(\writeback|result_mux|c[1]~1_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[1]~3 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cycloneiv_lcell_comb \execute|alu_src_mux|c[1]~1 (
// Equation(s):
// \execute|alu_src_mux|c[1]~1_combout  = (\id_ex|ALUSrcE~q  & (((\id_ex|Imm_Ext_E [1])))) # (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[1]~2_combout ) # ((\execute|srcb_mux|d[1]~3_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\execute|srcb_mux|d[1]~2_combout ),
	.datac(\id_ex|Imm_Ext_E [1]),
	.datad(\execute|srcb_mux|d[1]~3_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[1]~1 .lut_mask = 16'hF5E4;
defparam \execute|alu_src_mux|c[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiv_lcell_comb \if_id|InstrD~1 (
// Equation(s):
// \if_id|InstrD~1_combout  = (\hazard_controller|StallF~6_combout  & (((\fetch|IMEM|mem~9_combout  & \fetch|IMEM|RD[26]~1_combout )))) # (!\hazard_controller|StallF~6_combout  & (\if_id|InstrD [15]))

	.dataa(\if_id|InstrD [15]),
	.datab(\hazard_controller|StallF~6_combout ),
	.datac(\fetch|IMEM|mem~9_combout ),
	.datad(\fetch|IMEM|RD[26]~1_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD~1_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD~1 .lut_mask = 16'hE222;
defparam \if_id|InstrD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneiv_lcell_comb \if_id|InstrD[15]~feeder (
// Equation(s):
// \if_id|InstrD[15]~feeder_combout  = \if_id|InstrD~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\if_id|InstrD~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\if_id|InstrD[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[15]~feeder .lut_mask = 16'hF0F0;
defparam \if_id|InstrD[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \if_id|InstrD[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[15] .is_wysiwyg = "true";
defparam \if_id|InstrD[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N23
dffeas \id_ex|RS1_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [15]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS1_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS1_E[0] .is_wysiwyg = "true";
defparam \id_ex|RS1_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N22
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[1]~10 (
// Equation(s):
// \data_hazard_unit|ForwardAE[1]~10_combout  = (\ex_mem|RD_M [2] & (((\id_ex|RS1_E [0] & \ex_mem|RD_M [4])) # (!\ex_mem|RD_M [0]))) # (!\ex_mem|RD_M [2] & (!\ex_mem|RD_M [0] & ((\id_ex|RS1_E [0]) # (\ex_mem|RD_M [4]))))

	.dataa(\ex_mem|RD_M [2]),
	.datab(\ex_mem|RD_M [0]),
	.datac(\id_ex|RS1_E [0]),
	.datad(\ex_mem|RD_M [4]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[1]~10 .lut_mask = 16'hB332;
defparam \data_hazard_unit|ForwardAE[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[1]~8 (
// Equation(s):
// \data_hazard_unit|ForwardAE[1]~8_combout  = (\id_ex|RS1_E [1] & ((!\ex_mem|RD_M [1]) # (!\ex_mem|RD_M [3]))) # (!\id_ex|RS1_E [1] & ((\ex_mem|RD_M [3]) # (\ex_mem|RD_M [1])))

	.dataa(\id_ex|RS1_E [1]),
	.datab(gnd),
	.datac(\ex_mem|RD_M [3]),
	.datad(\ex_mem|RD_M [1]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[1]~8 .lut_mask = 16'h5FFA;
defparam \data_hazard_unit|ForwardAE[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[1]~9 (
// Equation(s):
// \data_hazard_unit|ForwardAE[1]~9_combout  = (\ex_mem|RegWriteM~q  & (\rst~input_o  & !\data_hazard_unit|ForwardAE[1]~8_combout ))

	.dataa(\ex_mem|RegWriteM~q ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\data_hazard_unit|ForwardAE[1]~8_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[1]~9 .lut_mask = 16'h00A0;
defparam \data_hazard_unit|ForwardAE[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[1]~11 (
// Equation(s):
// \data_hazard_unit|ForwardAE[1]~11_combout  = (\data_hazard_unit|ForwardAE[1]~9_combout  & ((\data_hazard_unit|ForwardAE[1]~10_combout  & ((\ex_mem|RD_M [0]))) # (!\data_hazard_unit|ForwardAE[1]~10_combout  & (\data_hazard_unit|ForwardAE~3_combout  & 
// !\ex_mem|RD_M [0]))))

	.dataa(\data_hazard_unit|ForwardAE~3_combout ),
	.datab(\data_hazard_unit|ForwardAE[1]~10_combout ),
	.datac(\ex_mem|RD_M [0]),
	.datad(\data_hazard_unit|ForwardAE[1]~9_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[1]~11 .lut_mask = 16'hC200;
defparam \data_hazard_unit|ForwardAE[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cycloneiv_lcell_comb \decode|extension|Imm_Ext[0]~2 (
// Equation(s):
// \decode|extension|Imm_Ext[0]~2_combout  = (\decode|control|Main_Decoder|Equal3~0_combout  & ((\if_id|InstrD [7]))) # (!\decode|control|Main_Decoder|Equal3~0_combout  & (\if_id|InstrD [20]))

	.dataa(\decode|control|Main_Decoder|Equal3~0_combout ),
	.datab(\if_id|InstrD [20]),
	.datac(\if_id|InstrD [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|extension|Imm_Ext[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode|extension|Imm_Ext[0]~2 .lut_mask = 16'hE4E4;
defparam \decode|extension|Imm_Ext[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N25
dffeas \id_ex|Imm_Ext_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|extension|Imm_Ext[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[0] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N14
cycloneiv_lcell_comb \execute|srcb_mux|d[0]~4 (
// Equation(s):
// \execute|srcb_mux|d[0]~4_combout  = (\rst~input_o  & (\ex_mem|ALU_ResultM [0] & (\data_hazard_unit|ForwardBE~5_combout  & \data_hazard_unit|ForwardBE~7_combout )))

	.dataa(\rst~input_o ),
	.datab(\ex_mem|ALU_ResultM [0]),
	.datac(\data_hazard_unit|ForwardBE~5_combout ),
	.datad(\data_hazard_unit|ForwardBE~7_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[0]~4 .lut_mask = 16'h8000;
defparam \execute|srcb_mux|d[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[12]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \decode|rf|Register_rtl_1_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N27
dffeas \decode|rf|Register_rtl_1_bypass[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cycloneiv_lcell_comb \decode|rf|Register~86 (
// Equation(s):
// \decode|rf|Register~86_combout  = (\decode|rf|Register_rtl_1_bypass [11] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [12])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [12]),
	.datac(\decode|rf|Register_rtl_1_bypass [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~86_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~86 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N4
cycloneiv_lcell_comb \execute|srcb_mux|d[2]~0 (
// Equation(s):
// \execute|srcb_mux|d[2]~0_combout  = (\ex_mem|ALU_ResultM [2] & (\rst~input_o  & (\data_hazard_unit|ForwardBE~5_combout  & \data_hazard_unit|ForwardBE~7_combout )))

	.dataa(\ex_mem|ALU_ResultM [2]),
	.datab(\rst~input_o ),
	.datac(\data_hazard_unit|ForwardBE~5_combout ),
	.datad(\data_hazard_unit|ForwardBE~7_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[2]~0 .lut_mask = 16'h8000;
defparam \execute|srcb_mux|d[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[2]~1 (
// Equation(s):
// \execute|srcb_mux|d[2]~1_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[2]~2_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [2]))))

	.dataa(\id_ex|RD2_E [2]),
	.datab(\writeback|result_mux|c[2]~2_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[2]~1 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cycloneiv_lcell_comb \execute|srcb_mux|d[2]~40 (
// Equation(s):
// \execute|srcb_mux|d[2]~40_combout  = (\execute|srcb_mux|d[2]~0_combout ) # (\execute|srcb_mux|d[2]~1_combout )

	.dataa(gnd),
	.datab(\execute|srcb_mux|d[2]~0_combout ),
	.datac(\execute|srcb_mux|d[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[2]~40 .lut_mask = 16'hFCFC;
defparam \execute|srcb_mux|d[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N1
dffeas \ex_mem|WriteDataM[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[2]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[2] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N27
dffeas \memory|dmem|mem_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N1
dffeas \memory|dmem|mem~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~3 .is_wysiwyg = "true";
defparam \memory|dmem|mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N24
cycloneiv_lcell_comb \memory|dmem|mem~0feeder (
// Equation(s):
// \memory|dmem|mem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~0feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y22_N25
dffeas \memory|dmem|mem~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~0 .is_wysiwyg = "true";
defparam \memory|dmem|mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N0
cycloneiv_lcell_comb \memory|dmem|mem~44 (
// Equation(s):
// \memory|dmem|mem~44_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~3_q )))

	.dataa(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(\memory|dmem|mem~3_q ),
	.datad(\memory|dmem|mem~0_q ),
	.cin(gnd),
	.combout(\memory|dmem|mem~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~44 .lut_mask = 16'hAAF0;
defparam \memory|dmem|mem~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N8
cycloneiv_lcell_comb \memory|dmem|mem~45 (
// Equation(s):
// \memory|dmem|mem~45_combout  = (\memory|dmem|mem_rtl_0_bypass [26] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [25])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~44_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [26] & 
// (((\memory|dmem|mem_rtl_0_bypass [25]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [26]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [25]),
	.datad(\memory|dmem|mem~44_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~45 .lut_mask = 16'hF2D0;
defparam \memory|dmem|mem~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N9
dffeas \mem_wb|ReadDataW[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~45_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[2] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N1
dffeas \id_ex|RS1_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [16]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RS1_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RS1_E[1] .is_wysiwyg = "true";
defparam \id_ex|RS1_E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[0]~2 (
// Equation(s):
// \data_hazard_unit|ForwardAE[0]~2_combout  = (!\data_hazard_unit|ForwardAE[0]~1_combout  & ((\id_ex|RS1_E [1] & (\mem_wb|RD_W [1] & \mem_wb|RD_W [3])) # (!\id_ex|RS1_E [1] & (!\mem_wb|RD_W [1] & !\mem_wb|RD_W [3]))))

	.dataa(\data_hazard_unit|ForwardAE[0]~1_combout ),
	.datab(\id_ex|RS1_E [1]),
	.datac(\mem_wb|RD_W [1]),
	.datad(\mem_wb|RD_W [3]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[0]~2 .lut_mask = 16'h4001;
defparam \data_hazard_unit|ForwardAE[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~5 (
// Equation(s):
// \data_hazard_unit|ForwardAE~5_combout  = (\id_ex|RS1_E [0] & (\ex_mem|RD_M [4] & (\ex_mem|RD_M [0] & \ex_mem|RD_M [2]))) # (!\id_ex|RS1_E [0] & (!\ex_mem|RD_M [4] & (!\ex_mem|RD_M [0] & !\ex_mem|RD_M [2])))

	.dataa(\id_ex|RS1_E [0]),
	.datab(\ex_mem|RD_M [4]),
	.datac(\ex_mem|RD_M [0]),
	.datad(\ex_mem|RD_M [2]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~5_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~5 .lut_mask = 16'h8001;
defparam \data_hazard_unit|ForwardAE~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~4 (
// Equation(s):
// \data_hazard_unit|ForwardAE~4_combout  = (\ex_mem|RegWriteM~q  & ((\ex_mem|RD_M [3] & (\id_ex|RS1_E [1] & \ex_mem|RD_M [1])) # (!\ex_mem|RD_M [3] & (!\id_ex|RS1_E [1] & !\ex_mem|RD_M [1]))))

	.dataa(\ex_mem|RD_M [3]),
	.datab(\ex_mem|RegWriteM~q ),
	.datac(\id_ex|RS1_E [1]),
	.datad(\ex_mem|RD_M [1]),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~4_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~4 .lut_mask = 16'h8004;
defparam \data_hazard_unit|ForwardAE~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE~6 (
// Equation(s):
// \data_hazard_unit|ForwardAE~6_combout  = (\data_hazard_unit|ForwardAE~5_combout  & (\data_hazard_unit|ForwardAE~4_combout  & ((\data_hazard_unit|ForwardAE~3_combout ) # (\ex_mem|RD_M [2]))))

	.dataa(\data_hazard_unit|ForwardAE~3_combout ),
	.datab(\ex_mem|RD_M [2]),
	.datac(\data_hazard_unit|ForwardAE~5_combout ),
	.datad(\data_hazard_unit|ForwardAE~4_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE~6_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE~6 .lut_mask = 16'hE000;
defparam \data_hazard_unit|ForwardAE~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneiv_lcell_comb \data_hazard_unit|ForwardAE[0]~7 (
// Equation(s):
// \data_hazard_unit|ForwardAE[0]~7_combout  = (\data_hazard_unit|ForwardBE[0]~0_combout  & (\data_hazard_unit|ForwardAE[0]~2_combout  & !\data_hazard_unit|ForwardAE~6_combout ))

	.dataa(\data_hazard_unit|ForwardBE[0]~0_combout ),
	.datab(\data_hazard_unit|ForwardAE[0]~2_combout ),
	.datac(gnd),
	.datad(\data_hazard_unit|ForwardAE~6_combout ),
	.cin(gnd),
	.combout(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \data_hazard_unit|ForwardAE[0]~7 .lut_mask = 16'h0088;
defparam \data_hazard_unit|ForwardAE[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N20
cycloneiv_lcell_comb \execute|srca_mux|d[2]~0 (
// Equation(s):
// \execute|srca_mux|d[2]~0_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[2]~2_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [2]))))

	.dataa(\id_ex|RD1_E [2]),
	.datab(\writeback|result_mux|c[2]~2_combout ),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[2]~0 .lut_mask = 16'h0C0A;
defparam \execute|srca_mux|d[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneiv_lcell_comb \execute|srca_mux|d[2]~1 (
// Equation(s):
// \execute|srca_mux|d[2]~1_combout  = (\execute|srca_mux|d[2]~0_combout ) # ((\ex_mem|ALU_ResultM [2] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [2]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[2]~0_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[2]~1 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[14]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N19
dffeas \decode|rf|Register_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N10
cycloneiv_lcell_comb \execute|srca_mux|d[3]~6 (
// Equation(s):
// \execute|srca_mux|d[3]~6_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[3]~3_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [3]))))

	.dataa(\id_ex|RD1_E [3]),
	.datab(\writeback|result_mux|c[3]~3_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[3]~6 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N28
cycloneiv_lcell_comb \execute|srca_mux|d[3]~7 (
// Equation(s):
// \execute|srca_mux|d[3]~7_combout  = (\execute|srca_mux|d[3]~6_combout ) # ((\ex_mem|ALU_ResultM [3] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [3]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[3]~6_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[3]~7 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N4
cycloneiv_lcell_comb \execute|alu|Add0~4 (
// Equation(s):
// \execute|alu|Add0~4_combout  = ((\execute|alu_src_mux|c[2]~0_combout  $ (\execute|srca_mux|d[2]~1_combout  $ (!\execute|alu|Add0~3 )))) # (GND)
// \execute|alu|Add0~5  = CARRY((\execute|alu_src_mux|c[2]~0_combout  & ((\execute|srca_mux|d[2]~1_combout ) # (!\execute|alu|Add0~3 ))) # (!\execute|alu_src_mux|c[2]~0_combout  & (\execute|srca_mux|d[2]~1_combout  & !\execute|alu|Add0~3 )))

	.dataa(\execute|alu_src_mux|c[2]~0_combout ),
	.datab(\execute|srca_mux|d[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~3 ),
	.combout(\execute|alu|Add0~4_combout ),
	.cout(\execute|alu|Add0~5 ));
// synopsys translate_off
defparam \execute|alu|Add0~4 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N6
cycloneiv_lcell_comb \execute|alu|Add0~6 (
// Equation(s):
// \execute|alu|Add0~6_combout  = (\execute|alu_src_mux|c[3]~3_combout  & ((\execute|srca_mux|d[3]~7_combout  & (\execute|alu|Add0~5  & VCC)) # (!\execute|srca_mux|d[3]~7_combout  & (!\execute|alu|Add0~5 )))) # (!\execute|alu_src_mux|c[3]~3_combout  & 
// ((\execute|srca_mux|d[3]~7_combout  & (!\execute|alu|Add0~5 )) # (!\execute|srca_mux|d[3]~7_combout  & ((\execute|alu|Add0~5 ) # (GND)))))
// \execute|alu|Add0~7  = CARRY((\execute|alu_src_mux|c[3]~3_combout  & (!\execute|srca_mux|d[3]~7_combout  & !\execute|alu|Add0~5 )) # (!\execute|alu_src_mux|c[3]~3_combout  & ((!\execute|alu|Add0~5 ) # (!\execute|srca_mux|d[3]~7_combout ))))

	.dataa(\execute|alu_src_mux|c[3]~3_combout ),
	.datab(\execute|srca_mux|d[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~5 ),
	.combout(\execute|alu|Add0~6_combout ),
	.cout(\execute|alu|Add0~7 ));
// synopsys translate_off
defparam \execute|alu|Add0~6 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N2
cycloneiv_lcell_comb \execute|alu|Result[3]~1 (
// Equation(s):
// \execute|alu|Result[3]~1_combout  = (\execute|alu|Add0~6_combout  & !\id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Add0~6_combout ),
	.datad(\id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\execute|alu|Result[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[3]~1 .lut_mask = 16'h00F0;
defparam \execute|alu|Result[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N5
dffeas \ex_mem|ALU_ResultM[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[3]~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[3] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N3
dffeas \mem_wb|ALU_ResultW[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [3]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[3] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneiv_lcell_comb \decode|control|Main_Decoder|Equal0~0 (
// Equation(s):
// \decode|control|Main_Decoder|Equal0~0_combout  = (\if_id|InstrD [0] & (!\if_id|InstrD [5] & !\if_id|InstrD [4]))

	.dataa(gnd),
	.datab(\if_id|InstrD [0]),
	.datac(\if_id|InstrD [5]),
	.datad(\if_id|InstrD [4]),
	.cin(gnd),
	.combout(\decode|control|Main_Decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|control|Main_Decoder|Equal0~0 .lut_mask = 16'h000C;
defparam \decode|control|Main_Decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N19
dffeas \id_ex|ResultSrcE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|control|Main_Decoder|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|ResultSrcE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|ResultSrcE .is_wysiwyg = "true";
defparam \id_ex|ResultSrcE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y25_N21
dffeas \ex_mem|ResultSrcM (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\id_ex|ResultSrcE~q ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ResultSrcM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ResultSrcM .is_wysiwyg = "true";
defparam \ex_mem|ResultSrcM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N28
cycloneiv_lcell_comb \mem_wb|ResultSrcW~feeder (
// Equation(s):
// \mem_wb|ResultSrcW~feeder_combout  = \ex_mem|ResultSrcM~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|ResultSrcM~q ),
	.cin(gnd),
	.combout(\mem_wb|ResultSrcW~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb|ResultSrcW~feeder .lut_mask = 16'hFF00;
defparam \mem_wb|ResultSrcW~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y25_N29
dffeas \mem_wb|ResultSrcW (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_wb|ResultSrcW~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ResultSrcW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ResultSrcW .is_wysiwyg = "true";
defparam \mem_wb|ResultSrcW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N2
cycloneiv_lcell_comb \writeback|result_mux|c[3]~3 (
// Equation(s):
// \writeback|result_mux|c[3]~3_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [3])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [3])))

	.dataa(\mem_wb|ReadDataW [3]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [3]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[3]~3 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneiv_lcell_comb \decode|control|Main_Decoder|ALUSrc~0 (
// Equation(s):
// \decode|control|Main_Decoder|ALUSrc~0_combout  = (\if_id|InstrD [0] & ((!\if_id|InstrD [4]) # (!\if_id|InstrD [5])))

	.dataa(gnd),
	.datab(\if_id|InstrD [0]),
	.datac(\if_id|InstrD [5]),
	.datad(\if_id|InstrD [4]),
	.cin(gnd),
	.combout(\decode|control|Main_Decoder|ALUSrc~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode|control|Main_Decoder|ALUSrc~0 .lut_mask = 16'h0CCC;
defparam \decode|control|Main_Decoder|ALUSrc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N25
dffeas \id_ex|ALUSrcE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|control|Main_Decoder|ALUSrc~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|ALUSrcE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|ALUSrcE .is_wysiwyg = "true";
defparam \id_ex|ALUSrcE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneiv_lcell_comb \decode|extension|Imm_Ext[4]~4 (
// Equation(s):
// \decode|extension|Imm_Ext[4]~4_combout  = (\decode|control|Main_Decoder|Equal3~0_combout  & ((\if_id|InstrD [11]))) # (!\decode|control|Main_Decoder|Equal3~0_combout  & (\if_id|InstrD [24]))

	.dataa(gnd),
	.datab(\if_id|InstrD [24]),
	.datac(\decode|control|Main_Decoder|Equal3~0_combout ),
	.datad(\if_id|InstrD [11]),
	.cin(gnd),
	.combout(\decode|extension|Imm_Ext[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode|extension|Imm_Ext[4]~4 .lut_mask = 16'hFC0C;
defparam \decode|extension|Imm_Ext[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N23
dffeas \id_ex|Imm_Ext_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|extension|Imm_Ext[4]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[4] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N4
cycloneiv_lcell_comb \execute|alu_src_mux|c[4]~4 (
// Equation(s):
// \execute|alu_src_mux|c[4]~4_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [4])) # (!\id_ex|ALUSrcE~q  & ((\ex_mem|ALU_ResultM [4])))

	.dataa(gnd),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\id_ex|Imm_Ext_E [4]),
	.datad(\ex_mem|ALU_ResultM [4]),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[4]~4 .lut_mask = 16'hF3C0;
defparam \execute|alu_src_mux|c[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \memory|dmem|mem_rtl_0_bypass[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N28
cycloneiv_lcell_comb \memory|dmem|always0~0 (
// Equation(s):
// \memory|dmem|always0~0_combout  = (\rst~input_o  & \ex_mem|MemWriteM~q )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\ex_mem|MemWriteM~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|always0~0 .lut_mask = 16'hA0A0;
defparam \memory|dmem|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cycloneiv_lcell_comb \execute|srcb_mux|d[0]~38 (
// Equation(s):
// \execute|srcb_mux|d[0]~38_combout  = (\execute|srcb_mux|d[0]~5_combout ) # (\execute|srcb_mux|d[0]~4_combout )

	.dataa(gnd),
	.datab(\execute|srcb_mux|d[0]~5_combout ),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[0]~4_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[0]~38 .lut_mask = 16'hFFCC;
defparam \execute|srcb_mux|d[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N27
dffeas \ex_mem|WriteDataM[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[0]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[0] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[22]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \decode|rf|Register_rtl_0_bypass[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[7]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[7]~feeder_combout  = \mem_wb|RD_W [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [3]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N3
dffeas \decode|rf|Register_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N9
dffeas \decode|rf|Register_rtl_0_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[5]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[5]~feeder_combout  = \mem_wb|RD_W [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [2]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N1
dffeas \decode|rf|Register_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneiv_lcell_comb \decode|rf|Register~67 (
// Equation(s):
// \decode|rf|Register~67_combout  = (\decode|rf|Register_rtl_0_bypass [6] & (\decode|rf|Register_rtl_0_bypass [5] & (\decode|rf|Register_rtl_0_bypass [7] $ (!\decode|rf|Register_rtl_0_bypass [8])))) # (!\decode|rf|Register_rtl_0_bypass [6] & 
// (!\decode|rf|Register_rtl_0_bypass [5] & (\decode|rf|Register_rtl_0_bypass [7] $ (!\decode|rf|Register_rtl_0_bypass [8]))))

	.dataa(\decode|rf|Register_rtl_0_bypass [6]),
	.datab(\decode|rf|Register_rtl_0_bypass [7]),
	.datac(\decode|rf|Register_rtl_0_bypass [8]),
	.datad(\decode|rf|Register_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\decode|rf|Register~67_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~67 .lut_mask = 16'h8241;
defparam \decode|rf|Register~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \decode|rf|Register_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb|RD_W [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \decode|rf|Register_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cycloneiv_lcell_comb \decode|rf|Register~68 (
// Equation(s):
// \decode|rf|Register~68_combout  = (\decode|rf|Register_rtl_0_bypass [0] & (\decode|rf|Register_rtl_0_bypass [9] $ (!\decode|rf|Register_rtl_0_bypass [10])))

	.dataa(\decode|rf|Register_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [9]),
	.datad(\decode|rf|Register_rtl_0_bypass [10]),
	.cin(gnd),
	.combout(\decode|rf|Register~68_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~68 .lut_mask = 16'hA00A;
defparam \decode|rf|Register~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \decode|rf|Register_rtl_0_bypass[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N23
dffeas \decode|rf|Register_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_wb|RD_W [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N17
dffeas \decode|rf|Register_rtl_0_bypass[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneiv_lcell_comb \decode|rf|Register~66 (
// Equation(s):
// \decode|rf|Register~66_combout  = (\decode|rf|Register_rtl_0_bypass [3] & (\decode|rf|Register_rtl_0_bypass [4] & (\decode|rf|Register_rtl_0_bypass [1] $ (!\decode|rf|Register_rtl_0_bypass [2])))) # (!\decode|rf|Register_rtl_0_bypass [3] & 
// (!\decode|rf|Register_rtl_0_bypass [4] & (\decode|rf|Register_rtl_0_bypass [1] $ (!\decode|rf|Register_rtl_0_bypass [2]))))

	.dataa(\decode|rf|Register_rtl_0_bypass [3]),
	.datab(\decode|rf|Register_rtl_0_bypass [4]),
	.datac(\decode|rf|Register_rtl_0_bypass [1]),
	.datad(\decode|rf|Register_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\decode|rf|Register~66_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~66 .lut_mask = 16'h9009;
defparam \decode|rf|Register~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register~71 (
// Equation(s):
// \decode|rf|Register~71_combout  = (\decode|rf|Register~0_q  & (((!\decode|rf|Register~66_combout ) # (!\decode|rf|Register~68_combout )) # (!\decode|rf|Register~67_combout )))

	.dataa(\decode|rf|Register~0_q ),
	.datab(\decode|rf|Register~67_combout ),
	.datac(\decode|rf|Register~68_combout ),
	.datad(\decode|rf|Register~66_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~71_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~71 .lut_mask = 16'h2AAA;
defparam \decode|rf|Register~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N4
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N5
dffeas \memory|dmem|mem_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \decode|rf|Register_rtl_0_bypass[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[26]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \decode|rf|Register_rtl_0_bypass[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register~104 (
// Equation(s):
// \decode|rf|Register~104_combout  = (\decode|rf|Register_rtl_0_bypass [25] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [26])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [25]),
	.datad(\decode|rf|Register_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\decode|rf|Register~104_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~104 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N5
dffeas \decode|rf|Register_rtl_0_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[28]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N7
dffeas \decode|rf|Register_rtl_0_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register~108 (
// Equation(s):
// \decode|rf|Register~108_combout  = (\decode|rf|Register_rtl_0_bypass [27] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [28])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [27]),
	.datad(\decode|rf|Register_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\decode|rf|Register~108_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~108 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N23
dffeas \memory|dmem|mem_rtl_0_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[11]~47 (
// Equation(s):
// \execute|srcb_mux|d[11]~47_combout  = (\execute|srcb_mux|d[11]~17_combout ) # ((\ex_mem|ALU_ResultM [11] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [11]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[11]~17_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[11]~47_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[11]~47 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[11]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N25
dffeas \ex_mem|WriteDataM[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[11]~47_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[11] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[43]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[43]~feeder_combout  = \ex_mem|WriteDataM [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|WriteDataM [11]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[43]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N9
dffeas \memory|dmem|mem_rtl_0_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N15
dffeas \memory|dmem|mem~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~12 .is_wysiwyg = "true";
defparam \memory|dmem|mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N4
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[36]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N5
dffeas \decode|rf|Register_rtl_0_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N27
dffeas \mem_wb|ALU_ResultW[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [12]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[12] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y25_N25
dffeas \memory|dmem|mem_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \memory|dmem|mem~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~13 .is_wysiwyg = "true";
defparam \memory|dmem|mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \memory|dmem|mem_rtl_0_bypass[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N19
dffeas \memory|dmem|mem~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~14 .is_wysiwyg = "true";
defparam \memory|dmem|mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N10
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N11
dffeas \memory|dmem|mem_rtl_0_bypass[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N3
dffeas \memory|dmem|mem~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~15 .is_wysiwyg = "true";
defparam \memory|dmem|mem~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y24_N1
dffeas \mem_wb|ALU_ResultW[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [15]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[15] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N0
cycloneiv_lcell_comb \writeback|result_mux|c[15]~15 (
// Equation(s):
// \writeback|result_mux|c[15]~15_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [15])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [15])))

	.dataa(\mem_wb|ReadDataW [15]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [15]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[15]~15 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N28
cycloneiv_lcell_comb \execute|srca_mux|d[15]~56 (
// Equation(s):
// \execute|srca_mux|d[15]~56_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[15]~15_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [15]))))

	.dataa(\id_ex|RD1_E [15]),
	.datab(\writeback|result_mux|c[15]~15_combout ),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[15]~56 .lut_mask = 16'h0C0A;
defparam \execute|srca_mux|d[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N20
cycloneiv_lcell_comb \execute|srca_mux|d[15]~57 (
// Equation(s):
// \execute|srca_mux|d[15]~57_combout  = (\execute|srca_mux|d[15]~56_combout ) # ((\ex_mem|ALU_ResultM [15] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [15]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[15]~56_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[15]~57_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[15]~57 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[15]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[44]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N5
dffeas \decode|rf|Register_rtl_1_bypass[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N3
dffeas \decode|rf|Register_rtl_1_bypass[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[7]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[7]~feeder_combout  = \mem_wb|RD_W [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [3]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_1_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N19
dffeas \decode|rf|Register_rtl_1_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \decode|rf|Register_rtl_1_bypass[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD~4_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[5]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[5]~feeder_combout  = \mem_wb|RD_W [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_wb|RD_W [2]),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y26_N13
dffeas \decode|rf|Register_rtl_1_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register~74 (
// Equation(s):
// \decode|rf|Register~74_combout  = (\decode|rf|Register_rtl_1_bypass [6] & (\decode|rf|Register_rtl_1_bypass [5] & (\decode|rf|Register_rtl_1_bypass [7] $ (!\decode|rf|Register_rtl_1_bypass [8])))) # (!\decode|rf|Register_rtl_1_bypass [6] & 
// (!\decode|rf|Register_rtl_1_bypass [5] & (\decode|rf|Register_rtl_1_bypass [7] $ (!\decode|rf|Register_rtl_1_bypass [8]))))

	.dataa(\decode|rf|Register_rtl_1_bypass [6]),
	.datab(\decode|rf|Register_rtl_1_bypass [7]),
	.datac(\decode|rf|Register_rtl_1_bypass [8]),
	.datad(\decode|rf|Register_rtl_1_bypass [5]),
	.cin(gnd),
	.combout(\decode|rf|Register~74_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~74 .lut_mask = 16'h8241;
defparam \decode|rf|Register~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~76 (
// Equation(s):
// \decode|rf|Register~76_combout  = (\decode|rf|Register~75_combout  & (\decode|rf|Register~74_combout  & \decode|rf|Register~73_combout ))

	.dataa(\decode|rf|Register~75_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register~74_combout ),
	.datad(\decode|rf|Register~73_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~76_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~76 .lut_mask = 16'hA000;
defparam \decode|rf|Register~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N2
cycloneiv_lcell_comb \decode|rf|Register~186 (
// Equation(s):
// \decode|rf|Register~186_combout  = (\decode|rf|Register_rtl_1_bypass [43] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [44])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [44]),
	.datac(\decode|rf|Register_rtl_1_bypass [43]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~186_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~186 .lut_mask = 16'hF030;
defparam \decode|rf|Register~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[46]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N7
dffeas \decode|rf|Register_rtl_1_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[46] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneiv_lcell_comb \execute|srca_mux|d[18]~50 (
// Equation(s):
// \execute|srca_mux|d[18]~50_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[18]~18_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [18]))))

	.dataa(\id_ex|RD1_E [18]),
	.datab(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datac(\writeback|result_mux|c[18]~18_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[18]~50 .lut_mask = 16'h00E2;
defparam \execute|srca_mux|d[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N20
cycloneiv_lcell_comb \execute|srca_mux|d[18]~51 (
// Equation(s):
// \execute|srca_mux|d[18]~51_combout  = (\execute|srca_mux|d[18]~50_combout ) # ((\ex_mem|ALU_ResultM [18] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [18]),
	.datac(\execute|srca_mux|d[18]~50_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[18]~51 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[46]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N3
dffeas \decode|rf|Register_rtl_0_bypass[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y26_N9
dffeas \decode|rf|Register_rtl_0_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~69 (
// Equation(s):
// \decode|rf|Register~69_combout  = (\decode|rf|Register~67_combout  & (\decode|rf|Register~68_combout  & \decode|rf|Register~66_combout ))

	.dataa(gnd),
	.datab(\decode|rf|Register~67_combout ),
	.datac(\decode|rf|Register~68_combout ),
	.datad(\decode|rf|Register~66_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~69_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~69 .lut_mask = 16'hC000;
defparam \decode|rf|Register~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N8
cycloneiv_lcell_comb \decode|rf|Register~180 (
// Equation(s):
// \decode|rf|Register~180_combout  = (\decode|rf|Register_rtl_0_bypass [45] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [46])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [46]),
	.datac(\decode|rf|Register_rtl_0_bypass [45]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~180_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~180 .lut_mask = 16'hF030;
defparam \decode|rf|Register~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneiv_lcell_comb \execute|srcb_mux|d[19]~30 (
// Equation(s):
// \execute|srcb_mux|d[19]~30_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[19]~19_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [19]))))

	.dataa(\id_ex|RD2_E [19]),
	.datab(\writeback|result_mux|c[19]~19_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[19]~30 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N24
cycloneiv_lcell_comb \execute|alu_src_mux|c[19]~25 (
// Equation(s):
// \execute|alu_src_mux|c[19]~25_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[19]~30_combout ) # ((\ex_mem|ALU_ResultM [19] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [19]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[19]~30_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[19]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[19]~25 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[19]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N4
cycloneiv_lcell_comb \execute|alu|Add0~44 (
// Equation(s):
// \execute|alu|Add0~44_combout  = ((\execute|alu_src_mux|c[18]~26_combout  $ (\execute|srca_mux|d[18]~51_combout  $ (!\execute|alu|Add0~42 )))) # (GND)
// \execute|alu|Add0~45  = CARRY((\execute|alu_src_mux|c[18]~26_combout  & ((\execute|srca_mux|d[18]~51_combout ) # (!\execute|alu|Add0~42 ))) # (!\execute|alu_src_mux|c[18]~26_combout  & (\execute|srca_mux|d[18]~51_combout  & !\execute|alu|Add0~42 )))

	.dataa(\execute|alu_src_mux|c[18]~26_combout ),
	.datab(\execute|srca_mux|d[18]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~42 ),
	.combout(\execute|alu|Add0~44_combout ),
	.cout(\execute|alu|Add0~45 ));
// synopsys translate_off
defparam \execute|alu|Add0~44 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N6
cycloneiv_lcell_comb \execute|alu|Add0~47 (
// Equation(s):
// \execute|alu|Add0~47_combout  = (\execute|srca_mux|d[19]~49_combout  & ((\execute|alu_src_mux|c[19]~25_combout  & (\execute|alu|Add0~45  & VCC)) # (!\execute|alu_src_mux|c[19]~25_combout  & (!\execute|alu|Add0~45 )))) # 
// (!\execute|srca_mux|d[19]~49_combout  & ((\execute|alu_src_mux|c[19]~25_combout  & (!\execute|alu|Add0~45 )) # (!\execute|alu_src_mux|c[19]~25_combout  & ((\execute|alu|Add0~45 ) # (GND)))))
// \execute|alu|Add0~48  = CARRY((\execute|srca_mux|d[19]~49_combout  & (!\execute|alu_src_mux|c[19]~25_combout  & !\execute|alu|Add0~45 )) # (!\execute|srca_mux|d[19]~49_combout  & ((!\execute|alu|Add0~45 ) # (!\execute|alu_src_mux|c[19]~25_combout ))))

	.dataa(\execute|srca_mux|d[19]~49_combout ),
	.datab(\execute|alu_src_mux|c[19]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~45 ),
	.combout(\execute|alu|Add0~47_combout ),
	.cout(\execute|alu|Add0~48 ));
// synopsys translate_off
defparam \execute|alu|Add0~47 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneiv_lcell_comb \execute|alu|Add0~49 (
// Equation(s):
// \execute|alu|Add0~49_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~38_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~47_combout )))

	.dataa(\execute|alu|Add1~38_combout ),
	.datab(gnd),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add0~47_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~49 .lut_mask = 16'hAFA0;
defparam \execute|alu|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N17
dffeas \ex_mem|ALU_ResultM[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~49_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[19] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y23_N9
dffeas \mem_wb|ALU_ResultW[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [19]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[19] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N4
cycloneiv_lcell_comb \execute|srcb_mux|d[19]~55 (
// Equation(s):
// \execute|srcb_mux|d[19]~55_combout  = (\execute|srcb_mux|d[19]~30_combout ) # ((\ex_mem|ALU_ResultM [19] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [19]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[19]~30_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[19]~55 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N5
dffeas \ex_mem|WriteDataM[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[19]~55_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[19] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N15
dffeas \memory|dmem|mem_rtl_0_bypass[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N1
dffeas \memory|dmem|mem~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~20 .is_wysiwyg = "true";
defparam \memory|dmem|mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N6
cycloneiv_lcell_comb \execute|srcb_mux|d[18]~31 (
// Equation(s):
// \execute|srcb_mux|d[18]~31_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[18]~18_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [18]))))

	.dataa(\id_ex|RD2_E [18]),
	.datab(\writeback|result_mux|c[18]~18_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[18]~31 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N14
cycloneiv_lcell_comb \execute|srcb_mux|d[18]~54 (
// Equation(s):
// \execute|srcb_mux|d[18]~54_combout  = (\execute|srcb_mux|d[18]~31_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [18]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [18]),
	.datad(\execute|srcb_mux|d[18]~31_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[18]~54_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[18]~54 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[18]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N15
dffeas \ex_mem|WriteDataM[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[18]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[18] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N9
dffeas \mem_wb|ALU_ResultW[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [20]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[20] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N21
dffeas \memory|dmem|mem_rtl_0_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N3
dffeas \memory|dmem|mem~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~21 .is_wysiwyg = "true";
defparam \memory|dmem|mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneiv_lcell_comb \memory|dmem|mem~80 (
// Equation(s):
// \memory|dmem|mem~80_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a20 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~21_q )))

	.dataa(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\memory|dmem|mem~21_q ),
	.datad(\memory|dmem|mem~0_q ),
	.cin(gnd),
	.combout(\memory|dmem|mem~80_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~80 .lut_mask = 16'hAAF0;
defparam \memory|dmem|mem~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N26
cycloneiv_lcell_comb \memory|dmem|mem~81 (
// Equation(s):
// \memory|dmem|mem~81_combout  = (\memory|dmem|mem_rtl_0_bypass [62] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [61])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~80_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [62] & 
// (\memory|dmem|mem_rtl_0_bypass [61]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [62]),
	.datab(\memory|dmem|mem_rtl_0_bypass [61]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~80_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~81_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~81 .lut_mask = 16'hCEC4;
defparam \memory|dmem|mem~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N27
dffeas \mem_wb|ReadDataW[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~81_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[20] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N8
cycloneiv_lcell_comb \writeback|result_mux|c[20]~20 (
// Equation(s):
// \writeback|result_mux|c[20]~20_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [20]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [20]))

	.dataa(gnd),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [20]),
	.datad(\mem_wb|ReadDataW [20]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[20]~20 .lut_mask = 16'hFC30;
defparam \writeback|result_mux|c[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[20]~29 (
// Equation(s):
// \execute|srcb_mux|d[20]~29_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[20]~20_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [20]))))

	.dataa(\id_ex|RD2_E [20]),
	.datab(\writeback|result_mux|c[20]~20_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[20]~29 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N22
cycloneiv_lcell_comb \execute|alu_src_mux|c[20]~24 (
// Equation(s):
// \execute|alu_src_mux|c[20]~24_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[20]~29_combout ) # ((\ex_mem|ALU_ResultM [20] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [20]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[20]~29_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[20]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[20]~24 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[20]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneiv_lcell_comb \execute|srca_mux|d[19]~48 (
// Equation(s):
// \execute|srca_mux|d[19]~48_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[19]~19_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [19]))))

	.dataa(\id_ex|RD1_E [19]),
	.datab(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datac(\writeback|result_mux|c[19]~19_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[19]~48 .lut_mask = 16'h00E2;
defparam \execute|srca_mux|d[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N12
cycloneiv_lcell_comb \execute|srca_mux|d[19]~49 (
// Equation(s):
// \execute|srca_mux|d[19]~49_combout  = (\execute|srca_mux|d[19]~48_combout ) # ((\ex_mem|ALU_ResultM [19] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [19]),
	.datac(\execute|srca_mux|d[19]~48_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[19]~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[19]~49 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[19]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[15]~34 (
// Equation(s):
// \execute|srcb_mux|d[15]~34_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[15]~15_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [15]))))

	.dataa(\id_ex|RD2_E [15]),
	.datab(\writeback|result_mux|c[15]~15_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[15]~34 .lut_mask = 16'h00CA;
defparam \execute|srcb_mux|d[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N14
cycloneiv_lcell_comb \execute|alu_src_mux|c[15]~29 (
// Equation(s):
// \execute|alu_src_mux|c[15]~29_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[15]~34_combout ) # ((\ex_mem|ALU_ResultM [15] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [15]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[15]~34_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[15]~29 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N26
cycloneiv_lcell_comb \execute|alu_src_mux|c[14]~30 (
// Equation(s):
// \execute|alu_src_mux|c[14]~30_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[14]~35_combout ) # ((\ex_mem|ALU_ResultM [14] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\ex_mem|ALU_ResultM [14]),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[14]~35_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[14]~30 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N8
cycloneiv_lcell_comb \execute|alu|Add0~8 (
// Equation(s):
// \execute|alu|Add0~8_combout  = ((\execute|srca_mux|d[4]~9_combout  $ (\execute|alu_src_mux|c[4]~5_combout  $ (!\execute|alu|Add0~7 )))) # (GND)
// \execute|alu|Add0~9  = CARRY((\execute|srca_mux|d[4]~9_combout  & ((\execute|alu_src_mux|c[4]~5_combout ) # (!\execute|alu|Add0~7 ))) # (!\execute|srca_mux|d[4]~9_combout  & (\execute|alu_src_mux|c[4]~5_combout  & !\execute|alu|Add0~7 )))

	.dataa(\execute|srca_mux|d[4]~9_combout ),
	.datab(\execute|alu_src_mux|c[4]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~7 ),
	.combout(\execute|alu|Add0~8_combout ),
	.cout(\execute|alu|Add0~9 ));
// synopsys translate_off
defparam \execute|alu|Add0~8 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N10
cycloneiv_lcell_comb \execute|alu|Add0~10 (
// Equation(s):
// \execute|alu|Add0~10_combout  = (\execute|alu_src_mux|c[5]~6_combout  & ((\execute|srca_mux|d[5]~11_combout  & (\execute|alu|Add0~9  & VCC)) # (!\execute|srca_mux|d[5]~11_combout  & (!\execute|alu|Add0~9 )))) # (!\execute|alu_src_mux|c[5]~6_combout  & 
// ((\execute|srca_mux|d[5]~11_combout  & (!\execute|alu|Add0~9 )) # (!\execute|srca_mux|d[5]~11_combout  & ((\execute|alu|Add0~9 ) # (GND)))))
// \execute|alu|Add0~11  = CARRY((\execute|alu_src_mux|c[5]~6_combout  & (!\execute|srca_mux|d[5]~11_combout  & !\execute|alu|Add0~9 )) # (!\execute|alu_src_mux|c[5]~6_combout  & ((!\execute|alu|Add0~9 ) # (!\execute|srca_mux|d[5]~11_combout ))))

	.dataa(\execute|alu_src_mux|c[5]~6_combout ),
	.datab(\execute|srca_mux|d[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~9 ),
	.combout(\execute|alu|Add0~10_combout ),
	.cout(\execute|alu|Add0~11 ));
// synopsys translate_off
defparam \execute|alu|Add0~10 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N12
cycloneiv_lcell_comb \execute|alu|Add0~12 (
// Equation(s):
// \execute|alu|Add0~12_combout  = ((\execute|alu_src_mux|c[6]~7_combout  $ (\execute|srca_mux|d[6]~13_combout  $ (!\execute|alu|Add0~11 )))) # (GND)
// \execute|alu|Add0~13  = CARRY((\execute|alu_src_mux|c[6]~7_combout  & ((\execute|srca_mux|d[6]~13_combout ) # (!\execute|alu|Add0~11 ))) # (!\execute|alu_src_mux|c[6]~7_combout  & (\execute|srca_mux|d[6]~13_combout  & !\execute|alu|Add0~11 )))

	.dataa(\execute|alu_src_mux|c[6]~7_combout ),
	.datab(\execute|srca_mux|d[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~11 ),
	.combout(\execute|alu|Add0~12_combout ),
	.cout(\execute|alu|Add0~13 ));
// synopsys translate_off
defparam \execute|alu|Add0~12 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N14
cycloneiv_lcell_comb \execute|alu|Add0~14 (
// Equation(s):
// \execute|alu|Add0~14_combout  = (\execute|alu_src_mux|c[7]~8_combout  & ((\execute|srca_mux|d[7]~15_combout  & (\execute|alu|Add0~13  & VCC)) # (!\execute|srca_mux|d[7]~15_combout  & (!\execute|alu|Add0~13 )))) # (!\execute|alu_src_mux|c[7]~8_combout  & 
// ((\execute|srca_mux|d[7]~15_combout  & (!\execute|alu|Add0~13 )) # (!\execute|srca_mux|d[7]~15_combout  & ((\execute|alu|Add0~13 ) # (GND)))))
// \execute|alu|Add0~15  = CARRY((\execute|alu_src_mux|c[7]~8_combout  & (!\execute|srca_mux|d[7]~15_combout  & !\execute|alu|Add0~13 )) # (!\execute|alu_src_mux|c[7]~8_combout  & ((!\execute|alu|Add0~13 ) # (!\execute|srca_mux|d[7]~15_combout ))))

	.dataa(\execute|alu_src_mux|c[7]~8_combout ),
	.datab(\execute|srca_mux|d[7]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~13 ),
	.combout(\execute|alu|Add0~14_combout ),
	.cout(\execute|alu|Add0~15 ));
// synopsys translate_off
defparam \execute|alu|Add0~14 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N16
cycloneiv_lcell_comb \execute|alu|Add0~16 (
// Equation(s):
// \execute|alu|Add0~16_combout  = ((\execute|alu_src_mux|c[8]~9_combout  $ (\execute|srca_mux|d[8]~17_combout  $ (!\execute|alu|Add0~15 )))) # (GND)
// \execute|alu|Add0~17  = CARRY((\execute|alu_src_mux|c[8]~9_combout  & ((\execute|srca_mux|d[8]~17_combout ) # (!\execute|alu|Add0~15 ))) # (!\execute|alu_src_mux|c[8]~9_combout  & (\execute|srca_mux|d[8]~17_combout  & !\execute|alu|Add0~15 )))

	.dataa(\execute|alu_src_mux|c[8]~9_combout ),
	.datab(\execute|srca_mux|d[8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~15 ),
	.combout(\execute|alu|Add0~16_combout ),
	.cout(\execute|alu|Add0~17 ));
// synopsys translate_off
defparam \execute|alu|Add0~16 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N18
cycloneiv_lcell_comb \execute|alu|Add0~18 (
// Equation(s):
// \execute|alu|Add0~18_combout  = (\execute|alu_src_mux|c[9]~10_combout  & ((\execute|srca_mux|d[9]~19_combout  & (\execute|alu|Add0~17  & VCC)) # (!\execute|srca_mux|d[9]~19_combout  & (!\execute|alu|Add0~17 )))) # (!\execute|alu_src_mux|c[9]~10_combout  & 
// ((\execute|srca_mux|d[9]~19_combout  & (!\execute|alu|Add0~17 )) # (!\execute|srca_mux|d[9]~19_combout  & ((\execute|alu|Add0~17 ) # (GND)))))
// \execute|alu|Add0~19  = CARRY((\execute|alu_src_mux|c[9]~10_combout  & (!\execute|srca_mux|d[9]~19_combout  & !\execute|alu|Add0~17 )) # (!\execute|alu_src_mux|c[9]~10_combout  & ((!\execute|alu|Add0~17 ) # (!\execute|srca_mux|d[9]~19_combout ))))

	.dataa(\execute|alu_src_mux|c[9]~10_combout ),
	.datab(\execute|srca_mux|d[9]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~17 ),
	.combout(\execute|alu|Add0~18_combout ),
	.cout(\execute|alu|Add0~19 ));
// synopsys translate_off
defparam \execute|alu|Add0~18 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N20
cycloneiv_lcell_comb \execute|alu|Add0~20 (
// Equation(s):
// \execute|alu|Add0~20_combout  = ((\execute|alu_src_mux|c[10]~11_combout  $ (\execute|srca_mux|d[10]~21_combout  $ (!\execute|alu|Add0~19 )))) # (GND)
// \execute|alu|Add0~21  = CARRY((\execute|alu_src_mux|c[10]~11_combout  & ((\execute|srca_mux|d[10]~21_combout ) # (!\execute|alu|Add0~19 ))) # (!\execute|alu_src_mux|c[10]~11_combout  & (\execute|srca_mux|d[10]~21_combout  & !\execute|alu|Add0~19 )))

	.dataa(\execute|alu_src_mux|c[10]~11_combout ),
	.datab(\execute|srca_mux|d[10]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~19 ),
	.combout(\execute|alu|Add0~20_combout ),
	.cout(\execute|alu|Add0~21 ));
// synopsys translate_off
defparam \execute|alu|Add0~20 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N22
cycloneiv_lcell_comb \execute|alu|Add0~22 (
// Equation(s):
// \execute|alu|Add0~22_combout  = (\execute|srca_mux|d[11]~23_combout  & ((\execute|alu_src_mux|c[11]~12_combout  & (\execute|alu|Add0~21  & VCC)) # (!\execute|alu_src_mux|c[11]~12_combout  & (!\execute|alu|Add0~21 )))) # 
// (!\execute|srca_mux|d[11]~23_combout  & ((\execute|alu_src_mux|c[11]~12_combout  & (!\execute|alu|Add0~21 )) # (!\execute|alu_src_mux|c[11]~12_combout  & ((\execute|alu|Add0~21 ) # (GND)))))
// \execute|alu|Add0~23  = CARRY((\execute|srca_mux|d[11]~23_combout  & (!\execute|alu_src_mux|c[11]~12_combout  & !\execute|alu|Add0~21 )) # (!\execute|srca_mux|d[11]~23_combout  & ((!\execute|alu|Add0~21 ) # (!\execute|alu_src_mux|c[11]~12_combout ))))

	.dataa(\execute|srca_mux|d[11]~23_combout ),
	.datab(\execute|alu_src_mux|c[11]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~21 ),
	.combout(\execute|alu|Add0~22_combout ),
	.cout(\execute|alu|Add0~23 ));
// synopsys translate_off
defparam \execute|alu|Add0~22 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N24
cycloneiv_lcell_comb \execute|alu|Add0~26 (
// Equation(s):
// \execute|alu|Add0~26_combout  = ((\execute|alu_src_mux|c[12]~32_combout  $ (\execute|srca_mux|d[12]~63_combout  $ (!\execute|alu|Add0~23 )))) # (GND)
// \execute|alu|Add0~27  = CARRY((\execute|alu_src_mux|c[12]~32_combout  & ((\execute|srca_mux|d[12]~63_combout ) # (!\execute|alu|Add0~23 ))) # (!\execute|alu_src_mux|c[12]~32_combout  & (\execute|srca_mux|d[12]~63_combout  & !\execute|alu|Add0~23 )))

	.dataa(\execute|alu_src_mux|c[12]~32_combout ),
	.datab(\execute|srca_mux|d[12]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~23 ),
	.combout(\execute|alu|Add0~26_combout ),
	.cout(\execute|alu|Add0~27 ));
// synopsys translate_off
defparam \execute|alu|Add0~26 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N26
cycloneiv_lcell_comb \execute|alu|Add0~29 (
// Equation(s):
// \execute|alu|Add0~29_combout  = (\execute|srca_mux|d[13]~61_combout  & ((\execute|alu_src_mux|c[13]~31_combout  & (\execute|alu|Add0~27  & VCC)) # (!\execute|alu_src_mux|c[13]~31_combout  & (!\execute|alu|Add0~27 )))) # 
// (!\execute|srca_mux|d[13]~61_combout  & ((\execute|alu_src_mux|c[13]~31_combout  & (!\execute|alu|Add0~27 )) # (!\execute|alu_src_mux|c[13]~31_combout  & ((\execute|alu|Add0~27 ) # (GND)))))
// \execute|alu|Add0~30  = CARRY((\execute|srca_mux|d[13]~61_combout  & (!\execute|alu_src_mux|c[13]~31_combout  & !\execute|alu|Add0~27 )) # (!\execute|srca_mux|d[13]~61_combout  & ((!\execute|alu|Add0~27 ) # (!\execute|alu_src_mux|c[13]~31_combout ))))

	.dataa(\execute|srca_mux|d[13]~61_combout ),
	.datab(\execute|alu_src_mux|c[13]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~27 ),
	.combout(\execute|alu|Add0~29_combout ),
	.cout(\execute|alu|Add0~30 ));
// synopsys translate_off
defparam \execute|alu|Add0~29 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[34]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N21
dffeas \decode|rf|Register_rtl_0_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N27
dffeas \decode|rf|Register_rtl_0_bypass[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneiv_lcell_comb \decode|rf|Register~120 (
// Equation(s):
// \decode|rf|Register~120_combout  = (\decode|rf|Register_rtl_0_bypass [33] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [34])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [34]),
	.datac(\decode|rf|Register_rtl_0_bypass [33]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~120_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~120 .lut_mask = 16'hF030;
defparam \decode|rf|Register~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N2
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N3
dffeas \memory|dmem|mem_rtl_0_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N24
cycloneiv_lcell_comb \execute|srca_mux|d[21]~44 (
// Equation(s):
// \execute|srca_mux|d[21]~44_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[21]~21_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [21]))))

	.dataa(\id_ex|RD1_E [21]),
	.datab(\writeback|result_mux|c[21]~21_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[21]~44 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N30
cycloneiv_lcell_comb \execute|srca_mux|d[21]~45 (
// Equation(s):
// \execute|srca_mux|d[21]~45_combout  = (\execute|srca_mux|d[21]~44_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [21]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [21]),
	.datad(\execute|srca_mux|d[21]~44_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[21]~45 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N8
cycloneiv_lcell_comb \execute|alu|Add0~50 (
// Equation(s):
// \execute|alu|Add0~50_combout  = ((\execute|srca_mux|d[20]~47_combout  $ (\execute|alu_src_mux|c[20]~24_combout  $ (!\execute|alu|Add0~48 )))) # (GND)
// \execute|alu|Add0~51  = CARRY((\execute|srca_mux|d[20]~47_combout  & ((\execute|alu_src_mux|c[20]~24_combout ) # (!\execute|alu|Add0~48 ))) # (!\execute|srca_mux|d[20]~47_combout  & (\execute|alu_src_mux|c[20]~24_combout  & !\execute|alu|Add0~48 )))

	.dataa(\execute|srca_mux|d[20]~47_combout ),
	.datab(\execute|alu_src_mux|c[20]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~48 ),
	.combout(\execute|alu|Add0~50_combout ),
	.cout(\execute|alu|Add0~51 ));
// synopsys translate_off
defparam \execute|alu|Add0~50 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N10
cycloneiv_lcell_comb \execute|alu|Add0~53 (
// Equation(s):
// \execute|alu|Add0~53_combout  = (\execute|alu_src_mux|c[21]~23_combout  & ((\execute|srca_mux|d[21]~45_combout  & (\execute|alu|Add0~51  & VCC)) # (!\execute|srca_mux|d[21]~45_combout  & (!\execute|alu|Add0~51 )))) # 
// (!\execute|alu_src_mux|c[21]~23_combout  & ((\execute|srca_mux|d[21]~45_combout  & (!\execute|alu|Add0~51 )) # (!\execute|srca_mux|d[21]~45_combout  & ((\execute|alu|Add0~51 ) # (GND)))))
// \execute|alu|Add0~54  = CARRY((\execute|alu_src_mux|c[21]~23_combout  & (!\execute|srca_mux|d[21]~45_combout  & !\execute|alu|Add0~51 )) # (!\execute|alu_src_mux|c[21]~23_combout  & ((!\execute|alu|Add0~51 ) # (!\execute|srca_mux|d[21]~45_combout ))))

	.dataa(\execute|alu_src_mux|c[21]~23_combout ),
	.datab(\execute|srca_mux|d[21]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~51 ),
	.combout(\execute|alu|Add0~53_combout ),
	.cout(\execute|alu|Add0~54 ));
// synopsys translate_off
defparam \execute|alu|Add0~53 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneiv_lcell_comb \execute|alu|Add1~40 (
// Equation(s):
// \execute|alu|Add1~40_combout  = ((\execute|srca_mux|d[20]~47_combout  $ (\execute|alu_src_mux|c[20]~24_combout  $ (\execute|alu|Add1~39 )))) # (GND)
// \execute|alu|Add1~41  = CARRY((\execute|srca_mux|d[20]~47_combout  & ((!\execute|alu|Add1~39 ) # (!\execute|alu_src_mux|c[20]~24_combout ))) # (!\execute|srca_mux|d[20]~47_combout  & (!\execute|alu_src_mux|c[20]~24_combout  & !\execute|alu|Add1~39 )))

	.dataa(\execute|srca_mux|d[20]~47_combout ),
	.datab(\execute|alu_src_mux|c[20]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~39 ),
	.combout(\execute|alu|Add1~40_combout ),
	.cout(\execute|alu|Add1~41 ));
// synopsys translate_off
defparam \execute|alu|Add1~40 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneiv_lcell_comb \execute|alu|Add1~42 (
// Equation(s):
// \execute|alu|Add1~42_combout  = (\execute|alu_src_mux|c[21]~23_combout  & ((\execute|srca_mux|d[21]~45_combout  & (!\execute|alu|Add1~41 )) # (!\execute|srca_mux|d[21]~45_combout  & ((\execute|alu|Add1~41 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[21]~23_combout  & ((\execute|srca_mux|d[21]~45_combout  & (\execute|alu|Add1~41  & VCC)) # (!\execute|srca_mux|d[21]~45_combout  & (!\execute|alu|Add1~41 ))))
// \execute|alu|Add1~43  = CARRY((\execute|alu_src_mux|c[21]~23_combout  & ((!\execute|alu|Add1~41 ) # (!\execute|srca_mux|d[21]~45_combout ))) # (!\execute|alu_src_mux|c[21]~23_combout  & (!\execute|srca_mux|d[21]~45_combout  & !\execute|alu|Add1~41 )))

	.dataa(\execute|alu_src_mux|c[21]~23_combout ),
	.datab(\execute|srca_mux|d[21]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~41 ),
	.combout(\execute|alu|Add1~42_combout ),
	.cout(\execute|alu|Add1~43 ));
// synopsys translate_off
defparam \execute|alu|Add1~42 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N14
cycloneiv_lcell_comb \execute|alu|Add0~55 (
// Equation(s):
// \execute|alu|Add0~55_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~42_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~53_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add0~53_combout ),
	.datad(\execute|alu|Add1~42_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~55 .lut_mask = 16'hFA50;
defparam \execute|alu|Add0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N15
dffeas \ex_mem|ALU_ResultM[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~55_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[21] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[21]~28 (
// Equation(s):
// \execute|srcb_mux|d[21]~28_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[21]~21_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [21]))))

	.dataa(\id_ex|RD2_E [21]),
	.datab(\writeback|result_mux|c[21]~21_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[21]~28 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[21]~57 (
// Equation(s):
// \execute|srcb_mux|d[21]~57_combout  = (\execute|srcb_mux|d[21]~28_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [21]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [21]),
	.datad(\execute|srcb_mux|d[21]~28_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[21]~57 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N25
dffeas \ex_mem|WriteDataM[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[21]~57_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[21] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N7
dffeas \memory|dmem|mem_rtl_0_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N29
dffeas \memory|dmem|mem~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~22 .is_wysiwyg = "true";
defparam \memory|dmem|mem~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N17
dffeas \mem_wb|ALU_ResultW[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [22]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[22] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N16
cycloneiv_lcell_comb \writeback|result_mux|c[22]~22 (
// Equation(s):
// \writeback|result_mux|c[22]~22_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [22])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [22])))

	.dataa(\mem_wb|ReadDataW [22]),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeback|result_mux|c[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[22]~22 .lut_mask = 16'hB8B8;
defparam \writeback|result_mux|c[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[23]~26 (
// Equation(s):
// \execute|srcb_mux|d[23]~26_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[23]~23_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [23]))))

	.dataa(\id_ex|RD2_E [23]),
	.datab(\writeback|result_mux|c[23]~23_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[23]~26 .lut_mask = 16'h00CA;
defparam \execute|srcb_mux|d[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N12
cycloneiv_lcell_comb \execute|alu_src_mux|c[23]~21 (
// Equation(s):
// \execute|alu_src_mux|c[23]~21_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[23]~26_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [23]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [23]),
	.datad(\execute|srcb_mux|d[23]~26_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[23]~21 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N12
cycloneiv_lcell_comb \execute|alu|Add0~56 (
// Equation(s):
// \execute|alu|Add0~56_combout  = ((\execute|srca_mux|d[22]~43_combout  $ (\execute|alu_src_mux|c[22]~22_combout  $ (!\execute|alu|Add0~54 )))) # (GND)
// \execute|alu|Add0~57  = CARRY((\execute|srca_mux|d[22]~43_combout  & ((\execute|alu_src_mux|c[22]~22_combout ) # (!\execute|alu|Add0~54 ))) # (!\execute|srca_mux|d[22]~43_combout  & (\execute|alu_src_mux|c[22]~22_combout  & !\execute|alu|Add0~54 )))

	.dataa(\execute|srca_mux|d[22]~43_combout ),
	.datab(\execute|alu_src_mux|c[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~54 ),
	.combout(\execute|alu|Add0~56_combout ),
	.cout(\execute|alu|Add0~57 ));
// synopsys translate_off
defparam \execute|alu|Add0~56 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N14
cycloneiv_lcell_comb \execute|alu|Add0~59 (
// Equation(s):
// \execute|alu|Add0~59_combout  = (\execute|srca_mux|d[23]~41_combout  & ((\execute|alu_src_mux|c[23]~21_combout  & (\execute|alu|Add0~57  & VCC)) # (!\execute|alu_src_mux|c[23]~21_combout  & (!\execute|alu|Add0~57 )))) # 
// (!\execute|srca_mux|d[23]~41_combout  & ((\execute|alu_src_mux|c[23]~21_combout  & (!\execute|alu|Add0~57 )) # (!\execute|alu_src_mux|c[23]~21_combout  & ((\execute|alu|Add0~57 ) # (GND)))))
// \execute|alu|Add0~60  = CARRY((\execute|srca_mux|d[23]~41_combout  & (!\execute|alu_src_mux|c[23]~21_combout  & !\execute|alu|Add0~57 )) # (!\execute|srca_mux|d[23]~41_combout  & ((!\execute|alu|Add0~57 ) # (!\execute|alu_src_mux|c[23]~21_combout ))))

	.dataa(\execute|srca_mux|d[23]~41_combout ),
	.datab(\execute|alu_src_mux|c[23]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~57 ),
	.combout(\execute|alu|Add0~59_combout ),
	.cout(\execute|alu|Add0~60 ));
// synopsys translate_off
defparam \execute|alu|Add0~59 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N20
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N21
dffeas \memory|dmem|mem_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[24]~25 (
// Equation(s):
// \execute|srcb_mux|d[24]~25_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[24]~24_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [24]))))

	.dataa(\id_ex|RD2_E [24]),
	.datab(\writeback|result_mux|c[24]~24_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[24]~25 .lut_mask = 16'h00CA;
defparam \execute|srcb_mux|d[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneiv_lcell_comb \execute|srcb_mux|d[24]~60 (
// Equation(s):
// \execute|srcb_mux|d[24]~60_combout  = (\execute|srcb_mux|d[24]~25_combout ) # ((\ex_mem|ALU_ResultM [24] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [24]),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[24]~25_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[24]~60 .lut_mask = 16'hFF88;
defparam \execute|srcb_mux|d[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \ex_mem|WriteDataM[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[24]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[24] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N27
dffeas \memory|dmem|mem_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N28
cycloneiv_lcell_comb \memory|dmem|mem~89 (
// Equation(s):
// \memory|dmem|mem~89_combout  = (\memory|dmem|mem_rtl_0_bypass [70] & ((\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [69]))) # (!\memory|dmem|mem~40_combout  & (\memory|dmem|mem~88_combout )))) # (!\memory|dmem|mem_rtl_0_bypass [70] & 
// (((\memory|dmem|mem_rtl_0_bypass [69]))))

	.dataa(\memory|dmem|mem~88_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [70]),
	.datac(\memory|dmem|mem_rtl_0_bypass [69]),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~89_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~89 .lut_mask = 16'hF0B8;
defparam \memory|dmem|mem~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N29
dffeas \mem_wb|ReadDataW[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~89_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[24] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneiv_lcell_comb \execute|srca_mux|d[24]~38 (
// Equation(s):
// \execute|srca_mux|d[24]~38_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[24]~24_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [24]))))

	.dataa(\id_ex|RD1_E [24]),
	.datab(\writeback|result_mux|c[24]~24_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[24]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[24]~38 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[24]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneiv_lcell_comb \execute|srca_mux|d[24]~39 (
// Equation(s):
// \execute|srca_mux|d[24]~39_combout  = (\execute|srca_mux|d[24]~38_combout ) # ((\ex_mem|ALU_ResultM [24] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [24]),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srca_mux|d[24]~38_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[24]~39 .lut_mask = 16'hFF88;
defparam \execute|srca_mux|d[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneiv_lcell_comb \execute|alu|Add1~44 (
// Equation(s):
// \execute|alu|Add1~44_combout  = ((\execute|srca_mux|d[22]~43_combout  $ (\execute|alu_src_mux|c[22]~22_combout  $ (\execute|alu|Add1~43 )))) # (GND)
// \execute|alu|Add1~45  = CARRY((\execute|srca_mux|d[22]~43_combout  & ((!\execute|alu|Add1~43 ) # (!\execute|alu_src_mux|c[22]~22_combout ))) # (!\execute|srca_mux|d[22]~43_combout  & (!\execute|alu_src_mux|c[22]~22_combout  & !\execute|alu|Add1~43 )))

	.dataa(\execute|srca_mux|d[22]~43_combout ),
	.datab(\execute|alu_src_mux|c[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~43 ),
	.combout(\execute|alu|Add1~44_combout ),
	.cout(\execute|alu|Add1~45 ));
// synopsys translate_off
defparam \execute|alu|Add1~44 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneiv_lcell_comb \execute|alu|Add1~46 (
// Equation(s):
// \execute|alu|Add1~46_combout  = (\execute|alu_src_mux|c[23]~21_combout  & ((\execute|srca_mux|d[23]~41_combout  & (!\execute|alu|Add1~45 )) # (!\execute|srca_mux|d[23]~41_combout  & ((\execute|alu|Add1~45 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[23]~21_combout  & ((\execute|srca_mux|d[23]~41_combout  & (\execute|alu|Add1~45  & VCC)) # (!\execute|srca_mux|d[23]~41_combout  & (!\execute|alu|Add1~45 ))))
// \execute|alu|Add1~47  = CARRY((\execute|alu_src_mux|c[23]~21_combout  & ((!\execute|alu|Add1~45 ) # (!\execute|srca_mux|d[23]~41_combout ))) # (!\execute|alu_src_mux|c[23]~21_combout  & (!\execute|srca_mux|d[23]~41_combout  & !\execute|alu|Add1~45 )))

	.dataa(\execute|alu_src_mux|c[23]~21_combout ),
	.datab(\execute|srca_mux|d[23]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~45 ),
	.combout(\execute|alu|Add1~46_combout ),
	.cout(\execute|alu|Add1~47 ));
// synopsys translate_off
defparam \execute|alu|Add1~46 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneiv_lcell_comb \execute|alu|Add1~48 (
// Equation(s):
// \execute|alu|Add1~48_combout  = ((\execute|alu_src_mux|c[24]~20_combout  $ (\execute|srca_mux|d[24]~39_combout  $ (\execute|alu|Add1~47 )))) # (GND)
// \execute|alu|Add1~49  = CARRY((\execute|alu_src_mux|c[24]~20_combout  & (\execute|srca_mux|d[24]~39_combout  & !\execute|alu|Add1~47 )) # (!\execute|alu_src_mux|c[24]~20_combout  & ((\execute|srca_mux|d[24]~39_combout ) # (!\execute|alu|Add1~47 ))))

	.dataa(\execute|alu_src_mux|c[24]~20_combout ),
	.datab(\execute|srca_mux|d[24]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~47 ),
	.combout(\execute|alu|Add1~48_combout ),
	.cout(\execute|alu|Add1~49 ));
// synopsys translate_off
defparam \execute|alu|Add1~48 .lut_mask = 16'h964D;
defparam \execute|alu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneiv_lcell_comb \execute|alu_src_mux|c[24]~20 (
// Equation(s):
// \execute|alu_src_mux|c[24]~20_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[24]~25_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [24]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\execute|srcb_mux|d[24]~25_combout ),
	.datac(\id_ex|ALUSrcE~q ),
	.datad(\ex_mem|ALU_ResultM [24]),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[24]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[24]~20 .lut_mask = 16'h0E0C;
defparam \execute|alu_src_mux|c[24]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N16
cycloneiv_lcell_comb \execute|alu|Add0~62 (
// Equation(s):
// \execute|alu|Add0~62_combout  = ((\execute|srca_mux|d[24]~39_combout  $ (\execute|alu_src_mux|c[24]~20_combout  $ (!\execute|alu|Add0~60 )))) # (GND)
// \execute|alu|Add0~63  = CARRY((\execute|srca_mux|d[24]~39_combout  & ((\execute|alu_src_mux|c[24]~20_combout ) # (!\execute|alu|Add0~60 ))) # (!\execute|srca_mux|d[24]~39_combout  & (\execute|alu_src_mux|c[24]~20_combout  & !\execute|alu|Add0~60 )))

	.dataa(\execute|srca_mux|d[24]~39_combout ),
	.datab(\execute|alu_src_mux|c[24]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~60 ),
	.combout(\execute|alu|Add0~62_combout ),
	.cout(\execute|alu|Add0~63 ));
// synopsys translate_off
defparam \execute|alu|Add0~62 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneiv_lcell_comb \execute|alu|Add0~64 (
// Equation(s):
// \execute|alu|Add0~64_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~48_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~62_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~48_combout ),
	.datad(\execute|alu|Add0~62_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~64 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \ex_mem|ALU_ResultM[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [24]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[24] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N17
dffeas \mem_wb|ALU_ResultW[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [24]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[24] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N16
cycloneiv_lcell_comb \writeback|result_mux|c[24]~24 (
// Equation(s):
// \writeback|result_mux|c[24]~24_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [24])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [24])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [24]),
	.datac(\mem_wb|ALU_ResultW [24]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[24]~24 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N7
dffeas \decode|rf|Register_rtl_1_bypass[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[61] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register~150 (
// Equation(s):
// \decode|rf|Register~150_combout  = (\decode|rf|Register_rtl_1_bypass [61] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [62])))

	.dataa(\decode|rf|Register_rtl_1_bypass [62]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [61]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~150_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~150 .lut_mask = 16'hF050;
defparam \decode|rf|Register~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N3
dffeas \decode|rf|Register_rtl_1_bypass[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[63] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneiv_lcell_comb \decode|rf|Register~146 (
// Equation(s):
// \decode|rf|Register~146_combout  = (\decode|rf|Register_rtl_1_bypass [63] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [64])))

	.dataa(\decode|rf|Register_rtl_1_bypass [64]),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [63]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~146_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~146 .lut_mask = 16'hD0D0;
defparam \decode|rf|Register~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[64]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N27
dffeas \decode|rf|Register_rtl_1_bypass[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[64] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N4
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N5
dffeas \memory|dmem|mem_rtl_0_bypass[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[68]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N21
dffeas \decode|rf|Register_rtl_1_bypass[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[68] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y26_N9
dffeas \decode|rf|Register_rtl_1_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeback|result_mux|c[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[67] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~138 (
// Equation(s):
// \decode|rf|Register~138_combout  = (\decode|rf|Register_rtl_1_bypass [67] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [68])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [68]),
	.datac(gnd),
	.datad(\decode|rf|Register_rtl_1_bypass [67]),
	.cin(gnd),
	.combout(\decode|rf|Register~138_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~138 .lut_mask = 16'hBB00;
defparam \decode|rf|Register~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[70]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N19
dffeas \decode|rf|Register_rtl_0_bypass[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \decode|rf|Register_rtl_0_bypass[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cycloneiv_lcell_comb \decode|rf|Register~132 (
// Equation(s):
// \decode|rf|Register~132_combout  = (\decode|rf|Register_rtl_0_bypass [69] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [70])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [70]),
	.datac(\decode|rf|Register_rtl_0_bypass [69]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~132_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~132 .lut_mask = 16'hF030;
defparam \decode|rf|Register~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneiv_lcell_comb \execute|srca_mux|d[31]~24 (
// Equation(s):
// \execute|srca_mux|d[31]~24_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[31]~31_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [31]))))

	.dataa(\id_ex|RD1_E [31]),
	.datab(\writeback|result_mux|c[31]~31_combout ),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[31]~24 .lut_mask = 16'h0C0A;
defparam \execute|srca_mux|d[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N16
cycloneiv_lcell_comb \execute|srca_mux|d[31]~25 (
// Equation(s):
// \execute|srca_mux|d[31]~25_combout  = (\execute|srca_mux|d[31]~24_combout ) # ((\ex_mem|ALU_ResultM [31] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [31]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[31]~24_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[31]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[31]~25 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[31]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N6
cycloneiv_lcell_comb \execute|srcb_mux|d[31]~18 (
// Equation(s):
// \execute|srcb_mux|d[31]~18_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[31]~31_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [31]))))

	.dataa(\id_ex|RD2_E [31]),
	.datab(\writeback|result_mux|c[31]~31_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[31]~18 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneiv_lcell_comb \execute|alu_src_mux|c[31]~13 (
// Equation(s):
// \execute|alu_src_mux|c[31]~13_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[31]~18_combout ) # ((\ex_mem|ALU_ResultM [31] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\ex_mem|ALU_ResultM [31]),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[31]~18_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[31]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[31]~13 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[31]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneiv_lcell_comb \execute|alu|Add1~50 (
// Equation(s):
// \execute|alu|Add1~50_combout  = (\execute|srca_mux|d[25]~37_combout  & ((\execute|alu_src_mux|c[25]~19_combout  & (!\execute|alu|Add1~49 )) # (!\execute|alu_src_mux|c[25]~19_combout  & (\execute|alu|Add1~49  & VCC)))) # 
// (!\execute|srca_mux|d[25]~37_combout  & ((\execute|alu_src_mux|c[25]~19_combout  & ((\execute|alu|Add1~49 ) # (GND))) # (!\execute|alu_src_mux|c[25]~19_combout  & (!\execute|alu|Add1~49 ))))
// \execute|alu|Add1~51  = CARRY((\execute|srca_mux|d[25]~37_combout  & (\execute|alu_src_mux|c[25]~19_combout  & !\execute|alu|Add1~49 )) # (!\execute|srca_mux|d[25]~37_combout  & ((\execute|alu_src_mux|c[25]~19_combout ) # (!\execute|alu|Add1~49 ))))

	.dataa(\execute|srca_mux|d[25]~37_combout ),
	.datab(\execute|alu_src_mux|c[25]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~49 ),
	.combout(\execute|alu|Add1~50_combout ),
	.cout(\execute|alu|Add1~51 ));
// synopsys translate_off
defparam \execute|alu|Add1~50 .lut_mask = 16'h694D;
defparam \execute|alu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneiv_lcell_comb \execute|alu|Add1~52 (
// Equation(s):
// \execute|alu|Add1~52_combout  = ((\execute|srca_mux|d[26]~35_combout  $ (\execute|alu_src_mux|c[26]~18_combout  $ (\execute|alu|Add1~51 )))) # (GND)
// \execute|alu|Add1~53  = CARRY((\execute|srca_mux|d[26]~35_combout  & ((!\execute|alu|Add1~51 ) # (!\execute|alu_src_mux|c[26]~18_combout ))) # (!\execute|srca_mux|d[26]~35_combout  & (!\execute|alu_src_mux|c[26]~18_combout  & !\execute|alu|Add1~51 )))

	.dataa(\execute|srca_mux|d[26]~35_combout ),
	.datab(\execute|alu_src_mux|c[26]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~51 ),
	.combout(\execute|alu|Add1~52_combout ),
	.cout(\execute|alu|Add1~53 ));
// synopsys translate_off
defparam \execute|alu|Add1~52 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneiv_lcell_comb \execute|alu|Add1~54 (
// Equation(s):
// \execute|alu|Add1~54_combout  = (\execute|alu_src_mux|c[27]~17_combout  & ((\execute|srca_mux|d[27]~33_combout  & (!\execute|alu|Add1~53 )) # (!\execute|srca_mux|d[27]~33_combout  & ((\execute|alu|Add1~53 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[27]~17_combout  & ((\execute|srca_mux|d[27]~33_combout  & (\execute|alu|Add1~53  & VCC)) # (!\execute|srca_mux|d[27]~33_combout  & (!\execute|alu|Add1~53 ))))
// \execute|alu|Add1~55  = CARRY((\execute|alu_src_mux|c[27]~17_combout  & ((!\execute|alu|Add1~53 ) # (!\execute|srca_mux|d[27]~33_combout ))) # (!\execute|alu_src_mux|c[27]~17_combout  & (!\execute|srca_mux|d[27]~33_combout  & !\execute|alu|Add1~53 )))

	.dataa(\execute|alu_src_mux|c[27]~17_combout ),
	.datab(\execute|srca_mux|d[27]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~53 ),
	.combout(\execute|alu|Add1~54_combout ),
	.cout(\execute|alu|Add1~55 ));
// synopsys translate_off
defparam \execute|alu|Add1~54 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneiv_lcell_comb \execute|alu|Add1~56 (
// Equation(s):
// \execute|alu|Add1~56_combout  = ((\execute|srca_mux|d[28]~31_combout  $ (\execute|alu_src_mux|c[28]~16_combout  $ (\execute|alu|Add1~55 )))) # (GND)
// \execute|alu|Add1~57  = CARRY((\execute|srca_mux|d[28]~31_combout  & ((!\execute|alu|Add1~55 ) # (!\execute|alu_src_mux|c[28]~16_combout ))) # (!\execute|srca_mux|d[28]~31_combout  & (!\execute|alu_src_mux|c[28]~16_combout  & !\execute|alu|Add1~55 )))

	.dataa(\execute|srca_mux|d[28]~31_combout ),
	.datab(\execute|alu_src_mux|c[28]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~55 ),
	.combout(\execute|alu|Add1~56_combout ),
	.cout(\execute|alu|Add1~57 ));
// synopsys translate_off
defparam \execute|alu|Add1~56 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneiv_lcell_comb \execute|alu|Add1~58 (
// Equation(s):
// \execute|alu|Add1~58_combout  = (\execute|alu_src_mux|c[29]~15_combout  & ((\execute|srca_mux|d[29]~29_combout  & (!\execute|alu|Add1~57 )) # (!\execute|srca_mux|d[29]~29_combout  & ((\execute|alu|Add1~57 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[29]~15_combout  & ((\execute|srca_mux|d[29]~29_combout  & (\execute|alu|Add1~57  & VCC)) # (!\execute|srca_mux|d[29]~29_combout  & (!\execute|alu|Add1~57 ))))
// \execute|alu|Add1~59  = CARRY((\execute|alu_src_mux|c[29]~15_combout  & ((!\execute|alu|Add1~57 ) # (!\execute|srca_mux|d[29]~29_combout ))) # (!\execute|alu_src_mux|c[29]~15_combout  & (!\execute|srca_mux|d[29]~29_combout  & !\execute|alu|Add1~57 )))

	.dataa(\execute|alu_src_mux|c[29]~15_combout ),
	.datab(\execute|srca_mux|d[29]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~57 ),
	.combout(\execute|alu|Add1~58_combout ),
	.cout(\execute|alu|Add1~59 ));
// synopsys translate_off
defparam \execute|alu|Add1~58 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneiv_lcell_comb \execute|alu|Add1~60 (
// Equation(s):
// \execute|alu|Add1~60_combout  = ((\execute|srca_mux|d[30]~27_combout  $ (\execute|alu_src_mux|c[30]~14_combout  $ (\execute|alu|Add1~59 )))) # (GND)
// \execute|alu|Add1~61  = CARRY((\execute|srca_mux|d[30]~27_combout  & ((!\execute|alu|Add1~59 ) # (!\execute|alu_src_mux|c[30]~14_combout ))) # (!\execute|srca_mux|d[30]~27_combout  & (!\execute|alu_src_mux|c[30]~14_combout  & !\execute|alu|Add1~59 )))

	.dataa(\execute|srca_mux|d[30]~27_combout ),
	.datab(\execute|alu_src_mux|c[30]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~59 ),
	.combout(\execute|alu|Add1~60_combout ),
	.cout(\execute|alu|Add1~61 ));
// synopsys translate_off
defparam \execute|alu|Add1~60 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneiv_lcell_comb \execute|alu|Add1~62 (
// Equation(s):
// \execute|alu|Add1~62_combout  = \execute|srca_mux|d[31]~25_combout  $ (\execute|alu|Add1~61  $ (!\execute|alu_src_mux|c[31]~13_combout ))

	.dataa(gnd),
	.datab(\execute|srca_mux|d[31]~25_combout ),
	.datac(gnd),
	.datad(\execute|alu_src_mux|c[31]~13_combout ),
	.cin(\execute|alu|Add1~61 ),
	.combout(\execute|alu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add1~62 .lut_mask = 16'h3CC3;
defparam \execute|alu|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y26_N9
dffeas \decode|rf|Register_rtl_0_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N8
cycloneiv_lcell_comb \decode|rf|Register~128 (
// Equation(s):
// \decode|rf|Register~128_combout  = (\decode|rf|Register_rtl_0_bypass [71] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [72])))

	.dataa(\decode|rf|Register_rtl_0_bypass [72]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [71]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~128_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~128 .lut_mask = 16'hF050;
defparam \decode|rf|Register~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~129 (
// Equation(s):
// \decode|rf|Register~129_combout  = (\decode|rf|Register~128_combout ) # ((\decode|rf|Register_rtl_0_bypass [72] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(\decode|rf|Register_rtl_0_bypass [72]),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\decode|rf|Register~128_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~129_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~129 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N13
dffeas \id_ex|RD1_E[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~129_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[30] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N16
cycloneiv_lcell_comb \execute|srca_mux|d[30]~26 (
// Equation(s):
// \execute|srca_mux|d[30]~26_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[30]~30_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [30])))))

	.dataa(\writeback|result_mux|c[30]~30_combout ),
	.datab(\id_ex|RD1_E [30]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[30]~26 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N18
cycloneiv_lcell_comb \execute|srca_mux|d[30]~27 (
// Equation(s):
// \execute|srca_mux|d[30]~27_combout  = (\execute|srca_mux|d[30]~26_combout ) # ((\ex_mem|ALU_ResultM [30] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [30]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[30]~26_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[30]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[30]~27 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[30]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneiv_lcell_comb \execute|srcb_mux|d[29]~20 (
// Equation(s):
// \execute|srcb_mux|d[29]~20_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[29]~29_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [29]))))

	.dataa(\id_ex|RD2_E [29]),
	.datab(\writeback|result_mux|c[29]~29_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[29]~20 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneiv_lcell_comb \execute|alu_src_mux|c[29]~15 (
// Equation(s):
// \execute|alu_src_mux|c[29]~15_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[29]~20_combout ) # ((\ex_mem|ALU_ResultM [29] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\ex_mem|ALU_ResultM [29]),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[29]~20_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[29]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[29]~15 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[29]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[62]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N21
dffeas \decode|rf|Register_rtl_0_bypass[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N18
cycloneiv_lcell_comb \decode|rf|Register~149 (
// Equation(s):
// \decode|rf|Register~149_combout  = (\decode|rf|Register~148_combout ) # ((\decode|rf|Register_rtl_0|auto_generated|ram_block1a25  & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0_bypass [62])))

	.dataa(\decode|rf|Register~148_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\decode|rf|Register~149_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~149 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N19
dffeas \id_ex|RD1_E[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~149_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[25] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N4
cycloneiv_lcell_comb \execute|srca_mux|d[25]~36 (
// Equation(s):
// \execute|srca_mux|d[25]~36_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[25]~25_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [25])))))

	.dataa(\writeback|result_mux|c[25]~25_combout ),
	.datab(\id_ex|RD1_E [25]),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[25]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[25]~36 .lut_mask = 16'h00AC;
defparam \execute|srca_mux|d[25]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N30
cycloneiv_lcell_comb \execute|srca_mux|d[25]~37 (
// Equation(s):
// \execute|srca_mux|d[25]~37_combout  = (\execute|srca_mux|d[25]~36_combout ) # ((\ex_mem|ALU_ResultM [25] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [25]),
	.datac(\execute|srca_mux|d[25]~36_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[25]~37 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N18
cycloneiv_lcell_comb \execute|alu|Add0~65 (
// Equation(s):
// \execute|alu|Add0~65_combout  = (\execute|alu_src_mux|c[25]~19_combout  & ((\execute|srca_mux|d[25]~37_combout  & (\execute|alu|Add0~63  & VCC)) # (!\execute|srca_mux|d[25]~37_combout  & (!\execute|alu|Add0~63 )))) # 
// (!\execute|alu_src_mux|c[25]~19_combout  & ((\execute|srca_mux|d[25]~37_combout  & (!\execute|alu|Add0~63 )) # (!\execute|srca_mux|d[25]~37_combout  & ((\execute|alu|Add0~63 ) # (GND)))))
// \execute|alu|Add0~66  = CARRY((\execute|alu_src_mux|c[25]~19_combout  & (!\execute|srca_mux|d[25]~37_combout  & !\execute|alu|Add0~63 )) # (!\execute|alu_src_mux|c[25]~19_combout  & ((!\execute|alu|Add0~63 ) # (!\execute|srca_mux|d[25]~37_combout ))))

	.dataa(\execute|alu_src_mux|c[25]~19_combout ),
	.datab(\execute|srca_mux|d[25]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~63 ),
	.combout(\execute|alu|Add0~65_combout ),
	.cout(\execute|alu|Add0~66 ));
// synopsys translate_off
defparam \execute|alu|Add0~65 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N20
cycloneiv_lcell_comb \execute|alu|Add0~68 (
// Equation(s):
// \execute|alu|Add0~68_combout  = ((\execute|srca_mux|d[26]~35_combout  $ (\execute|alu_src_mux|c[26]~18_combout  $ (!\execute|alu|Add0~66 )))) # (GND)
// \execute|alu|Add0~69  = CARRY((\execute|srca_mux|d[26]~35_combout  & ((\execute|alu_src_mux|c[26]~18_combout ) # (!\execute|alu|Add0~66 ))) # (!\execute|srca_mux|d[26]~35_combout  & (\execute|alu_src_mux|c[26]~18_combout  & !\execute|alu|Add0~66 )))

	.dataa(\execute|srca_mux|d[26]~35_combout ),
	.datab(\execute|alu_src_mux|c[26]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~66 ),
	.combout(\execute|alu|Add0~68_combout ),
	.cout(\execute|alu|Add0~69 ));
// synopsys translate_off
defparam \execute|alu|Add0~68 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N22
cycloneiv_lcell_comb \execute|alu|Add0~71 (
// Equation(s):
// \execute|alu|Add0~71_combout  = (\execute|alu_src_mux|c[27]~17_combout  & ((\execute|srca_mux|d[27]~33_combout  & (\execute|alu|Add0~69  & VCC)) # (!\execute|srca_mux|d[27]~33_combout  & (!\execute|alu|Add0~69 )))) # 
// (!\execute|alu_src_mux|c[27]~17_combout  & ((\execute|srca_mux|d[27]~33_combout  & (!\execute|alu|Add0~69 )) # (!\execute|srca_mux|d[27]~33_combout  & ((\execute|alu|Add0~69 ) # (GND)))))
// \execute|alu|Add0~72  = CARRY((\execute|alu_src_mux|c[27]~17_combout  & (!\execute|srca_mux|d[27]~33_combout  & !\execute|alu|Add0~69 )) # (!\execute|alu_src_mux|c[27]~17_combout  & ((!\execute|alu|Add0~69 ) # (!\execute|srca_mux|d[27]~33_combout ))))

	.dataa(\execute|alu_src_mux|c[27]~17_combout ),
	.datab(\execute|srca_mux|d[27]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~69 ),
	.combout(\execute|alu|Add0~71_combout ),
	.cout(\execute|alu|Add0~72 ));
// synopsys translate_off
defparam \execute|alu|Add0~71 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N24
cycloneiv_lcell_comb \execute|alu|Add0~74 (
// Equation(s):
// \execute|alu|Add0~74_combout  = ((\execute|srca_mux|d[28]~31_combout  $ (\execute|alu_src_mux|c[28]~16_combout  $ (!\execute|alu|Add0~72 )))) # (GND)
// \execute|alu|Add0~75  = CARRY((\execute|srca_mux|d[28]~31_combout  & ((\execute|alu_src_mux|c[28]~16_combout ) # (!\execute|alu|Add0~72 ))) # (!\execute|srca_mux|d[28]~31_combout  & (\execute|alu_src_mux|c[28]~16_combout  & !\execute|alu|Add0~72 )))

	.dataa(\execute|srca_mux|d[28]~31_combout ),
	.datab(\execute|alu_src_mux|c[28]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~72 ),
	.combout(\execute|alu|Add0~74_combout ),
	.cout(\execute|alu|Add0~75 ));
// synopsys translate_off
defparam \execute|alu|Add0~74 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N26
cycloneiv_lcell_comb \execute|alu|Add0~77 (
// Equation(s):
// \execute|alu|Add0~77_combout  = (\execute|srca_mux|d[29]~29_combout  & ((\execute|alu_src_mux|c[29]~15_combout  & (\execute|alu|Add0~75  & VCC)) # (!\execute|alu_src_mux|c[29]~15_combout  & (!\execute|alu|Add0~75 )))) # 
// (!\execute|srca_mux|d[29]~29_combout  & ((\execute|alu_src_mux|c[29]~15_combout  & (!\execute|alu|Add0~75 )) # (!\execute|alu_src_mux|c[29]~15_combout  & ((\execute|alu|Add0~75 ) # (GND)))))
// \execute|alu|Add0~78  = CARRY((\execute|srca_mux|d[29]~29_combout  & (!\execute|alu_src_mux|c[29]~15_combout  & !\execute|alu|Add0~75 )) # (!\execute|srca_mux|d[29]~29_combout  & ((!\execute|alu|Add0~75 ) # (!\execute|alu_src_mux|c[29]~15_combout ))))

	.dataa(\execute|srca_mux|d[29]~29_combout ),
	.datab(\execute|alu_src_mux|c[29]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~75 ),
	.combout(\execute|alu|Add0~77_combout ),
	.cout(\execute|alu|Add0~78 ));
// synopsys translate_off
defparam \execute|alu|Add0~77 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N28
cycloneiv_lcell_comb \execute|alu|Add0~80 (
// Equation(s):
// \execute|alu|Add0~80_combout  = ((\execute|alu_src_mux|c[30]~14_combout  $ (\execute|srca_mux|d[30]~27_combout  $ (!\execute|alu|Add0~78 )))) # (GND)
// \execute|alu|Add0~81  = CARRY((\execute|alu_src_mux|c[30]~14_combout  & ((\execute|srca_mux|d[30]~27_combout ) # (!\execute|alu|Add0~78 ))) # (!\execute|alu_src_mux|c[30]~14_combout  & (\execute|srca_mux|d[30]~27_combout  & !\execute|alu|Add0~78 )))

	.dataa(\execute|alu_src_mux|c[30]~14_combout ),
	.datab(\execute|srca_mux|d[30]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~78 ),
	.combout(\execute|alu|Add0~80_combout ),
	.cout(\execute|alu|Add0~81 ));
// synopsys translate_off
defparam \execute|alu|Add0~80 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N30
cycloneiv_lcell_comb \execute|alu|Add0~83 (
// Equation(s):
// \execute|alu|Add0~83_combout  = \execute|alu_src_mux|c[31]~13_combout  $ (\execute|srca_mux|d[31]~25_combout  $ (\execute|alu|Add0~81 ))

	.dataa(\execute|alu_src_mux|c[31]~13_combout ),
	.datab(\execute|srca_mux|d[31]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\execute|alu|Add0~81 ),
	.combout(\execute|alu|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~83 .lut_mask = 16'h9696;
defparam \execute|alu|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneiv_lcell_comb \execute|alu|Add0~85 (
// Equation(s):
// \execute|alu|Add0~85_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~62_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~83_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~62_combout ),
	.datad(\execute|alu|Add0~83_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~85 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N27
dffeas \ex_mem|ALU_ResultM[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~85_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[31] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y25_N1
dffeas \mem_wb|ALU_ResultW[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [31]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[31] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N14
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[84]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N15
dffeas \memory|dmem|mem_rtl_0_bypass[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [84]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneiv_lcell_comb \execute|srcb_mux|d[31]~67 (
// Equation(s):
// \execute|srcb_mux|d[31]~67_combout  = (\execute|srcb_mux|d[31]~18_combout ) # ((\ex_mem|ALU_ResultM [31] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [31]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[31]~18_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[31]~67 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N13
dffeas \ex_mem|WriteDataM[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[31]~67_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [31]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[31] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y22_N29
dffeas \memory|dmem|mem~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~32 .is_wysiwyg = "true";
defparam \memory|dmem|mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cycloneiv_lcell_comb \execute|srcb_mux|d[27]~22 (
// Equation(s):
// \execute|srcb_mux|d[27]~22_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[27]~27_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [27]))))

	.dataa(\id_ex|RD2_E [27]),
	.datab(\writeback|result_mux|c[27]~27_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[27]~22 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cycloneiv_lcell_comb \execute|srcb_mux|d[27]~63 (
// Equation(s):
// \execute|srcb_mux|d[27]~63_combout  = (\execute|srcb_mux|d[27]~22_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [27]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [27]),
	.datad(\execute|srcb_mux|d[27]~22_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[27]~63_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[27]~63 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[27]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N15
dffeas \ex_mem|WriteDataM[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[27]~63_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[27] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[29]~65 (
// Equation(s):
// \execute|srcb_mux|d[29]~65_combout  = (\execute|srcb_mux|d[29]~20_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [29]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [29]),
	.datad(\execute|srcb_mux|d[29]~20_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[29]~65 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N25
dffeas \ex_mem|WriteDataM[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[29]~65_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[29] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[30]~66 (
// Equation(s):
// \execute|srcb_mux|d[30]~66_combout  = (\execute|srcb_mux|d[30]~19_combout ) # ((\ex_mem|ALU_ResultM [30] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [30]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[30]~19_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[30]~66 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N29
dffeas \ex_mem|WriteDataM[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[30]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[30] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N28
cycloneiv_lcell_comb \memory|dmem|mem~102 (
// Equation(s):
// \memory|dmem|mem~102_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~32_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~32_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~102_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~102 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneiv_lcell_comb \memory|dmem|mem~103 (
// Equation(s):
// \memory|dmem|mem~103_combout  = (\memory|dmem|mem_rtl_0_bypass [84] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [83])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~102_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [84] & 
// (\memory|dmem|mem_rtl_0_bypass [83]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [83]),
	.datab(\memory|dmem|mem_rtl_0_bypass [84]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~102_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~103_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~103 .lut_mask = 16'hAEA2;
defparam \memory|dmem|mem~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y22_N21
dffeas \mem_wb|ReadDataW[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~103_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[31] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneiv_lcell_comb \writeback|result_mux|c[31]~31 (
// Equation(s):
// \writeback|result_mux|c[31]~31_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [31]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [31]))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [31]),
	.datad(\mem_wb|ReadDataW [31]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[31]~31 .lut_mask = 16'hFA50;
defparam \writeback|result_mux|c[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[72]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N27
dffeas \decode|rf|Register_rtl_1_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[72] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y26_N23
dffeas \decode|rf|Register_rtl_1_bypass[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeback|result_mux|c[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[71] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register~130 (
// Equation(s):
// \decode|rf|Register~130_combout  = (\decode|rf|Register_rtl_1_bypass [71] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [72])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [72]),
	.datad(\decode|rf|Register_rtl_1_bypass [71]),
	.cin(gnd),
	.combout(\decode|rf|Register~130_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~130 .lut_mask = 16'hCF00;
defparam \decode|rf|Register~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register~131 (
// Equation(s):
// \decode|rf|Register~131_combout  = (\decode|rf|Register~130_combout ) # ((\decode|rf|Register_rtl_1_bypass [72] & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a30  & \decode|rf|Register~78_combout )))

	.dataa(\decode|rf|Register_rtl_1_bypass [72]),
	.datab(\decode|rf|Register_rtl_1|auto_generated|ram_block1a30 ),
	.datac(\decode|rf|Register~130_combout ),
	.datad(\decode|rf|Register~78_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~131_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~131 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N15
dffeas \id_ex|RD2_E[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~131_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [30]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[30] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[30]~19 (
// Equation(s):
// \execute|srcb_mux|d[30]~19_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[30]~30_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [30])))))

	.dataa(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datab(\writeback|result_mux|c[30]~30_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\id_ex|RD2_E [30]),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[30]~19 .lut_mask = 16'h0D08;
defparam \execute|srcb_mux|d[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N30
cycloneiv_lcell_comb \execute|alu_src_mux|c[30]~14 (
// Equation(s):
// \execute|alu_src_mux|c[30]~14_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[30]~19_combout ) # ((\ex_mem|ALU_ResultM [30] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\ex_mem|ALU_ResultM [30]),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\id_ex|ALUSrcE~q ),
	.datad(\execute|srcb_mux|d[30]~19_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[30]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[30]~14 .lut_mask = 16'h0F08;
defparam \execute|alu_src_mux|c[30]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneiv_lcell_comb \execute|alu|Add0~82 (
// Equation(s):
// \execute|alu|Add0~82_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~60_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~80_combout )))

	.dataa(gnd),
	.datab(\execute|alu|Add1~60_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add0~80_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~82 .lut_mask = 16'hCFC0;
defparam \execute|alu|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N9
dffeas \ex_mem|ALU_ResultM[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~82_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [30]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[30] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N20
cycloneiv_lcell_comb \mem_wb|ALU_ResultW[30]~feeder (
// Equation(s):
// \mem_wb|ALU_ResultW[30]~feeder_combout  = \ex_mem|ALU_ResultM [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|ALU_ResultM [30]),
	.cin(gnd),
	.combout(\mem_wb|ALU_ResultW[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[30]~feeder .lut_mask = 16'hFF00;
defparam \mem_wb|ALU_ResultW[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y26_N21
dffeas \mem_wb|ALU_ResultW[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mem_wb|ALU_ResultW[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[30] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y26_N22
cycloneiv_lcell_comb \writeback|result_mux|c[30]~30 (
// Equation(s):
// \writeback|result_mux|c[30]~30_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [30])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [30])))

	.dataa(\mem_wb|ReadDataW [30]),
	.datab(gnd),
	.datac(\mem_wb|ResultSrcW~q ),
	.datad(\mem_wb|ALU_ResultW [30]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[30]~30 .lut_mask = 16'hAFA0;
defparam \writeback|result_mux|c[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register~133 (
// Equation(s):
// \decode|rf|Register~133_combout  = (\decode|rf|Register~132_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [70] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [70]),
	.datac(\decode|rf|Register~132_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\decode|rf|Register~133_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~133 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N27
dffeas \id_ex|RD1_E[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~133_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [29]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[29] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneiv_lcell_comb \execute|srca_mux|d[29]~28 (
// Equation(s):
// \execute|srca_mux|d[29]~28_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[29]~29_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [29]))))

	.dataa(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datab(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datac(\id_ex|RD1_E [29]),
	.datad(\writeback|result_mux|c[29]~29_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[29]~28 .lut_mask = 16'h5410;
defparam \execute|srca_mux|d[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneiv_lcell_comb \execute|srca_mux|d[29]~29 (
// Equation(s):
// \execute|srca_mux|d[29]~29_combout  = (\execute|srca_mux|d[29]~28_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [29]))

	.dataa(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [29]),
	.datad(\execute|srca_mux|d[29]~28_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[29]~29 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N2
cycloneiv_lcell_comb \execute|alu|Add0~79 (
// Equation(s):
// \execute|alu|Add0~79_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~58_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~77_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~58_combout ),
	.datad(\execute|alu|Add0~77_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~79 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N3
dffeas \ex_mem|ALU_ResultM[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~79_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [29]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[29] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y22_N9
dffeas \mem_wb|ALU_ResultW[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [29]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[29] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneiv_lcell_comb \writeback|result_mux|c[29]~29 (
// Equation(s):
// \writeback|result_mux|c[29]~29_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [29])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [29])))

	.dataa(\mem_wb|ReadDataW [29]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [29]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[29]~29 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~139 (
// Equation(s):
// \decode|rf|Register~139_combout  = (\decode|rf|Register~138_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [68] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a28 )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [68]),
	.datac(\decode|rf|Register~138_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\decode|rf|Register~139_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~139 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N17
dffeas \id_ex|RD2_E[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~139_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [28]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[28] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N18
cycloneiv_lcell_comb \execute|srcb_mux|d[28]~21 (
// Equation(s):
// \execute|srcb_mux|d[28]~21_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[28]~28_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [28]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\id_ex|RD2_E [28]),
	.datac(\writeback|result_mux|c[28]~28_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[28]~21 .lut_mask = 16'h5044;
defparam \execute|srcb_mux|d[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneiv_lcell_comb \execute|alu_src_mux|c[28]~16 (
// Equation(s):
// \execute|alu_src_mux|c[28]~16_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[28]~21_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [28]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\ex_mem|ALU_ResultM [28]),
	.datad(\execute|srcb_mux|d[28]~21_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[28]~16 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneiv_lcell_comb \execute|alu|Add0~76 (
// Equation(s):
// \execute|alu|Add0~76_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~56_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~74_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~56_combout ),
	.datad(\execute|alu|Add0~74_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~76 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y23_N29
dffeas \ex_mem|ALU_ResultM[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[28] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N22
cycloneiv_lcell_comb \execute|srcb_mux|d[28]~64 (
// Equation(s):
// \execute|srcb_mux|d[28]~64_combout  = (\execute|srcb_mux|d[28]~21_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [28]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [28]),
	.datad(\execute|srcb_mux|d[28]~21_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[28]~64_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[28]~64 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[28]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N23
dffeas \ex_mem|WriteDataM[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[28]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [28]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[28] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N15
dffeas \memory|dmem|mem~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~29 .is_wysiwyg = "true";
defparam \memory|dmem|mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N14
cycloneiv_lcell_comb \memory|dmem|mem~96 (
// Equation(s):
// \memory|dmem|mem~96_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a28 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~29_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~29_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~96_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~96 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N24
cycloneiv_lcell_comb \memory|dmem|mem~97 (
// Equation(s):
// \memory|dmem|mem~97_combout  = (\memory|dmem|mem_rtl_0_bypass [78] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [77])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~96_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [78] & 
// (\memory|dmem|mem_rtl_0_bypass [77]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [77]),
	.datab(\memory|dmem|mem_rtl_0_bypass [78]),
	.datac(\memory|dmem|mem~96_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~97_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~97 .lut_mask = 16'hAAE2;
defparam \memory|dmem|mem~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y26_N25
dffeas \mem_wb|ReadDataW[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~97_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[28] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N8
cycloneiv_lcell_comb \writeback|result_mux|c[28]~28 (
// Equation(s):
// \writeback|result_mux|c[28]~28_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [28]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [28]))

	.dataa(\mem_wb|ALU_ResultW [28]),
	.datab(gnd),
	.datac(\mem_wb|ResultSrcW~q ),
	.datad(\mem_wb|ReadDataW [28]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[28]~28 .lut_mask = 16'hFA0A;
defparam \writeback|result_mux|c[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N19
dffeas \decode|rf|Register_rtl_0_bypass[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N4
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[66]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N5
dffeas \decode|rf|Register_rtl_0_bypass[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N18
cycloneiv_lcell_comb \decode|rf|Register~140 (
// Equation(s):
// \decode|rf|Register~140_combout  = (\decode|rf|Register_rtl_0_bypass [65] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [66])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [65]),
	.datad(\decode|rf|Register_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\decode|rf|Register~140_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~140 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~141 (
// Equation(s):
// \decode|rf|Register~141_combout  = (\decode|rf|Register~140_combout ) # ((\decode|rf|Register_rtl_0_bypass [66] & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a27  & \decode|rf|Register~71_combout )))

	.dataa(\decode|rf|Register_rtl_0_bypass [66]),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register~140_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~141_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~141 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N27
dffeas \id_ex|RD1_E[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~141_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [27]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[27] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cycloneiv_lcell_comb \execute|srca_mux|d[27]~32 (
// Equation(s):
// \execute|srca_mux|d[27]~32_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[27]~27_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [27]))))

	.dataa(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datab(\id_ex|RD1_E [27]),
	.datac(\writeback|result_mux|c[27]~27_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[27]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[27]~32 .lut_mask = 16'h00E4;
defparam \execute|srca_mux|d[27]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneiv_lcell_comb \execute|srca_mux|d[27]~33 (
// Equation(s):
// \execute|srca_mux|d[27]~33_combout  = (\execute|srca_mux|d[27]~32_combout ) # ((\ex_mem|ALU_ResultM [27] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [27]),
	.datac(\execute|srca_mux|d[27]~32_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[27]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[27]~33 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[27]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneiv_lcell_comb \execute|alu|Add0~73 (
// Equation(s):
// \execute|alu|Add0~73_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~54_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~71_combout )))

	.dataa(gnd),
	.datab(\execute|alu|Add1~54_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add0~71_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~73 .lut_mask = 16'hCFC0;
defparam \execute|alu|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \ex_mem|ALU_ResultM[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~73_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [27]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[27] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y26_N9
dffeas \mem_wb|ALU_ResultW[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [27]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[27] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N21
dffeas \memory|dmem|mem_rtl_0_bypass[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y22_N1
dffeas \memory|dmem|mem~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~28 .is_wysiwyg = "true";
defparam \memory|dmem|mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y22_N0
cycloneiv_lcell_comb \memory|dmem|mem~94 (
// Equation(s):
// \memory|dmem|mem~94_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~28_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~28_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~94_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~94 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N3
dffeas \memory|dmem|mem_rtl_0_bypass[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cycloneiv_lcell_comb \memory|dmem|mem~95 (
// Equation(s):
// \memory|dmem|mem~95_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [75])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [76] & (\memory|dmem|mem~94_combout )) # (!\memory|dmem|mem_rtl_0_bypass [76] & 
// ((\memory|dmem|mem_rtl_0_bypass [75])))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [76]),
	.datac(\memory|dmem|mem~94_combout ),
	.datad(\memory|dmem|mem_rtl_0_bypass [75]),
	.cin(gnd),
	.combout(\memory|dmem|mem~95_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~95 .lut_mask = 16'hFB40;
defparam \memory|dmem|mem~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N25
dffeas \mem_wb|ReadDataW[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~95_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[27] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cycloneiv_lcell_comb \writeback|result_mux|c[27]~27 (
// Equation(s):
// \writeback|result_mux|c[27]~27_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [27]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [27]))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [27]),
	.datad(\mem_wb|ReadDataW [27]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[27]~27 .lut_mask = 16'hFA50;
defparam \writeback|result_mux|c[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N20
cycloneiv_lcell_comb \decode|rf|Register~147 (
// Equation(s):
// \decode|rf|Register~147_combout  = (\decode|rf|Register~146_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [64] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a26 )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register~146_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [64]),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\decode|rf|Register~147_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~147 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N21
dffeas \id_ex|RD2_E[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~147_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [26]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[26] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N10
cycloneiv_lcell_comb \execute|srcb_mux|d[26]~23 (
// Equation(s):
// \execute|srcb_mux|d[26]~23_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[26]~26_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [26])))))

	.dataa(\writeback|result_mux|c[26]~26_combout ),
	.datab(\id_ex|RD2_E [26]),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[26]~23 .lut_mask = 16'h00AC;
defparam \execute|srcb_mux|d[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N22
cycloneiv_lcell_comb \execute|alu_src_mux|c[26]~18 (
// Equation(s):
// \execute|alu_src_mux|c[26]~18_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[26]~23_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [26]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [26]),
	.datad(\execute|srcb_mux|d[26]~23_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[26]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[26]~18 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[26]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneiv_lcell_comb \execute|alu|Add0~70 (
// Equation(s):
// \execute|alu|Add0~70_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~52_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~68_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~52_combout ),
	.datad(\execute|alu|Add0~68_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~70 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N19
dffeas \ex_mem|ALU_ResultM[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[26] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N15
dffeas \mem_wb|ALU_ResultW[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [26]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[26] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N8
cycloneiv_lcell_comb \execute|srcb_mux|d[26]~62 (
// Equation(s):
// \execute|srcb_mux|d[26]~62_combout  = (\execute|srcb_mux|d[26]~23_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [26]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [26]),
	.datad(\execute|srcb_mux|d[26]~23_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[26]~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[26]~62 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[26]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N9
dffeas \ex_mem|WriteDataM[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[26]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [26]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[26] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N31
dffeas \memory|dmem|mem_rtl_0_bypass[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N4
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N5
dffeas \memory|dmem|mem_rtl_0_bypass[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N9
dffeas \memory|dmem|mem~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~27 .is_wysiwyg = "true";
defparam \memory|dmem|mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N4
cycloneiv_lcell_comb \execute|srcb_mux|d[23]~59 (
// Equation(s):
// \execute|srcb_mux|d[23]~59_combout  = (\execute|srcb_mux|d[23]~26_combout ) # ((\ex_mem|ALU_ResultM [23] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [23]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[23]~26_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[23]~59_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[23]~59 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[23]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N5
dffeas \ex_mem|WriteDataM[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[23]~59_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[23] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N30
cycloneiv_lcell_comb \execute|srcb_mux|d[25]~61 (
// Equation(s):
// \execute|srcb_mux|d[25]~61_combout  = (\execute|srcb_mux|d[25]~24_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [25]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [25]),
	.datad(\execute|srcb_mux|d[25]~24_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[25]~61 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N31
dffeas \ex_mem|WriteDataM[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[25]~61_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[25] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N8
cycloneiv_lcell_comb \memory|dmem|mem~92 (
// Equation(s):
// \memory|dmem|mem~92_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a26 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~27_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~27_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~92_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~92 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N18
cycloneiv_lcell_comb \memory|dmem|mem~93 (
// Equation(s):
// \memory|dmem|mem~93_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [73])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [74] & ((\memory|dmem|mem~92_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [74] & 
// (\memory|dmem|mem_rtl_0_bypass [73]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [73]),
	.datac(\memory|dmem|mem_rtl_0_bypass [74]),
	.datad(\memory|dmem|mem~92_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~93_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~93 .lut_mask = 16'hDC8C;
defparam \memory|dmem|mem~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y23_N19
dffeas \mem_wb|ReadDataW[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~93_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[26] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N30
cycloneiv_lcell_comb \writeback|result_mux|c[26]~26 (
// Equation(s):
// \writeback|result_mux|c[26]~26_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [26]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [26]))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(\mem_wb|ALU_ResultW [26]),
	.datac(gnd),
	.datad(\mem_wb|ReadDataW [26]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[26]~26 .lut_mask = 16'hEE44;
defparam \writeback|result_mux|c[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N8
cycloneiv_lcell_comb \decode|rf|Register~151 (
// Equation(s):
// \decode|rf|Register~151_combout  = (\decode|rf|Register~150_combout ) # ((\decode|rf|Register_rtl_1_bypass [62] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a25 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [62]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register~150_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\decode|rf|Register~151_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~151 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N9
dffeas \id_ex|RD2_E[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~151_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [25]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[25] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N12
cycloneiv_lcell_comb \execute|srcb_mux|d[25]~24 (
// Equation(s):
// \execute|srcb_mux|d[25]~24_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[25]~25_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [25])))))

	.dataa(\writeback|result_mux|c[25]~25_combout ),
	.datab(\id_ex|RD2_E [25]),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[25]~24 .lut_mask = 16'h00AC;
defparam \execute|srcb_mux|d[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N6
cycloneiv_lcell_comb \execute|alu_src_mux|c[25]~19 (
// Equation(s):
// \execute|alu_src_mux|c[25]~19_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[25]~24_combout ) # ((\ex_mem|ALU_ResultM [25] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [25]),
	.datac(\execute|srcb_mux|d[25]~24_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[25]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[25]~19 .lut_mask = 16'h5450;
defparam \execute|alu_src_mux|c[25]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneiv_lcell_comb \execute|alu|Add0~67 (
// Equation(s):
// \execute|alu|Add0~67_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~50_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~65_combout )))

	.dataa(gnd),
	.datab(\execute|alu|Add1~50_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add0~65_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~67 .lut_mask = 16'hCFC0;
defparam \execute|alu|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N21
dffeas \ex_mem|ALU_ResultM[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~67_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [25]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[25] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y26_N11
dffeas \mem_wb|ALU_ResultW[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [25]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[25] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N1
dffeas \memory|dmem|mem_rtl_0_bypass[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N25
dffeas \memory|dmem|mem~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~26 .is_wysiwyg = "true";
defparam \memory|dmem|mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N24
cycloneiv_lcell_comb \memory|dmem|mem~90 (
// Equation(s):
// \memory|dmem|mem~90_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~26_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~26_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~90_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~90 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N28
cycloneiv_lcell_comb \memory|dmem|mem~91 (
// Equation(s):
// \memory|dmem|mem~91_combout  = (\memory|dmem|mem_rtl_0_bypass [72] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [71])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~90_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [72] & 
// (\memory|dmem|mem_rtl_0_bypass [71]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [71]),
	.datab(\memory|dmem|mem_rtl_0_bypass [72]),
	.datac(\memory|dmem|mem~90_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~91_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~91 .lut_mask = 16'hAAE2;
defparam \memory|dmem|mem~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N29
dffeas \mem_wb|ReadDataW[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~91_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[25] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N10
cycloneiv_lcell_comb \writeback|result_mux|c[25]~25 (
// Equation(s):
// \writeback|result_mux|c[25]~25_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [25]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [25]))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [25]),
	.datad(\mem_wb|ReadDataW [25]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[25]~25 .lut_mask = 16'hFA50;
defparam \writeback|result_mux|c[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \decode|rf|Register_rtl_0_bypass[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[58]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \decode|rf|Register_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneiv_lcell_comb \decode|rf|Register~156 (
// Equation(s):
// \decode|rf|Register~156_combout  = (\decode|rf|Register_rtl_0_bypass [57] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [58])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [57]),
	.datad(\decode|rf|Register_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\decode|rf|Register~156_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~156 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneiv_lcell_comb \decode|rf|Register~157 (
// Equation(s):
// \decode|rf|Register~157_combout  = (\decode|rf|Register~156_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a23  & \decode|rf|Register_rtl_0_bypass [58])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\decode|rf|Register~156_combout ),
	.datad(\decode|rf|Register_rtl_0_bypass [58]),
	.cin(gnd),
	.combout(\decode|rf|Register~157_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~157 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \id_ex|RD1_E[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~157_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [23]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[23] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cycloneiv_lcell_comb \execute|srca_mux|d[23]~40 (
// Equation(s):
// \execute|srca_mux|d[23]~40_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[23]~23_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [23])))))

	.dataa(\writeback|result_mux|c[23]~23_combout ),
	.datab(\id_ex|RD1_E [23]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[23]~40 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneiv_lcell_comb \execute|srca_mux|d[23]~41 (
// Equation(s):
// \execute|srca_mux|d[23]~41_combout  = (\execute|srca_mux|d[23]~40_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [23]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [23]),
	.datad(\execute|srca_mux|d[23]~40_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[23]~41_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[23]~41 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[23]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneiv_lcell_comb \execute|alu|Add0~61 (
// Equation(s):
// \execute|alu|Add0~61_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~46_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~59_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add0~59_combout ),
	.datad(\execute|alu|Add1~46_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~61 .lut_mask = 16'hFA50;
defparam \execute|alu|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N13
dffeas \ex_mem|ALU_ResultM[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~61_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [23]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[23] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N23
dffeas \mem_wb|ALU_ResultW[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [23]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[23] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N3
dffeas \memory|dmem|mem_rtl_0_bypass[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \memory|dmem|mem~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~24 .is_wysiwyg = "true";
defparam \memory|dmem|mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N28
cycloneiv_lcell_comb \memory|dmem|mem~86 (
// Equation(s):
// \memory|dmem|mem~86_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~24_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~24_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~86_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~86 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N10
cycloneiv_lcell_comb \memory|dmem|mem~87 (
// Equation(s):
// \memory|dmem|mem~87_combout  = (\memory|dmem|mem_rtl_0_bypass [68] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [67])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~86_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [68] & 
// (\memory|dmem|mem_rtl_0_bypass [67]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [68]),
	.datab(\memory|dmem|mem_rtl_0_bypass [67]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~86_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~87_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~87 .lut_mask = 16'hCEC4;
defparam \memory|dmem|mem~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \mem_wb|ReadDataW[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~87_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[23] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N22
cycloneiv_lcell_comb \writeback|result_mux|c[23]~23 (
// Equation(s):
// \writeback|result_mux|c[23]~23_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [23]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [23]))

	.dataa(gnd),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [23]),
	.datad(\mem_wb|ReadDataW [23]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[23]~23 .lut_mask = 16'hFC30;
defparam \writeback|result_mux|c[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[56]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N19
dffeas \decode|rf|Register_rtl_1_bypass[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[56] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register~163 (
// Equation(s):
// \decode|rf|Register~163_combout  = (\decode|rf|Register~162_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a22  & \decode|rf|Register_rtl_1_bypass [56])))

	.dataa(\decode|rf|Register~162_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a22 ),
	.datad(\decode|rf|Register_rtl_1_bypass [56]),
	.cin(gnd),
	.combout(\decode|rf|Register~163_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~163 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y25_N9
dffeas \id_ex|RD2_E[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~163_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [22]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[22] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[22]~27 (
// Equation(s):
// \execute|srcb_mux|d[22]~27_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[22]~22_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [22])))))

	.dataa(\writeback|result_mux|c[22]~22_combout ),
	.datab(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datac(\id_ex|RD2_E [22]),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[22]~27 .lut_mask = 16'h00B8;
defparam \execute|srcb_mux|d[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneiv_lcell_comb \execute|alu_src_mux|c[22]~22 (
// Equation(s):
// \execute|alu_src_mux|c[22]~22_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[22]~27_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [22]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [22]),
	.datad(\execute|srcb_mux|d[22]~27_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[22]~22 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneiv_lcell_comb \execute|alu|Add0~58 (
// Equation(s):
// \execute|alu|Add0~58_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~44_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~56_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add0~56_combout ),
	.datad(\execute|alu|Add1~44_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~58 .lut_mask = 16'hFA50;
defparam \execute|alu|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N19
dffeas \ex_mem|ALU_ResultM[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[22] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneiv_lcell_comb \execute|srcb_mux|d[22]~58 (
// Equation(s):
// \execute|srcb_mux|d[22]~58_combout  = (\execute|srcb_mux|d[22]~27_combout ) # ((\ex_mem|ALU_ResultM [22] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [22]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[22]~27_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[22]~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[22]~58 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[22]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N21
dffeas \ex_mem|WriteDataM[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[22]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [22]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[22] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N28
cycloneiv_lcell_comb \memory|dmem|mem~82 (
// Equation(s):
// \memory|dmem|mem~82_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~22_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~22_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~82_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~82 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneiv_lcell_comb \memory|dmem|mem~83 (
// Equation(s):
// \memory|dmem|mem~83_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [63])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [64] & ((\memory|dmem|mem~82_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [64] & 
// (\memory|dmem|mem_rtl_0_bypass [63]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [64]),
	.datac(\memory|dmem|mem_rtl_0_bypass [63]),
	.datad(\memory|dmem|mem~82_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~83_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~83 .lut_mask = 16'hF4B0;
defparam \memory|dmem|mem~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N19
dffeas \mem_wb|ReadDataW[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~83_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[21] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y23_N7
dffeas \mem_wb|ALU_ResultW[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [21]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[21] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N6
cycloneiv_lcell_comb \writeback|result_mux|c[21]~21 (
// Equation(s):
// \writeback|result_mux|c[21]~21_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [21])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [21])))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(\mem_wb|ReadDataW [21]),
	.datac(\mem_wb|ALU_ResultW [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeback|result_mux|c[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[21]~21 .lut_mask = 16'hD8D8;
defparam \writeback|result_mux|c[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneiv_lcell_comb \decode|rf|Register~121 (
// Equation(s):
// \decode|rf|Register~121_combout  = (\decode|rf|Register~120_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [34] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a11 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [34]),
	.datac(\decode|rf|Register~120_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\decode|rf|Register~121_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~121 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N3
dffeas \id_ex|RD1_E[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~121_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[11] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N12
cycloneiv_lcell_comb \execute|srca_mux|d[11]~22 (
// Equation(s):
// \execute|srca_mux|d[11]~22_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[11]~11_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [11])))))

	.dataa(\writeback|result_mux|c[11]~11_combout ),
	.datab(\id_ex|RD1_E [11]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[11]~22 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneiv_lcell_comb \execute|srca_mux|d[11]~23 (
// Equation(s):
// \execute|srca_mux|d[11]~23_combout  = (\execute|srca_mux|d[11]~22_combout ) # ((\ex_mem|ALU_ResultM [11] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [11]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[11]~22_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[11]~23 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N8
cycloneiv_lcell_comb \execute|alu_src_mux|c[10]~11 (
// Equation(s):
// \execute|alu_src_mux|c[10]~11_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[10]~16_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [10]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\ex_mem|ALU_ResultM [10]),
	.datad(\execute|srcb_mux|d[10]~16_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[10]~11 .lut_mask = 16'h3320;
defparam \execute|alu_src_mux|c[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[30]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N3
dffeas \decode|rf|Register_rtl_1_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N5
dffeas \decode|rf|Register_rtl_1_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cycloneiv_lcell_comb \decode|rf|Register~114 (
// Equation(s):
// \decode|rf|Register~114_combout  = (\decode|rf|Register_rtl_1_bypass [29] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [30])))

	.dataa(gnd),
	.datab(\decode|rf|Register~76_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [29]),
	.datad(\decode|rf|Register_rtl_1_bypass [30]),
	.cin(gnd),
	.combout(\decode|rf|Register~114_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~114 .lut_mask = 16'hC0F0;
defparam \decode|rf|Register~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneiv_lcell_comb \decode|rf|Register~115 (
// Equation(s):
// \decode|rf|Register~115_combout  = (\decode|rf|Register~114_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [30] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a9 )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [30]),
	.datac(\decode|rf|Register~114_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\decode|rf|Register~115_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~115 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N25
dffeas \id_ex|RD2_E[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~115_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[9] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneiv_lcell_comb \execute|srcb_mux|d[9]~15 (
// Equation(s):
// \execute|srcb_mux|d[9]~15_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[9]~9_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [9])))))

	.dataa(\writeback|result_mux|c[9]~9_combout ),
	.datab(\id_ex|RD2_E [9]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[9]~15 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneiv_lcell_comb \execute|alu_src_mux|c[9]~10 (
// Equation(s):
// \execute|alu_src_mux|c[9]~10_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[9]~15_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [9]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\ex_mem|ALU_ResultM [9]),
	.datac(\id_ex|ALUSrcE~q ),
	.datad(\execute|srcb_mux|d[9]~15_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[9]~10 .lut_mask = 16'h0F08;
defparam \execute|alu_src_mux|c[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneiv_lcell_comb \if_id|InstrD[25]~feeder (
// Equation(s):
// \if_id|InstrD[25]~feeder_combout  = \fetch|IMEM|RD[25]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch|IMEM|RD[25]~11_combout ),
	.cin(gnd),
	.combout(\if_id|InstrD[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \if_id|InstrD[25]~feeder .lut_mask = 16'hFF00;
defparam \if_id|InstrD[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \if_id|InstrD[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\if_id|InstrD[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hazard_controller|StallF~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\if_id|InstrD [25]),
	.prn(vcc));
// synopsys translate_off
defparam \if_id|InstrD[25] .is_wysiwyg = "true";
defparam \if_id|InstrD[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N9
dffeas \id_ex|Imm_Ext_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\if_id|InstrD [25]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|Imm_Ext_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|Imm_Ext_E[5] .is_wysiwyg = "true";
defparam \id_ex|Imm_Ext_E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N12
cycloneiv_lcell_comb \execute|srcb_mux|d[5]~9 (
// Equation(s):
// \execute|srcb_mux|d[5]~9_combout  = (\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[5]~5_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [5]))

	.dataa(\id_ex|RD2_E [5]),
	.datab(gnd),
	.datac(\writeback|result_mux|c[5]~5_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[5]~9 .lut_mask = 16'hF0AA;
defparam \execute|srcb_mux|d[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cycloneiv_lcell_comb \execute|srcb_mux|d[5]~10 (
// Equation(s):
// \execute|srcb_mux|d[5]~10_combout  = (\data_hazard_unit|ForwardBE[1]~11_combout  & (\ex_mem|ALU_ResultM [5])) # (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\execute|srcb_mux|d[5]~9_combout )))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [5]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[5]~9_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[5]~10 .lut_mask = 16'hCFC0;
defparam \execute|srcb_mux|d[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N8
cycloneiv_lcell_comb \execute|alu_src_mux|c[5]~6 (
// Equation(s):
// \execute|alu_src_mux|c[5]~6_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [5])) # (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[5]~10_combout )))

	.dataa(gnd),
	.datab(\id_ex|ALUSrcE~q ),
	.datac(\id_ex|Imm_Ext_E [5]),
	.datad(\execute|srcb_mux|d[5]~10_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[5]~6 .lut_mask = 16'hF3C0;
defparam \execute|alu_src_mux|c[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[19]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[19]~feeder_combout  = \writeback|result_mux|c[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeback|result_mux|c[4]~4_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \decode|rf|Register_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N27
dffeas \decode|rf|Register_rtl_0_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[20]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N19
dffeas \decode|rf|Register_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneiv_lcell_comb \decode|rf|Register~92 (
// Equation(s):
// \decode|rf|Register~92_combout  = (\decode|rf|Register_rtl_0_bypass [19] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [20])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [19]),
	.datac(gnd),
	.datad(\decode|rf|Register_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\decode|rf|Register~92_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~92 .lut_mask = 16'h88CC;
defparam \decode|rf|Register~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneiv_lcell_comb \decode|rf|Register~93 (
// Equation(s):
// \decode|rf|Register~93_combout  = (\decode|rf|Register~92_combout ) # ((\decode|rf|Register_rtl_0_bypass [20] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\decode|rf|Register_rtl_0_bypass [20]),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\decode|rf|Register~92_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~93_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~93 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \id_ex|RD1_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~93_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[4] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneiv_lcell_comb \execute|srca_mux|d[4]~8 (
// Equation(s):
// \execute|srca_mux|d[4]~8_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[4]~4_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [4])))))

	.dataa(\writeback|result_mux|c[4]~4_combout ),
	.datab(\id_ex|RD1_E [4]),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[4]~8 .lut_mask = 16'h00AC;
defparam \execute|srca_mux|d[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneiv_lcell_comb \execute|srca_mux|d[4]~9 (
// Equation(s):
// \execute|srca_mux|d[4]~9_combout  = (\execute|srca_mux|d[4]~8_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [4]))

	.dataa(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datab(\ex_mem|ALU_ResultM [4]),
	.datac(gnd),
	.datad(\execute|srca_mux|d[4]~8_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[4]~9 .lut_mask = 16'hFF88;
defparam \execute|srca_mux|d[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneiv_lcell_comb \execute|alu|Add1~2 (
// Equation(s):
// \execute|alu|Add1~2_combout  = (\execute|srca_mux|d[1]~3_combout  & ((\execute|alu_src_mux|c[1]~1_combout  & (!\execute|alu|Add1~1_cout )) # (!\execute|alu_src_mux|c[1]~1_combout  & (\execute|alu|Add1~1_cout  & VCC)))) # (!\execute|srca_mux|d[1]~3_combout 
//  & ((\execute|alu_src_mux|c[1]~1_combout  & ((\execute|alu|Add1~1_cout ) # (GND))) # (!\execute|alu_src_mux|c[1]~1_combout  & (!\execute|alu|Add1~1_cout ))))
// \execute|alu|Add1~3  = CARRY((\execute|srca_mux|d[1]~3_combout  & (\execute|alu_src_mux|c[1]~1_combout  & !\execute|alu|Add1~1_cout )) # (!\execute|srca_mux|d[1]~3_combout  & ((\execute|alu_src_mux|c[1]~1_combout ) # (!\execute|alu|Add1~1_cout ))))

	.dataa(\execute|srca_mux|d[1]~3_combout ),
	.datab(\execute|alu_src_mux|c[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~1_cout ),
	.combout(\execute|alu|Add1~2_combout ),
	.cout(\execute|alu|Add1~3 ));
// synopsys translate_off
defparam \execute|alu|Add1~2 .lut_mask = 16'h694D;
defparam \execute|alu|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneiv_lcell_comb \execute|alu|Add1~5 (
// Equation(s):
// \execute|alu|Add1~5_cout  = CARRY((\execute|alu_src_mux|c[2]~0_combout  & (\execute|srca_mux|d[2]~1_combout  & !\execute|alu|Add1~3 )) # (!\execute|alu_src_mux|c[2]~0_combout  & ((\execute|srca_mux|d[2]~1_combout ) # (!\execute|alu|Add1~3 ))))

	.dataa(\execute|alu_src_mux|c[2]~0_combout ),
	.datab(\execute|srca_mux|d[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~3 ),
	.combout(),
	.cout(\execute|alu|Add1~5_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~5 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneiv_lcell_comb \execute|alu|Add1~7 (
// Equation(s):
// \execute|alu|Add1~7_cout  = CARRY((\execute|alu_src_mux|c[3]~3_combout  & ((!\execute|alu|Add1~5_cout ) # (!\execute|srca_mux|d[3]~7_combout ))) # (!\execute|alu_src_mux|c[3]~3_combout  & (!\execute|srca_mux|d[3]~7_combout  & !\execute|alu|Add1~5_cout )))

	.dataa(\execute|alu_src_mux|c[3]~3_combout ),
	.datab(\execute|srca_mux|d[3]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~5_cout ),
	.combout(),
	.cout(\execute|alu|Add1~7_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~7 .lut_mask = 16'h002B;
defparam \execute|alu|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneiv_lcell_comb \execute|alu|Add1~9 (
// Equation(s):
// \execute|alu|Add1~9_cout  = CARRY((\execute|alu_src_mux|c[4]~5_combout  & (\execute|srca_mux|d[4]~9_combout  & !\execute|alu|Add1~7_cout )) # (!\execute|alu_src_mux|c[4]~5_combout  & ((\execute|srca_mux|d[4]~9_combout ) # (!\execute|alu|Add1~7_cout ))))

	.dataa(\execute|alu_src_mux|c[4]~5_combout ),
	.datab(\execute|srca_mux|d[4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~7_cout ),
	.combout(),
	.cout(\execute|alu|Add1~9_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~9 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneiv_lcell_comb \execute|alu|Add1~11 (
// Equation(s):
// \execute|alu|Add1~11_cout  = CARRY((\execute|srca_mux|d[5]~11_combout  & (\execute|alu_src_mux|c[5]~6_combout  & !\execute|alu|Add1~9_cout )) # (!\execute|srca_mux|d[5]~11_combout  & ((\execute|alu_src_mux|c[5]~6_combout ) # (!\execute|alu|Add1~9_cout 
// ))))

	.dataa(\execute|srca_mux|d[5]~11_combout ),
	.datab(\execute|alu_src_mux|c[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~9_cout ),
	.combout(),
	.cout(\execute|alu|Add1~11_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~11 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneiv_lcell_comb \execute|alu|Add1~13 (
// Equation(s):
// \execute|alu|Add1~13_cout  = CARRY((\execute|alu_src_mux|c[6]~7_combout  & (\execute|srca_mux|d[6]~13_combout  & !\execute|alu|Add1~11_cout )) # (!\execute|alu_src_mux|c[6]~7_combout  & ((\execute|srca_mux|d[6]~13_combout ) # (!\execute|alu|Add1~11_cout 
// ))))

	.dataa(\execute|alu_src_mux|c[6]~7_combout ),
	.datab(\execute|srca_mux|d[6]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~11_cout ),
	.combout(),
	.cout(\execute|alu|Add1~13_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~13 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneiv_lcell_comb \execute|alu|Add1~15 (
// Equation(s):
// \execute|alu|Add1~15_cout  = CARRY((\execute|alu_src_mux|c[7]~8_combout  & ((!\execute|alu|Add1~13_cout ) # (!\execute|srca_mux|d[7]~15_combout ))) # (!\execute|alu_src_mux|c[7]~8_combout  & (!\execute|srca_mux|d[7]~15_combout  & 
// !\execute|alu|Add1~13_cout )))

	.dataa(\execute|alu_src_mux|c[7]~8_combout ),
	.datab(\execute|srca_mux|d[7]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~13_cout ),
	.combout(),
	.cout(\execute|alu|Add1~15_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~15 .lut_mask = 16'h002B;
defparam \execute|alu|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneiv_lcell_comb \execute|alu|Add1~17 (
// Equation(s):
// \execute|alu|Add1~17_cout  = CARRY((\execute|alu_src_mux|c[8]~9_combout  & (\execute|srca_mux|d[8]~17_combout  & !\execute|alu|Add1~15_cout )) # (!\execute|alu_src_mux|c[8]~9_combout  & ((\execute|srca_mux|d[8]~17_combout ) # (!\execute|alu|Add1~15_cout 
// ))))

	.dataa(\execute|alu_src_mux|c[8]~9_combout ),
	.datab(\execute|srca_mux|d[8]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~15_cout ),
	.combout(),
	.cout(\execute|alu|Add1~17_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~17 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneiv_lcell_comb \execute|alu|Add1~19 (
// Equation(s):
// \execute|alu|Add1~19_cout  = CARRY((\execute|srca_mux|d[9]~19_combout  & (\execute|alu_src_mux|c[9]~10_combout  & !\execute|alu|Add1~17_cout )) # (!\execute|srca_mux|d[9]~19_combout  & ((\execute|alu_src_mux|c[9]~10_combout ) # (!\execute|alu|Add1~17_cout 
// ))))

	.dataa(\execute|srca_mux|d[9]~19_combout ),
	.datab(\execute|alu_src_mux|c[9]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~17_cout ),
	.combout(),
	.cout(\execute|alu|Add1~19_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~19 .lut_mask = 16'h004D;
defparam \execute|alu|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneiv_lcell_comb \execute|alu|Add1~21 (
// Equation(s):
// \execute|alu|Add1~21_cout  = CARRY((\execute|srca_mux|d[10]~21_combout  & ((!\execute|alu|Add1~19_cout ) # (!\execute|alu_src_mux|c[10]~11_combout ))) # (!\execute|srca_mux|d[10]~21_combout  & (!\execute|alu_src_mux|c[10]~11_combout  & 
// !\execute|alu|Add1~19_cout )))

	.dataa(\execute|srca_mux|d[10]~21_combout ),
	.datab(\execute|alu_src_mux|c[10]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~19_cout ),
	.combout(),
	.cout(\execute|alu|Add1~21_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~21 .lut_mask = 16'h002B;
defparam \execute|alu|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneiv_lcell_comb \execute|alu|Add1~23 (
// Equation(s):
// \execute|alu|Add1~23_cout  = CARRY((\execute|alu_src_mux|c[11]~12_combout  & ((!\execute|alu|Add1~21_cout ) # (!\execute|srca_mux|d[11]~23_combout ))) # (!\execute|alu_src_mux|c[11]~12_combout  & (!\execute|srca_mux|d[11]~23_combout  & 
// !\execute|alu|Add1~21_cout )))

	.dataa(\execute|alu_src_mux|c[11]~12_combout ),
	.datab(\execute|srca_mux|d[11]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~21_cout ),
	.combout(),
	.cout(\execute|alu|Add1~23_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~23 .lut_mask = 16'h002B;
defparam \execute|alu|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneiv_lcell_comb \execute|alu|Add1~24 (
// Equation(s):
// \execute|alu|Add1~24_combout  = ((\execute|alu_src_mux|c[12]~32_combout  $ (\execute|srca_mux|d[12]~63_combout  $ (\execute|alu|Add1~23_cout )))) # (GND)
// \execute|alu|Add1~25  = CARRY((\execute|alu_src_mux|c[12]~32_combout  & (\execute|srca_mux|d[12]~63_combout  & !\execute|alu|Add1~23_cout )) # (!\execute|alu_src_mux|c[12]~32_combout  & ((\execute|srca_mux|d[12]~63_combout ) # (!\execute|alu|Add1~23_cout 
// ))))

	.dataa(\execute|alu_src_mux|c[12]~32_combout ),
	.datab(\execute|srca_mux|d[12]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~23_cout ),
	.combout(\execute|alu|Add1~24_combout ),
	.cout(\execute|alu|Add1~25 ));
// synopsys translate_off
defparam \execute|alu|Add1~24 .lut_mask = 16'h964D;
defparam \execute|alu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneiv_lcell_comb \execute|alu|Add1~26 (
// Equation(s):
// \execute|alu|Add1~26_combout  = (\execute|srca_mux|d[13]~61_combout  & ((\execute|alu_src_mux|c[13]~31_combout  & (!\execute|alu|Add1~25 )) # (!\execute|alu_src_mux|c[13]~31_combout  & (\execute|alu|Add1~25  & VCC)))) # 
// (!\execute|srca_mux|d[13]~61_combout  & ((\execute|alu_src_mux|c[13]~31_combout  & ((\execute|alu|Add1~25 ) # (GND))) # (!\execute|alu_src_mux|c[13]~31_combout  & (!\execute|alu|Add1~25 ))))
// \execute|alu|Add1~27  = CARRY((\execute|srca_mux|d[13]~61_combout  & (\execute|alu_src_mux|c[13]~31_combout  & !\execute|alu|Add1~25 )) # (!\execute|srca_mux|d[13]~61_combout  & ((\execute|alu_src_mux|c[13]~31_combout ) # (!\execute|alu|Add1~25 ))))

	.dataa(\execute|srca_mux|d[13]~61_combout ),
	.datab(\execute|alu_src_mux|c[13]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~25 ),
	.combout(\execute|alu|Add1~26_combout ),
	.cout(\execute|alu|Add1~27 ));
// synopsys translate_off
defparam \execute|alu|Add1~26 .lut_mask = 16'h694D;
defparam \execute|alu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneiv_lcell_comb \execute|alu|Add0~31 (
// Equation(s):
// \execute|alu|Add0~31_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~26_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~29_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add0~29_combout ),
	.datad(\execute|alu|Add1~26_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~31 .lut_mask = 16'hFA50;
defparam \execute|alu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \ex_mem|ALU_ResultM[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~31_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[13] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneiv_lcell_comb \execute|alu_src_mux|c[13]~31 (
// Equation(s):
// \execute|alu_src_mux|c[13]~31_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[13]~36_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [13]))))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\ex_mem|ALU_ResultM [13]),
	.datac(\id_ex|ALUSrcE~q ),
	.datad(\execute|srcb_mux|d[13]~36_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[13]~31 .lut_mask = 16'h0F08;
defparam \execute|alu_src_mux|c[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneiv_lcell_comb \execute|alu|Add1~28 (
// Equation(s):
// \execute|alu|Add1~28_combout  = ((\execute|srca_mux|d[14]~59_combout  $ (\execute|alu_src_mux|c[14]~30_combout  $ (\execute|alu|Add1~27 )))) # (GND)
// \execute|alu|Add1~29  = CARRY((\execute|srca_mux|d[14]~59_combout  & ((!\execute|alu|Add1~27 ) # (!\execute|alu_src_mux|c[14]~30_combout ))) # (!\execute|srca_mux|d[14]~59_combout  & (!\execute|alu_src_mux|c[14]~30_combout  & !\execute|alu|Add1~27 )))

	.dataa(\execute|srca_mux|d[14]~59_combout ),
	.datab(\execute|alu_src_mux|c[14]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~27 ),
	.combout(\execute|alu|Add1~28_combout ),
	.cout(\execute|alu|Add1~29 ));
// synopsys translate_off
defparam \execute|alu|Add1~28 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneiv_lcell_comb \execute|alu|Add1~30 (
// Equation(s):
// \execute|alu|Add1~30_combout  = (\execute|srca_mux|d[15]~57_combout  & ((\execute|alu_src_mux|c[15]~29_combout  & (!\execute|alu|Add1~29 )) # (!\execute|alu_src_mux|c[15]~29_combout  & (\execute|alu|Add1~29  & VCC)))) # 
// (!\execute|srca_mux|d[15]~57_combout  & ((\execute|alu_src_mux|c[15]~29_combout  & ((\execute|alu|Add1~29 ) # (GND))) # (!\execute|alu_src_mux|c[15]~29_combout  & (!\execute|alu|Add1~29 ))))
// \execute|alu|Add1~31  = CARRY((\execute|srca_mux|d[15]~57_combout  & (\execute|alu_src_mux|c[15]~29_combout  & !\execute|alu|Add1~29 )) # (!\execute|srca_mux|d[15]~57_combout  & ((\execute|alu_src_mux|c[15]~29_combout ) # (!\execute|alu|Add1~29 ))))

	.dataa(\execute|srca_mux|d[15]~57_combout ),
	.datab(\execute|alu_src_mux|c[15]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~29 ),
	.combout(\execute|alu|Add1~30_combout ),
	.cout(\execute|alu|Add1~31 ));
// synopsys translate_off
defparam \execute|alu|Add1~30 .lut_mask = 16'h694D;
defparam \execute|alu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneiv_lcell_comb \execute|alu|Add1~32 (
// Equation(s):
// \execute|alu|Add1~32_combout  = ((\execute|srca_mux|d[16]~55_combout  $ (\execute|alu_src_mux|c[16]~28_combout  $ (\execute|alu|Add1~31 )))) # (GND)
// \execute|alu|Add1~33  = CARRY((\execute|srca_mux|d[16]~55_combout  & ((!\execute|alu|Add1~31 ) # (!\execute|alu_src_mux|c[16]~28_combout ))) # (!\execute|srca_mux|d[16]~55_combout  & (!\execute|alu_src_mux|c[16]~28_combout  & !\execute|alu|Add1~31 )))

	.dataa(\execute|srca_mux|d[16]~55_combout ),
	.datab(\execute|alu_src_mux|c[16]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~31 ),
	.combout(\execute|alu|Add1~32_combout ),
	.cout(\execute|alu|Add1~33 ));
// synopsys translate_off
defparam \execute|alu|Add1~32 .lut_mask = 16'h962B;
defparam \execute|alu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneiv_lcell_comb \execute|alu|Add1~34 (
// Equation(s):
// \execute|alu|Add1~34_combout  = (\execute|alu_src_mux|c[17]~27_combout  & ((\execute|srca_mux|d[17]~53_combout  & (!\execute|alu|Add1~33 )) # (!\execute|srca_mux|d[17]~53_combout  & ((\execute|alu|Add1~33 ) # (GND))))) # 
// (!\execute|alu_src_mux|c[17]~27_combout  & ((\execute|srca_mux|d[17]~53_combout  & (\execute|alu|Add1~33  & VCC)) # (!\execute|srca_mux|d[17]~53_combout  & (!\execute|alu|Add1~33 ))))
// \execute|alu|Add1~35  = CARRY((\execute|alu_src_mux|c[17]~27_combout  & ((!\execute|alu|Add1~33 ) # (!\execute|srca_mux|d[17]~53_combout ))) # (!\execute|alu_src_mux|c[17]~27_combout  & (!\execute|srca_mux|d[17]~53_combout  & !\execute|alu|Add1~33 )))

	.dataa(\execute|alu_src_mux|c[17]~27_combout ),
	.datab(\execute|srca_mux|d[17]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~33 ),
	.combout(\execute|alu|Add1~34_combout ),
	.cout(\execute|alu|Add1~35 ));
// synopsys translate_off
defparam \execute|alu|Add1~34 .lut_mask = 16'h692B;
defparam \execute|alu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneiv_lcell_comb \execute|alu|Add1~36 (
// Equation(s):
// \execute|alu|Add1~36_combout  = ((\execute|alu_src_mux|c[18]~26_combout  $ (\execute|srca_mux|d[18]~51_combout  $ (\execute|alu|Add1~35 )))) # (GND)
// \execute|alu|Add1~37  = CARRY((\execute|alu_src_mux|c[18]~26_combout  & (\execute|srca_mux|d[18]~51_combout  & !\execute|alu|Add1~35 )) # (!\execute|alu_src_mux|c[18]~26_combout  & ((\execute|srca_mux|d[18]~51_combout ) # (!\execute|alu|Add1~35 ))))

	.dataa(\execute|alu_src_mux|c[18]~26_combout ),
	.datab(\execute|srca_mux|d[18]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add1~35 ),
	.combout(\execute|alu|Add1~36_combout ),
	.cout(\execute|alu|Add1~37 ));
// synopsys translate_off
defparam \execute|alu|Add1~36 .lut_mask = 16'h964D;
defparam \execute|alu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneiv_lcell_comb \execute|alu|Add0~52 (
// Equation(s):
// \execute|alu|Add0~52_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~40_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~50_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add1~40_combout ),
	.datad(\execute|alu|Add0~50_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~52 .lut_mask = 16'hF5A0;
defparam \execute|alu|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N23
dffeas \ex_mem|ALU_ResultM[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[20] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N14
cycloneiv_lcell_comb \execute|srcb_mux|d[20]~56 (
// Equation(s):
// \execute|srcb_mux|d[20]~56_combout  = (\execute|srcb_mux|d[20]~29_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [20]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [20]),
	.datad(\execute|srcb_mux|d[20]~29_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[20]~56_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[20]~56 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[20]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N15
dffeas \ex_mem|WriteDataM[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[20]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [20]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[20] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneiv_lcell_comb \memory|dmem|mem~78 (
// Equation(s):
// \memory|dmem|mem~78_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~20_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~20_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~78_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~78 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N4
cycloneiv_lcell_comb \memory|dmem|mem~79 (
// Equation(s):
// \memory|dmem|mem~79_combout  = (\memory|dmem|mem_rtl_0_bypass [60] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [59])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~78_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [60] & 
// (\memory|dmem|mem_rtl_0_bypass [59]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [60]),
	.datab(\memory|dmem|mem_rtl_0_bypass [59]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~78_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~79_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~79 .lut_mask = 16'hCEC4;
defparam \memory|dmem|mem~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y23_N5
dffeas \mem_wb|ReadDataW[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~79_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[19] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N8
cycloneiv_lcell_comb \writeback|result_mux|c[19]~19 (
// Equation(s):
// \writeback|result_mux|c[19]~19_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [19]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [19]))

	.dataa(gnd),
	.datab(\mem_wb|ALU_ResultW [19]),
	.datac(\mem_wb|ReadDataW [19]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[19]~19 .lut_mask = 16'hF0CC;
defparam \writeback|result_mux|c[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N12
cycloneiv_lcell_comb \decode|rf|Register~181 (
// Equation(s):
// \decode|rf|Register~181_combout  = (\decode|rf|Register~180_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [46] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [46]),
	.datac(\decode|rf|Register~180_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\decode|rf|Register~181_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~181 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N13
dffeas \id_ex|RD1_E[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~181_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[17] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N20
cycloneiv_lcell_comb \execute|srca_mux|d[17]~52 (
// Equation(s):
// \execute|srca_mux|d[17]~52_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[17]~17_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [17])))))

	.dataa(\writeback|result_mux|c[17]~17_combout ),
	.datab(\id_ex|RD1_E [17]),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[17]~52 .lut_mask = 16'h00AC;
defparam \execute|srca_mux|d[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneiv_lcell_comb \execute|srca_mux|d[17]~53 (
// Equation(s):
// \execute|srca_mux|d[17]~53_combout  = (\execute|srca_mux|d[17]~52_combout ) # ((\ex_mem|ALU_ResultM [17] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [17]),
	.datab(gnd),
	.datac(\execute|srca_mux|d[17]~52_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[17]~53 .lut_mask = 16'hFAF0;
defparam \execute|srca_mux|d[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneiv_lcell_comb \execute|alu|Add0~43 (
// Equation(s):
// \execute|alu|Add0~43_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~34_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~41_combout ))

	.dataa(\execute|alu|Add0~41_combout ),
	.datab(gnd),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add1~34_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~43 .lut_mask = 16'hFA0A;
defparam \execute|alu|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N31
dffeas \ex_mem|ALU_ResultM[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~43_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[17] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneiv_lcell_comb \execute|alu_src_mux|c[17]~27 (
// Equation(s):
// \execute|alu_src_mux|c[17]~27_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[17]~32_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [17]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [17]),
	.datad(\execute|srcb_mux|d[17]~32_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[17]~27 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneiv_lcell_comb \execute|srca_mux|d[16]~54 (
// Equation(s):
// \execute|srca_mux|d[16]~54_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[16]~16_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [16]))))

	.dataa(\id_ex|RD1_E [16]),
	.datab(\writeback|result_mux|c[16]~16_combout ),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[16]~54 .lut_mask = 16'h0C0A;
defparam \execute|srca_mux|d[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneiv_lcell_comb \execute|srca_mux|d[16]~55 (
// Equation(s):
// \execute|srca_mux|d[16]~55_combout  = (\execute|srca_mux|d[16]~54_combout ) # ((\ex_mem|ALU_ResultM [16] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [16]),
	.datac(\execute|srca_mux|d[16]~54_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[16]~55 .lut_mask = 16'hFCF0;
defparam \execute|srca_mux|d[16]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N30
cycloneiv_lcell_comb \execute|alu|Add0~35 (
// Equation(s):
// \execute|alu|Add0~35_combout  = (\execute|alu_src_mux|c[15]~29_combout  & ((\execute|srca_mux|d[15]~57_combout  & (\execute|alu|Add0~33  & VCC)) # (!\execute|srca_mux|d[15]~57_combout  & (!\execute|alu|Add0~33 )))) # 
// (!\execute|alu_src_mux|c[15]~29_combout  & ((\execute|srca_mux|d[15]~57_combout  & (!\execute|alu|Add0~33 )) # (!\execute|srca_mux|d[15]~57_combout  & ((\execute|alu|Add0~33 ) # (GND)))))
// \execute|alu|Add0~36  = CARRY((\execute|alu_src_mux|c[15]~29_combout  & (!\execute|srca_mux|d[15]~57_combout  & !\execute|alu|Add0~33 )) # (!\execute|alu_src_mux|c[15]~29_combout  & ((!\execute|alu|Add0~33 ) # (!\execute|srca_mux|d[15]~57_combout ))))

	.dataa(\execute|alu_src_mux|c[15]~29_combout ),
	.datab(\execute|srca_mux|d[15]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~33 ),
	.combout(\execute|alu|Add0~35_combout ),
	.cout(\execute|alu|Add0~36 ));
// synopsys translate_off
defparam \execute|alu|Add0~35 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y23_N0
cycloneiv_lcell_comb \execute|alu|Add0~38 (
// Equation(s):
// \execute|alu|Add0~38_combout  = ((\execute|alu_src_mux|c[16]~28_combout  $ (\execute|srca_mux|d[16]~55_combout  $ (!\execute|alu|Add0~36 )))) # (GND)
// \execute|alu|Add0~39  = CARRY((\execute|alu_src_mux|c[16]~28_combout  & ((\execute|srca_mux|d[16]~55_combout ) # (!\execute|alu|Add0~36 ))) # (!\execute|alu_src_mux|c[16]~28_combout  & (\execute|srca_mux|d[16]~55_combout  & !\execute|alu|Add0~36 )))

	.dataa(\execute|alu_src_mux|c[16]~28_combout ),
	.datab(\execute|srca_mux|d[16]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~36 ),
	.combout(\execute|alu|Add0~38_combout ),
	.cout(\execute|alu|Add0~39 ));
// synopsys translate_off
defparam \execute|alu|Add0~38 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N0
cycloneiv_lcell_comb \execute|alu|Add0~46 (
// Equation(s):
// \execute|alu|Add0~46_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~36_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~44_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(gnd),
	.datac(\execute|alu|Add0~44_combout ),
	.datad(\execute|alu|Add1~36_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~46 .lut_mask = 16'hFA50;
defparam \execute|alu|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N1
dffeas \ex_mem|ALU_ResultM[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[18] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y23_N23
dffeas \mem_wb|ALU_ResultW[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [18]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[18] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N0
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N1
dffeas \memory|dmem|mem_rtl_0_bypass[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y23_N25
dffeas \memory|dmem|mem~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~19 .is_wysiwyg = "true";
defparam \memory|dmem|mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N24
cycloneiv_lcell_comb \memory|dmem|mem~76 (
// Equation(s):
// \memory|dmem|mem~76_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~19_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~19_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~76_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~76 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneiv_lcell_comb \memory|dmem|mem~77 (
// Equation(s):
// \memory|dmem|mem~77_combout  = (\memory|dmem|mem_rtl_0_bypass [58] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [57])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~76_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [58] & 
// (\memory|dmem|mem_rtl_0_bypass [57]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [57]),
	.datab(\memory|dmem|mem_rtl_0_bypass [58]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~76_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~77_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~77 .lut_mask = 16'hAEA2;
defparam \memory|dmem|mem~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y23_N29
dffeas \mem_wb|ReadDataW[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~77_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[18] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N22
cycloneiv_lcell_comb \writeback|result_mux|c[18]~18 (
// Equation(s):
// \writeback|result_mux|c[18]~18_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [18]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [18]))

	.dataa(gnd),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [18]),
	.datad(\mem_wb|ReadDataW [18]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[18]~18 .lut_mask = 16'hFC30;
defparam \writeback|result_mux|c[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y26_N25
dffeas \decode|rf|Register_rtl_1_bypass[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[45] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y26_N24
cycloneiv_lcell_comb \decode|rf|Register~182 (
// Equation(s):
// \decode|rf|Register~182_combout  = (\decode|rf|Register_rtl_1_bypass [45] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [46])))

	.dataa(\decode|rf|Register_rtl_1_bypass [46]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [45]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~182_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~182 .lut_mask = 16'hF050;
defparam \decode|rf|Register~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneiv_lcell_comb \decode|rf|Register~183 (
// Equation(s):
// \decode|rf|Register~183_combout  = (\decode|rf|Register~182_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [46] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [46]),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a17 ),
	.datad(\decode|rf|Register~182_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~183_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~183 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N25
dffeas \id_ex|RD2_E[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~183_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [17]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[17] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneiv_lcell_comb \execute|srcb_mux|d[17]~32 (
// Equation(s):
// \execute|srcb_mux|d[17]~32_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[17]~17_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [17])))))

	.dataa(\writeback|result_mux|c[17]~17_combout ),
	.datab(\id_ex|RD2_E [17]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[17]~32 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N26
cycloneiv_lcell_comb \execute|srcb_mux|d[17]~53 (
// Equation(s):
// \execute|srcb_mux|d[17]~53_combout  = (\execute|srcb_mux|d[17]~32_combout ) # ((\ex_mem|ALU_ResultM [17] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [17]),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\execute|srcb_mux|d[17]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[17]~53 .lut_mask = 16'hF8F8;
defparam \execute|srcb_mux|d[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N27
dffeas \ex_mem|WriteDataM[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[17]~53_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[17] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N5
dffeas \memory|dmem|mem_rtl_0_bypass[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N23
dffeas \memory|dmem|mem~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~18 .is_wysiwyg = "true";
defparam \memory|dmem|mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N4
cycloneiv_lcell_comb \execute|srcb_mux|d[16]~52 (
// Equation(s):
// \execute|srcb_mux|d[16]~52_combout  = (\execute|srcb_mux|d[16]~33_combout ) # ((\ex_mem|ALU_ResultM [16] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [16]),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[16]~33_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[16]~52 .lut_mask = 16'hFF88;
defparam \execute|srcb_mux|d[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y23_N5
dffeas \ex_mem|WriteDataM[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[16]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[16] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N22
cycloneiv_lcell_comb \memory|dmem|mem~74 (
// Equation(s):
// \memory|dmem|mem~74_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~18_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~18_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~74_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~74 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N18
cycloneiv_lcell_comb \memory|dmem|mem~75 (
// Equation(s):
// \memory|dmem|mem~75_combout  = (\memory|dmem|mem_rtl_0_bypass [56] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [55])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~74_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [56] & 
// (\memory|dmem|mem_rtl_0_bypass [55]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [56]),
	.datab(\memory|dmem|mem_rtl_0_bypass [55]),
	.datac(\memory|dmem|mem~74_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~75_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~75 .lut_mask = 16'hCCE4;
defparam \memory|dmem|mem~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N19
dffeas \mem_wb|ReadDataW[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~75_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[17] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N15
dffeas \mem_wb|ALU_ResultW[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [17]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[17] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N14
cycloneiv_lcell_comb \writeback|result_mux|c[17]~17 (
// Equation(s):
// \writeback|result_mux|c[17]~17_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [17])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [17])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [17]),
	.datac(\mem_wb|ALU_ResultW [17]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[17]~17 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneiv_lcell_comb \decode|rf|Register~187 (
// Equation(s):
// \decode|rf|Register~187_combout  = (\decode|rf|Register~186_combout ) # ((\decode|rf|Register_rtl_1_bypass [44] & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a16  & \decode|rf|Register~78_combout )))

	.dataa(\decode|rf|Register_rtl_1_bypass [44]),
	.datab(\decode|rf|Register~186_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a16 ),
	.datad(\decode|rf|Register~78_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~187_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~187 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N3
dffeas \id_ex|RD2_E[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~187_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [16]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[16] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[16]~33 (
// Equation(s):
// \execute|srcb_mux|d[16]~33_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[16]~16_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [16])))))

	.dataa(\writeback|result_mux|c[16]~16_combout ),
	.datab(\id_ex|RD2_E [16]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[16]~33 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N6
cycloneiv_lcell_comb \execute|alu_src_mux|c[16]~28 (
// Equation(s):
// \execute|alu_src_mux|c[16]~28_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[16]~33_combout ) # ((\ex_mem|ALU_ResultM [16] & \data_hazard_unit|ForwardBE[1]~11_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\ex_mem|ALU_ResultM [16]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[16]~33_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[16]~28 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneiv_lcell_comb \execute|alu|Add0~40 (
// Equation(s):
// \execute|alu|Add0~40_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~32_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~38_combout )))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(\execute|alu|Add1~32_combout ),
	.datac(\execute|alu|Add0~38_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute|alu|Add0~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~40 .lut_mask = 16'hD8D8;
defparam \execute|alu|Add0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y23_N5
dffeas \ex_mem|ALU_ResultM[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[16] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y23_N7
dffeas \mem_wb|ALU_ResultW[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [16]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[16] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y23_N6
cycloneiv_lcell_comb \writeback|result_mux|c[16]~16 (
// Equation(s):
// \writeback|result_mux|c[16]~16_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [16])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [16])))

	.dataa(\mem_wb|ReadDataW [16]),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeback|result_mux|c[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[16]~16 .lut_mask = 16'hB8B8;
defparam \writeback|result_mux|c[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y26_N6
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[40]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y26_N7
dffeas \decode|rf|Register_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N20
cycloneiv_lcell_comb \decode|rf|Register~193 (
// Equation(s):
// \decode|rf|Register~193_combout  = (\decode|rf|Register~192_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a14  & \decode|rf|Register_rtl_0_bypass [40])))

	.dataa(\decode|rf|Register~192_combout ),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\decode|rf|Register_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\decode|rf|Register~193_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~193 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N21
dffeas \id_ex|RD1_E[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~193_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[14] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N10
cycloneiv_lcell_comb \execute|srca_mux|d[14]~58 (
// Equation(s):
// \execute|srca_mux|d[14]~58_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[14]~14_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [14])))))

	.dataa(\writeback|result_mux|c[14]~14_combout ),
	.datab(\id_ex|RD1_E [14]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[14]~58 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N6
cycloneiv_lcell_comb \execute|srca_mux|d[14]~59 (
// Equation(s):
// \execute|srca_mux|d[14]~59_combout  = (\execute|srca_mux|d[14]~58_combout ) # ((\ex_mem|ALU_ResultM [14] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [14]),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srca_mux|d[14]~58_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[14]~59_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[14]~59 .lut_mask = 16'hFF88;
defparam \execute|srca_mux|d[14]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N28
cycloneiv_lcell_comb \execute|alu|Add0~32 (
// Equation(s):
// \execute|alu|Add0~32_combout  = ((\execute|alu_src_mux|c[14]~30_combout  $ (\execute|srca_mux|d[14]~59_combout  $ (!\execute|alu|Add0~30 )))) # (GND)
// \execute|alu|Add0~33  = CARRY((\execute|alu_src_mux|c[14]~30_combout  & ((\execute|srca_mux|d[14]~59_combout ) # (!\execute|alu|Add0~30 ))) # (!\execute|alu_src_mux|c[14]~30_combout  & (\execute|srca_mux|d[14]~59_combout  & !\execute|alu|Add0~30 )))

	.dataa(\execute|alu_src_mux|c[14]~30_combout ),
	.datab(\execute|srca_mux|d[14]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~30 ),
	.combout(\execute|alu|Add0~32_combout ),
	.cout(\execute|alu|Add0~33 ));
// synopsys translate_off
defparam \execute|alu|Add0~32 .lut_mask = 16'h698E;
defparam \execute|alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N24
cycloneiv_lcell_comb \execute|alu|Add0~37 (
// Equation(s):
// \execute|alu|Add0~37_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~30_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~35_combout ))

	.dataa(gnd),
	.datab(\execute|alu|Add0~35_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add1~30_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~37 .lut_mask = 16'hFC0C;
defparam \execute|alu|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N25
dffeas \ex_mem|ALU_ResultM[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~37_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[15] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N18
cycloneiv_lcell_comb \execute|srcb_mux|d[15]~51 (
// Equation(s):
// \execute|srcb_mux|d[15]~51_combout  = (\execute|srcb_mux|d[15]~34_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [15]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [15]),
	.datad(\execute|srcb_mux|d[15]~34_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[15]~51_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[15]~51 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[15]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N19
dffeas \ex_mem|WriteDataM[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[15]~51_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[15] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N2
cycloneiv_lcell_comb \memory|dmem|mem~68 (
// Equation(s):
// \memory|dmem|mem~68_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~15_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~15_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~68_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~68 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N20
cycloneiv_lcell_comb \memory|dmem|mem~69 (
// Equation(s):
// \memory|dmem|mem~69_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [49])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [50] & ((\memory|dmem|mem~68_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [50] & 
// (\memory|dmem|mem_rtl_0_bypass [49]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [49]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [50]),
	.datad(\memory|dmem|mem~68_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~69_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~69 .lut_mask = 16'hBA8A;
defparam \memory|dmem|mem~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N21
dffeas \mem_wb|ReadDataW[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~69_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[14] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N22
cycloneiv_lcell_comb \execute|alu|Add0~34 (
// Equation(s):
// \execute|alu|Add0~34_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~28_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~32_combout ))

	.dataa(gnd),
	.datab(\execute|alu|Add0~32_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add1~28_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~34 .lut_mask = 16'hFC0C;
defparam \execute|alu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N23
dffeas \ex_mem|ALU_ResultM[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[14] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y24_N9
dffeas \mem_wb|ALU_ResultW[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [14]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[14] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N8
cycloneiv_lcell_comb \writeback|result_mux|c[14]~14 (
// Equation(s):
// \writeback|result_mux|c[14]~14_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [14])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [14])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [14]),
	.datac(\mem_wb|ALU_ResultW [14]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[14]~14 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N2
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[40]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y26_N3
dffeas \decode|rf|Register_rtl_1_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N17
dffeas \decode|rf|Register_rtl_1_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~194 (
// Equation(s):
// \decode|rf|Register~194_combout  = (\decode|rf|Register_rtl_1_bypass [39] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [40])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_1_bypass [40]),
	.datac(\decode|rf|Register_rtl_1_bypass [39]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~194_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~194 .lut_mask = 16'hF030;
defparam \decode|rf|Register~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N22
cycloneiv_lcell_comb \decode|rf|Register~195 (
// Equation(s):
// \decode|rf|Register~195_combout  = (\decode|rf|Register~194_combout ) # ((\decode|rf|Register_rtl_1_bypass [40] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [40]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a14 ),
	.datad(\decode|rf|Register~194_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~195_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~195 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N23
dffeas \id_ex|RD2_E[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~195_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [14]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[14] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[14]~35 (
// Equation(s):
// \execute|srcb_mux|d[14]~35_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[14]~14_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [14])))))

	.dataa(\writeback|result_mux|c[14]~14_combout ),
	.datab(\id_ex|RD2_E [14]),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[14]~35 .lut_mask = 16'h00AC;
defparam \execute|srcb_mux|d[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[14]~50 (
// Equation(s):
// \execute|srcb_mux|d[14]~50_combout  = (\execute|srcb_mux|d[14]~35_combout ) # ((\ex_mem|ALU_ResultM [14] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [14]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[14]~35_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[14]~50_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[14]~50 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[14]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N3
dffeas \ex_mem|WriteDataM[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[14]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[14] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N18
cycloneiv_lcell_comb \memory|dmem|mem~66 (
// Equation(s):
// \memory|dmem|mem~66_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~14_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~14_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~66_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~66 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneiv_lcell_comb \memory|dmem|mem~67 (
// Equation(s):
// \memory|dmem|mem~67_combout  = (\memory|dmem|mem_rtl_0_bypass [48] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [47])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~66_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [48] & 
// (\memory|dmem|mem_rtl_0_bypass [47]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [47]),
	.datab(\memory|dmem|mem_rtl_0_bypass [48]),
	.datac(\memory|dmem|mem~66_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~67_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~67 .lut_mask = 16'hAAE2;
defparam \memory|dmem|mem~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \mem_wb|ReadDataW[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~67_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[13] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \mem_wb|ALU_ResultW[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [13]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[13] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneiv_lcell_comb \writeback|result_mux|c[13]~13 (
// Equation(s):
// \writeback|result_mux|c[13]~13_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [13])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [13])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [13]),
	.datac(\mem_wb|ALU_ResultW [13]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[13]~13 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneiv_lcell_comb \execute|srcb_mux|d[13]~36 (
// Equation(s):
// \execute|srcb_mux|d[13]~36_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[13]~13_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [13]))))

	.dataa(\id_ex|RD2_E [13]),
	.datab(\writeback|result_mux|c[13]~13_combout ),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[13]~36 .lut_mask = 16'h00CA;
defparam \execute|srcb_mux|d[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneiv_lcell_comb \execute|srcb_mux|d[13]~49 (
// Equation(s):
// \execute|srcb_mux|d[13]~49_combout  = (\execute|srcb_mux|d[13]~36_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [13]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\execute|srcb_mux|d[13]~36_combout ),
	.datad(\ex_mem|ALU_ResultM [13]),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[13]~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[13]~49 .lut_mask = 16'hFAF0;
defparam \execute|srcb_mux|d[13]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \ex_mem|WriteDataM[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[13]~49_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[13] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N6
cycloneiv_lcell_comb \memory|dmem|mem~64 (
// Equation(s):
// \memory|dmem|mem~64_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~13_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~13_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~64 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N6
cycloneiv_lcell_comb \memory|dmem|mem~65 (
// Equation(s):
// \memory|dmem|mem~65_combout  = (\memory|dmem|mem_rtl_0_bypass [46] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [45])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~64_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [46] & 
// (\memory|dmem|mem_rtl_0_bypass [45]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [46]),
	.datab(\memory|dmem|mem_rtl_0_bypass [45]),
	.datac(\memory|dmem|mem~64_combout ),
	.datad(\memory|dmem|mem~40_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~65_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~65 .lut_mask = 16'hCCE4;
defparam \memory|dmem|mem~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N7
dffeas \mem_wb|ReadDataW[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~65_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[12] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N26
cycloneiv_lcell_comb \writeback|result_mux|c[12]~12 (
// Equation(s):
// \writeback|result_mux|c[12]~12_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [12]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [12]))

	.dataa(gnd),
	.datab(\mem_wb|ResultSrcW~q ),
	.datac(\mem_wb|ALU_ResultW [12]),
	.datad(\mem_wb|ReadDataW [12]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[12]~12 .lut_mask = 16'hFC30;
defparam \writeback|result_mux|c[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N14
cycloneiv_lcell_comb \decode|rf|Register~201 (
// Equation(s):
// \decode|rf|Register~201_combout  = (\decode|rf|Register~200_combout ) # ((\decode|rf|Register_rtl_0_bypass [36] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\decode|rf|Register~200_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [36]),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\decode|rf|Register~201_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~201 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N15
dffeas \id_ex|RD1_E[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~201_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[12] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N18
cycloneiv_lcell_comb \execute|srca_mux|d[12]~62 (
// Equation(s):
// \execute|srca_mux|d[12]~62_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[12]~12_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [12])))))

	.dataa(\writeback|result_mux|c[12]~12_combout ),
	.datab(\id_ex|RD1_E [12]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[12]~62 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N8
cycloneiv_lcell_comb \execute|srca_mux|d[12]~63 (
// Equation(s):
// \execute|srca_mux|d[12]~63_combout  = (\execute|srca_mux|d[12]~62_combout ) # ((\ex_mem|ALU_ResultM [12] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [12]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[12]~62_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[12]~63 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y24_N0
cycloneiv_lcell_comb \execute|alu|Add0~28 (
// Equation(s):
// \execute|alu|Add0~28_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~24_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~26_combout ))

	.dataa(\id_ex|ALUControlE [0]),
	.datab(\execute|alu|Add0~26_combout ),
	.datac(gnd),
	.datad(\execute|alu|Add1~24_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~28 .lut_mask = 16'hEE44;
defparam \execute|alu|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y24_N1
dffeas \ex_mem|ALU_ResultM[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[12] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N14
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[36]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N15
dffeas \decode|rf|Register_rtl_1_bypass[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N28
cycloneiv_lcell_comb \decode|rf|Register~203 (
// Equation(s):
// \decode|rf|Register~203_combout  = (\decode|rf|Register~202_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [36] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(\decode|rf|Register~202_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1_bypass [36]),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\decode|rf|Register~203_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~203 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N29
dffeas \id_ex|RD2_E[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~203_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [12]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[12] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[12]~37 (
// Equation(s):
// \execute|srcb_mux|d[12]~37_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[12]~12_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [12])))))

	.dataa(\writeback|result_mux|c[12]~12_combout ),
	.datab(\id_ex|RD2_E [12]),
	.datac(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.datad(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[12]~37 .lut_mask = 16'h00AC;
defparam \execute|srcb_mux|d[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N30
cycloneiv_lcell_comb \execute|srcb_mux|d[12]~48 (
// Equation(s):
// \execute|srcb_mux|d[12]~48_combout  = (\execute|srcb_mux|d[12]~37_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [12]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(gnd),
	.datac(\ex_mem|ALU_ResultM [12]),
	.datad(\execute|srcb_mux|d[12]~37_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[12]~48_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[12]~48 .lut_mask = 16'hFFA0;
defparam \execute|srcb_mux|d[12]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N31
dffeas \ex_mem|WriteDataM[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[12]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[12] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y22_N14
cycloneiv_lcell_comb \memory|dmem|mem~62 (
// Equation(s):
// \memory|dmem|mem~62_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~12_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~12_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~62 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneiv_lcell_comb \memory|dmem|mem~63 (
// Equation(s):
// \memory|dmem|mem~63_combout  = (\memory|dmem|mem~40_combout  & (((\memory|dmem|mem_rtl_0_bypass [43])))) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [44] & ((\memory|dmem|mem~62_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [44] & 
// (\memory|dmem|mem_rtl_0_bypass [43]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [44]),
	.datac(\memory|dmem|mem_rtl_0_bypass [43]),
	.datad(\memory|dmem|mem~62_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~63 .lut_mask = 16'hF4B0;
defparam \memory|dmem|mem~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N17
dffeas \mem_wb|ReadDataW[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~63_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[11] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N31
dffeas \mem_wb|ALU_ResultW[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [11]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[11] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N30
cycloneiv_lcell_comb \writeback|result_mux|c[11]~11 (
// Equation(s):
// \writeback|result_mux|c[11]~11_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [11])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [11])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [11]),
	.datac(\mem_wb|ALU_ResultW [11]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[11]~11 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[30]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N15
dffeas \decode|rf|Register_rtl_0_bypass[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \decode|rf|Register_rtl_0_bypass[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneiv_lcell_comb \decode|rf|Register~112 (
// Equation(s):
// \decode|rf|Register~112_combout  = (\decode|rf|Register_rtl_0_bypass [29] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [30])))

	.dataa(gnd),
	.datab(\decode|rf|Register_rtl_0_bypass [30]),
	.datac(\decode|rf|Register_rtl_0_bypass [29]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~112_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~112 .lut_mask = 16'hF030;
defparam \decode|rf|Register~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneiv_lcell_comb \decode|rf|Register~113 (
// Equation(s):
// \decode|rf|Register~113_combout  = (\decode|rf|Register~112_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a9  & \decode|rf|Register_rtl_0_bypass [30])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\decode|rf|Register_rtl_0_bypass [30]),
	.datad(\decode|rf|Register~112_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~113_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~113 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \id_ex|RD1_E[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~113_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [9]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[9] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneiv_lcell_comb \execute|srca_mux|d[9]~18 (
// Equation(s):
// \execute|srca_mux|d[9]~18_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[9]~9_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [9])))))

	.dataa(\writeback|result_mux|c[9]~9_combout ),
	.datab(\id_ex|RD1_E [9]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[9]~18 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneiv_lcell_comb \execute|srca_mux|d[9]~19 (
// Equation(s):
// \execute|srca_mux|d[9]~19_combout  = (\execute|srca_mux|d[9]~18_combout ) # ((\ex_mem|ALU_ResultM [9] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [9]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[9]~18_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[9]~19 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N22
cycloneiv_lcell_comb \execute|alu|Result[9]~7 (
// Equation(s):
// \execute|alu|Result[9]~7_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~18_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[9]~7 .lut_mask = 16'h3300;
defparam \execute|alu|Result[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N31
dffeas \ex_mem|ALU_ResultM[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[9]~7_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[9] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneiv_lcell_comb \execute|srcb_mux|d[9]~45 (
// Equation(s):
// \execute|srcb_mux|d[9]~45_combout  = (\execute|srcb_mux|d[9]~15_combout ) # ((\ex_mem|ALU_ResultM [9] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [9]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[9]~15_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[9]~45 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \ex_mem|WriteDataM[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[9]~45_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[9] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \memory|dmem|mem_rtl_0_bypass[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N31
dffeas \memory|dmem|mem~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~10 .is_wysiwyg = "true";
defparam \memory|dmem|mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N30
cycloneiv_lcell_comb \memory|dmem|mem~58 (
// Equation(s):
// \memory|dmem|mem~58_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~10_q )))

	.dataa(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(gnd),
	.datac(\memory|dmem|mem~10_q ),
	.datad(\memory|dmem|mem~0_q ),
	.cin(gnd),
	.combout(\memory|dmem|mem~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~58 .lut_mask = 16'hAAF0;
defparam \memory|dmem|mem~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N14
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \memory|dmem|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y24_N15
dffeas \memory|dmem|mem_rtl_0_bypass[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cycloneiv_lcell_comb \memory|dmem|mem~59 (
// Equation(s):
// \memory|dmem|mem~59_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [39])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [40] & ((\memory|dmem|mem~58_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [40] & 
// (\memory|dmem|mem_rtl_0_bypass [39]))))

	.dataa(\memory|dmem|mem~40_combout ),
	.datab(\memory|dmem|mem_rtl_0_bypass [39]),
	.datac(\memory|dmem|mem~58_combout ),
	.datad(\memory|dmem|mem_rtl_0_bypass [40]),
	.cin(gnd),
	.combout(\memory|dmem|mem~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~59 .lut_mask = 16'hD8CC;
defparam \memory|dmem|mem~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \mem_wb|ReadDataW[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~59_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[9] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \mem_wb|ALU_ResultW[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [9]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[9] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneiv_lcell_comb \writeback|result_mux|c[9]~9 (
// Equation(s):
// \writeback|result_mux|c[9]~9_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [9])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [9])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [9]),
	.datac(\mem_wb|ALU_ResultW [9]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[9]~9 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~109 (
// Equation(s):
// \decode|rf|Register~109_combout  = (\decode|rf|Register~108_combout ) # ((\decode|rf|Register_rtl_0_bypass [28] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a8 )))

	.dataa(\decode|rf|Register_rtl_0_bypass [28]),
	.datab(\decode|rf|Register~71_combout ),
	.datac(\decode|rf|Register~108_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\decode|rf|Register~109_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~109 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y26_N17
dffeas \id_ex|RD1_E[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~109_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[8] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneiv_lcell_comb \execute|srca_mux|d[8]~16 (
// Equation(s):
// \execute|srca_mux|d[8]~16_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[8]~8_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [8])))))

	.dataa(\writeback|result_mux|c[8]~8_combout ),
	.datab(\id_ex|RD1_E [8]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[8]~16 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N20
cycloneiv_lcell_comb \execute|srca_mux|d[8]~17 (
// Equation(s):
// \execute|srca_mux|d[8]~17_combout  = (\execute|srca_mux|d[8]~16_combout ) # ((\ex_mem|ALU_ResultM [8] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [8]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[8]~16_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[8]~17 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N26
cycloneiv_lcell_comb \execute|alu|Result[8]~6 (
// Equation(s):
// \execute|alu|Result[8]~6_combout  = (\execute|alu|Add0~16_combout  & !\id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(\execute|alu|Add0~16_combout ),
	.datac(gnd),
	.datad(\id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\execute|alu|Result[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[8]~6 .lut_mask = 16'h00CC;
defparam \execute|alu|Result[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N0
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[8]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[8]~feeder_combout  = \execute|alu|Result[8]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Result[8]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[8]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem|ALU_ResultM[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N1
dffeas \ex_mem|ALU_ResultM[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[8] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y25_N23
dffeas \mem_wb|ALU_ResultW[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [8]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[8] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y25_N27
dffeas \decode|rf|Register_rtl_1_bypass[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y26_N28
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[28]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y26_N29
dffeas \decode|rf|Register_rtl_1_bypass[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneiv_lcell_comb \decode|rf|Register~110 (
// Equation(s):
// \decode|rf|Register~110_combout  = (\decode|rf|Register_rtl_1_bypass [27] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [28])))

	.dataa(\decode|rf|Register~76_combout ),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [27]),
	.datad(\decode|rf|Register_rtl_1_bypass [28]),
	.cin(gnd),
	.combout(\decode|rf|Register~110_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~110 .lut_mask = 16'hA0F0;
defparam \decode|rf|Register~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneiv_lcell_comb \decode|rf|Register~111 (
// Equation(s):
// \decode|rf|Register~111_combout  = (\decode|rf|Register~110_combout ) # ((\decode|rf|Register_rtl_1_bypass [28] & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a8  & \decode|rf|Register~78_combout )))

	.dataa(\decode|rf|Register_rtl_1_bypass [28]),
	.datab(\decode|rf|Register_rtl_1|auto_generated|ram_block1a8 ),
	.datac(\decode|rf|Register~110_combout ),
	.datad(\decode|rf|Register~78_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~111_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~111 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N9
dffeas \id_ex|RD2_E[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~111_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [8]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[8] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[8]~14 (
// Equation(s):
// \execute|srcb_mux|d[8]~14_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[8]~8_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [8])))))

	.dataa(\writeback|result_mux|c[8]~8_combout ),
	.datab(\id_ex|RD2_E [8]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[8]~14 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneiv_lcell_comb \execute|srcb_mux|d[8]~44 (
// Equation(s):
// \execute|srcb_mux|d[8]~44_combout  = (\execute|srcb_mux|d[8]~14_combout ) # ((\ex_mem|ALU_ResultM [8] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [8]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[8]~14_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[8]~44 .lut_mask = 16'hFFC0;
defparam \execute|srcb_mux|d[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y25_N31
dffeas \ex_mem|WriteDataM[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[8]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[8] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N5
dffeas \memory|dmem|mem_rtl_0_bypass[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N15
dffeas \memory|dmem|mem~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~9 .is_wysiwyg = "true";
defparam \memory|dmem|mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneiv_lcell_comb \execute|srcb_mux|d[1]~39 (
// Equation(s):
// \execute|srcb_mux|d[1]~39_combout  = (\execute|srcb_mux|d[1]~3_combout ) # (\execute|srcb_mux|d[1]~2_combout )

	.dataa(gnd),
	.datab(\execute|srcb_mux|d[1]~3_combout ),
	.datac(\execute|srcb_mux|d[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[1]~39 .lut_mask = 16'hFCFC;
defparam \execute|srcb_mux|d[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N23
dffeas \ex_mem|WriteDataM[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[1]~39_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[1] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N20
cycloneiv_lcell_comb \execute|srcb_mux|d[3]~41 (
// Equation(s):
// \execute|srcb_mux|d[3]~41_combout  = (\execute|srcb_mux|d[3]~7_combout ) # ((\ex_mem|ALU_ResultM [3] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\execute|srcb_mux|d[3]~7_combout ),
	.datab(\ex_mem|ALU_ResultM [3]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[3]~41 .lut_mask = 16'hEAEA;
defparam \execute|srcb_mux|d[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N21
dffeas \ex_mem|WriteDataM[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[3]~41_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[3] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[4]~42 (
// Equation(s):
// \execute|srcb_mux|d[4]~42_combout  = (\data_hazard_unit|ForwardBE[1]~11_combout  & (\ex_mem|ALU_ResultM [4])) # (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\execute|srcb_mux|d[4]~8_combout )))

	.dataa(\ex_mem|ALU_ResultM [4]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\execute|srcb_mux|d[4]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[4]~42 .lut_mask = 16'hAFA0;
defparam \execute|srcb_mux|d[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N29
dffeas \ex_mem|WriteDataM[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[4]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[4] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N1
dffeas \ex_mem|WriteDataM[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[5]~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[5] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N28
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[24]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N29
dffeas \decode|rf|Register_rtl_1_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N24
cycloneiv_lcell_comb \decode|rf|Register~103 (
// Equation(s):
// \decode|rf|Register~103_combout  = (\decode|rf|Register~102_combout ) # ((\decode|rf|Register_rtl_1|auto_generated|ram_block1a6  & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1_bypass [24])))

	.dataa(\decode|rf|Register~102_combout ),
	.datab(\decode|rf|Register_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\decode|rf|Register~78_combout ),
	.datad(\decode|rf|Register_rtl_1_bypass [24]),
	.cin(gnd),
	.combout(\decode|rf|Register~103_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~103 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N25
dffeas \id_ex|RD2_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~103_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[6] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[6]~11 (
// Equation(s):
// \execute|srcb_mux|d[6]~11_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[6]~6_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [6])))))

	.dataa(\writeback|result_mux|c[6]~6_combout ),
	.datab(\id_ex|RD2_E [6]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[6]~11 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[6]~12 (
// Equation(s):
// \execute|srcb_mux|d[6]~12_combout  = (\execute|srcb_mux|d[6]~11_combout ) # ((\ex_mem|ALU_ResultM [6] & \data_hazard_unit|ForwardBE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [6]),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[6]~11_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[6]~12 .lut_mask = 16'hFF88;
defparam \execute|srcb_mux|d[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N4
cycloneiv_lcell_comb \ex_mem|WriteDataM[6]~feeder (
// Equation(s):
// \ex_mem|WriteDataM[6]~feeder_combout  = \execute|srcb_mux|d[6]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[6]~12_combout ),
	.cin(gnd),
	.combout(\ex_mem|WriteDataM[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|WriteDataM[6]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem|WriteDataM[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y24_N5
dffeas \ex_mem|WriteDataM[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|WriteDataM[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[6] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N14
cycloneiv_lcell_comb \memory|dmem|mem~56 (
// Equation(s):
// \memory|dmem|mem~56_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~9_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~9_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~56 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y25_N12
cycloneiv_lcell_comb \memory|dmem|mem~57 (
// Equation(s):
// \memory|dmem|mem~57_combout  = (\memory|dmem|mem_rtl_0_bypass [38] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [37])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~56_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [38] & 
// (((\memory|dmem|mem_rtl_0_bypass [37]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [38]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [37]),
	.datad(\memory|dmem|mem~56_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~57 .lut_mask = 16'hF2D0;
defparam \memory|dmem|mem~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y25_N13
dffeas \mem_wb|ReadDataW[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~57_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[8] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneiv_lcell_comb \writeback|result_mux|c[8]~8 (
// Equation(s):
// \writeback|result_mux|c[8]~8_combout  = (\mem_wb|ResultSrcW~q  & ((\mem_wb|ReadDataW [8]))) # (!\mem_wb|ResultSrcW~q  & (\mem_wb|ALU_ResultW [8]))

	.dataa(\mem_wb|ResultSrcW~q ),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [8]),
	.datad(\mem_wb|ReadDataW [8]),
	.cin(gnd),
	.combout(\writeback|result_mux|c[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[8]~8 .lut_mask = 16'hFA50;
defparam \writeback|result_mux|c[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneiv_lcell_comb \decode|rf|Register~105 (
// Equation(s):
// \decode|rf|Register~105_combout  = (\decode|rf|Register~104_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a7  & \decode|rf|Register_rtl_0_bypass [26])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register~104_combout ),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\decode|rf|Register_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\decode|rf|Register~105_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~105 .lut_mask = 16'hECCC;
defparam \decode|rf|Register~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \id_ex|RD1_E[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~105_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[7] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneiv_lcell_comb \execute|srca_mux|d[7]~14 (
// Equation(s):
// \execute|srca_mux|d[7]~14_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[7]~7_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [7])))))

	.dataa(\writeback|result_mux|c[7]~7_combout ),
	.datab(\id_ex|RD1_E [7]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[7]~14 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cycloneiv_lcell_comb \execute|srca_mux|d[7]~15 (
// Equation(s):
// \execute|srca_mux|d[7]~15_combout  = (\execute|srca_mux|d[7]~14_combout ) # ((\ex_mem|ALU_ResultM [7] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [7]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[7]~14_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[7]~15 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N4
cycloneiv_lcell_comb \execute|alu|Result[7]~5 (
// Equation(s):
// \execute|alu|Result[7]~5_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~14_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[7]~5 .lut_mask = 16'h3300;
defparam \execute|alu|Result[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N9
dffeas \ex_mem|ALU_ResultM[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[7]~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[7] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N2
cycloneiv_lcell_comb \execute|srcb_mux|d[7]~13 (
// Equation(s):
// \execute|srcb_mux|d[7]~13_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[7]~7_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [7]))))

	.dataa(\id_ex|RD2_E [7]),
	.datab(\writeback|result_mux|c[7]~7_combout ),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[7]~13 .lut_mask = 16'h0C0A;
defparam \execute|srcb_mux|d[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N22
cycloneiv_lcell_comb \execute|srcb_mux|d[7]~43 (
// Equation(s):
// \execute|srcb_mux|d[7]~43_combout  = (\execute|srcb_mux|d[7]~13_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [7]))

	.dataa(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datab(\ex_mem|ALU_ResultM [7]),
	.datac(gnd),
	.datad(\execute|srcb_mux|d[7]~13_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[7]~43 .lut_mask = 16'hFF88;
defparam \execute|srcb_mux|d[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N23
dffeas \ex_mem|WriteDataM[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|srcb_mux|d[7]~43_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|WriteDataM [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|WriteDataM[7] .is_wysiwyg = "true";
defparam \ex_mem|WriteDataM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N25
dffeas \memory|dmem|mem~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~8 .is_wysiwyg = "true";
defparam \memory|dmem|mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N24
cycloneiv_lcell_comb \memory|dmem|mem~54 (
// Equation(s):
// \memory|dmem|mem~54_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~8_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~8_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~54 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N18
cycloneiv_lcell_comb \memory|dmem|mem~55 (
// Equation(s):
// \memory|dmem|mem~55_combout  = (\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [35])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem_rtl_0_bypass [36] & ((\memory|dmem|mem~54_combout ))) # (!\memory|dmem|mem_rtl_0_bypass [36] & 
// (\memory|dmem|mem_rtl_0_bypass [35]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [35]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [36]),
	.datad(\memory|dmem|mem~54_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~55 .lut_mask = 16'hBA8A;
defparam \memory|dmem|mem~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y25_N19
dffeas \mem_wb|ReadDataW[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~55_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[7] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y25_N15
dffeas \mem_wb|ALU_ResultW[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [7]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[7] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y25_N14
cycloneiv_lcell_comb \writeback|result_mux|c[7]~7 (
// Equation(s):
// \writeback|result_mux|c[7]~7_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [7])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [7])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [7]),
	.datac(\mem_wb|ALU_ResultW [7]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[7]~7 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cycloneiv_lcell_comb \decode|rf|Register_rtl_0_bypass[24]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N23
dffeas \decode|rf|Register_rtl_0_bypass[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y26_N29
dffeas \decode|rf|Register_rtl_0_bypass[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cycloneiv_lcell_comb \decode|rf|Register~100 (
// Equation(s):
// \decode|rf|Register~100_combout  = (\decode|rf|Register_rtl_0_bypass [23] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [24])))

	.dataa(\decode|rf|Register_rtl_0_bypass [24]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_0_bypass [23]),
	.datad(\decode|rf|Register~69_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~100_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~100 .lut_mask = 16'hF050;
defparam \decode|rf|Register~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cycloneiv_lcell_comb \decode|rf|Register~101 (
// Equation(s):
// \decode|rf|Register~101_combout  = (\decode|rf|Register~100_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0|auto_generated|ram_block1a6  & \decode|rf|Register_rtl_0_bypass [24])))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\decode|rf|Register_rtl_0_bypass [24]),
	.datad(\decode|rf|Register~100_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~101_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~101 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y26_N15
dffeas \id_ex|RD1_E[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~101_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[6] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N18
cycloneiv_lcell_comb \execute|srca_mux|d[6]~12 (
// Equation(s):
// \execute|srca_mux|d[6]~12_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[6]~6_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [6])))))

	.dataa(\writeback|result_mux|c[6]~6_combout ),
	.datab(\id_ex|RD1_E [6]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[6]~12 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N14
cycloneiv_lcell_comb \execute|srca_mux|d[6]~13 (
// Equation(s):
// \execute|srca_mux|d[6]~13_combout  = (\execute|srca_mux|d[6]~12_combout ) # ((\ex_mem|ALU_ResultM [6] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [6]),
	.datab(gnd),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[6]~12_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[6]~13 .lut_mask = 16'hFFA0;
defparam \execute|srca_mux|d[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N18
cycloneiv_lcell_comb \execute|alu|Result[6]~4 (
// Equation(s):
// \execute|alu|Result[6]~4_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~12_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[6]~4 .lut_mask = 16'h3300;
defparam \execute|alu|Result[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N6
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[6]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[6]~feeder_combout  = \execute|alu|Result[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute|alu|Result[6]~4_combout ),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[6]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem|ALU_ResultM[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N7
dffeas \ex_mem|ALU_ResultM[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[6] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N11
dffeas \mem_wb|ALU_ResultW[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [6]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[6] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N10
cycloneiv_lcell_comb \writeback|result_mux|c[6]~6 (
// Equation(s):
// \writeback|result_mux|c[6]~6_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [6])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [6])))

	.dataa(\mem_wb|ReadDataW [6]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [6]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[6]~6 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cycloneiv_lcell_comb \decode|rf|Register~97 (
// Equation(s):
// \decode|rf|Register~97_combout  = (\decode|rf|Register~96_combout ) # ((\decode|rf|Register_rtl_0_bypass [22] & (\decode|rf|Register~71_combout  & \decode|rf|Register_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\decode|rf|Register~96_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [22]),
	.datac(\decode|rf|Register~71_combout ),
	.datad(\decode|rf|Register_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\decode|rf|Register~97_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~97 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N15
dffeas \id_ex|RD1_E[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~97_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[5] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneiv_lcell_comb \execute|srca_mux|d[5]~10 (
// Equation(s):
// \execute|srca_mux|d[5]~10_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[5]~5_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [5])))))

	.dataa(\writeback|result_mux|c[5]~5_combout ),
	.datab(\id_ex|RD1_E [5]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[5]~10 .lut_mask = 16'h0A0C;
defparam \execute|srca_mux|d[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneiv_lcell_comb \execute|srca_mux|d[5]~11 (
// Equation(s):
// \execute|srca_mux|d[5]~11_combout  = (\execute|srca_mux|d[5]~10_combout ) # ((\ex_mem|ALU_ResultM [5] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(\ex_mem|ALU_ResultM [5]),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(gnd),
	.datad(\execute|srca_mux|d[5]~10_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[5]~11 .lut_mask = 16'hFF88;
defparam \execute|srca_mux|d[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N28
cycloneiv_lcell_comb \execute|alu|Result[5]~3 (
// Equation(s):
// \execute|alu|Result[5]~3_combout  = (\execute|alu|Add0~10_combout  & !\id_ex|ALUControlE [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Add0~10_combout ),
	.datad(\id_ex|ALUControlE [0]),
	.cin(gnd),
	.combout(\execute|alu|Result[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[5]~3 .lut_mask = 16'h00F0;
defparam \execute|alu|Result[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N10
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[5]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[5]~feeder_combout  = \execute|alu|Result[5]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute|alu|Result[5]~3_combout ),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[5]~feeder .lut_mask = 16'hFF00;
defparam \ex_mem|ALU_ResultM[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N11
dffeas \ex_mem|ALU_ResultM[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[5] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N7
dffeas \memory|dmem|mem~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~6 .is_wysiwyg = "true";
defparam \memory|dmem|mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N6
cycloneiv_lcell_comb \memory|dmem|mem~50 (
// Equation(s):
// \memory|dmem|mem~50_combout  = (\memory|dmem|mem~0_q  & (\memory|dmem|mem_rtl_0|auto_generated|ram_block1a5 )) # (!\memory|dmem|mem~0_q  & ((\memory|dmem|mem~6_q )))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\memory|dmem|mem~6_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|dmem|mem~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~50 .lut_mask = 16'hD8D8;
defparam \memory|dmem|mem~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N20
cycloneiv_lcell_comb \memory|dmem|mem~51 (
// Equation(s):
// \memory|dmem|mem~51_combout  = (\memory|dmem|mem_rtl_0_bypass [32] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [31])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~50_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [32] & 
// (\memory|dmem|mem_rtl_0_bypass [31]))

	.dataa(\memory|dmem|mem_rtl_0_bypass [31]),
	.datab(\memory|dmem|mem_rtl_0_bypass [32]),
	.datac(\memory|dmem|mem~40_combout ),
	.datad(\memory|dmem|mem~50_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~51 .lut_mask = 16'hAEA2;
defparam \memory|dmem|mem~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y25_N21
dffeas \mem_wb|ReadDataW[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~51_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[5] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N17
dffeas \mem_wb|ALU_ResultW[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [5]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[5] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y25_N16
cycloneiv_lcell_comb \writeback|result_mux|c[5]~5 (
// Equation(s):
// \writeback|result_mux|c[5]~5_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [5])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [5])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [5]),
	.datac(\mem_wb|ALU_ResultW [5]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[5]~5 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N13
dffeas \decode|rf|Register_rtl_1_bypass[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneiv_lcell_comb \decode|rf|Register~94 (
// Equation(s):
// \decode|rf|Register~94_combout  = (\decode|rf|Register_rtl_1_bypass [19] & ((\decode|rf|Register~76_combout ) # (!\decode|rf|Register_rtl_1_bypass [20])))

	.dataa(\decode|rf|Register_rtl_1_bypass [20]),
	.datab(gnd),
	.datac(\decode|rf|Register_rtl_1_bypass [19]),
	.datad(\decode|rf|Register~76_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~94_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~94 .lut_mask = 16'hF050;
defparam \decode|rf|Register~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneiv_lcell_comb \decode|rf|Register~95 (
// Equation(s):
// \decode|rf|Register~95_combout  = (\decode|rf|Register~94_combout ) # ((\decode|rf|Register_rtl_1_bypass [20] & (\decode|rf|Register~78_combout  & \decode|rf|Register_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(\decode|rf|Register_rtl_1_bypass [20]),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a4 ),
	.datad(\decode|rf|Register~94_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~95_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~95 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y24_N9
dffeas \id_ex|RD2_E[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~95_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[4] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneiv_lcell_comb \execute|srcb_mux|d[4]~8 (
// Equation(s):
// \execute|srcb_mux|d[4]~8_combout  = (\data_hazard_unit|ForwardBE[0]~8_combout  & ((\writeback|result_mux|c[4]~4_combout ))) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & (\id_ex|RD2_E [4]))

	.dataa(gnd),
	.datab(\id_ex|RD2_E [4]),
	.datac(\writeback|result_mux|c[4]~4_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[4]~8 .lut_mask = 16'hF0CC;
defparam \execute|srcb_mux|d[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N10
cycloneiv_lcell_comb \execute|alu_src_mux|c[4]~5 (
// Equation(s):
// \execute|alu_src_mux|c[4]~5_combout  = (\id_ex|ALUSrcE~q  & (((\execute|alu_src_mux|c[4]~4_combout )))) # (!\id_ex|ALUSrcE~q  & ((\data_hazard_unit|ForwardBE[1]~11_combout  & (\execute|alu_src_mux|c[4]~4_combout )) # 
// (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\execute|srcb_mux|d[4]~8_combout )))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\execute|alu_src_mux|c[4]~4_combout ),
	.datad(\execute|srcb_mux|d[4]~8_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[4]~5 .lut_mask = 16'hF1E0;
defparam \execute|alu_src_mux|c[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N22
cycloneiv_lcell_comb \execute|alu|Result[4]~2 (
// Equation(s):
// \execute|alu|Result[4]~2_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~8_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~8_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[4]~2 .lut_mask = 16'h3300;
defparam \execute|alu|Result[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N8
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[4]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[4]~feeder_combout  = \execute|alu|Result[4]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Result[4]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[4]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem|ALU_ResultM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N9
dffeas \ex_mem|ALU_ResultM[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[4] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \mem_wb|ALU_ResultW[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [4]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[4] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneiv_lcell_comb \writeback|result_mux|c[4]~4 (
// Equation(s):
// \writeback|result_mux|c[4]~4_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [4])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [4])))

	.dataa(\mem_wb|ReadDataW [4]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [4]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[4]~4 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N17
dffeas \decode|rf|Register_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeback|result_mux|c[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cycloneiv_lcell_comb \decode|rf|Register~80 (
// Equation(s):
// \decode|rf|Register~80_combout  = (\decode|rf|Register_rtl_0_bypass [13] & ((\decode|rf|Register~69_combout ) # (!\decode|rf|Register_rtl_0_bypass [14])))

	.dataa(\decode|rf|Register~69_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [14]),
	.datac(\decode|rf|Register_rtl_0_bypass [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register~80_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~80 .lut_mask = 16'hB0B0;
defparam \decode|rf|Register~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneiv_lcell_comb \decode|rf|Register~81 (
// Equation(s):
// \decode|rf|Register~81_combout  = (\decode|rf|Register~80_combout ) # ((\decode|rf|Register~71_combout  & (\decode|rf|Register_rtl_0_bypass [14] & \decode|rf|Register_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\decode|rf|Register~71_combout ),
	.datab(\decode|rf|Register_rtl_0_bypass [14]),
	.datac(\decode|rf|Register_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\decode|rf|Register~80_combout ),
	.cin(gnd),
	.combout(\decode|rf|Register~81_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~81 .lut_mask = 16'hFF80;
defparam \decode|rf|Register~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y26_N27
dffeas \id_ex|RD1_E[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~81_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD1_E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD1_E[1] .is_wysiwyg = "true";
defparam \id_ex|RD1_E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneiv_lcell_comb \execute|srca_mux|d[1]~2 (
// Equation(s):
// \execute|srca_mux|d[1]~2_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & (\writeback|result_mux|c[1]~1_combout )) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & ((\id_ex|RD1_E [1])))))

	.dataa(\writeback|result_mux|c[1]~1_combout ),
	.datab(\id_ex|RD1_E [1]),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[1]~2 .lut_mask = 16'h00AC;
defparam \execute|srca_mux|d[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneiv_lcell_comb \execute|srca_mux|d[1]~3 (
// Equation(s):
// \execute|srca_mux|d[1]~3_combout  = (\execute|srca_mux|d[1]~2_combout ) # ((\ex_mem|ALU_ResultM [1] & \data_hazard_unit|ForwardAE[1]~11_combout ))

	.dataa(gnd),
	.datab(\ex_mem|ALU_ResultM [1]),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\execute|srca_mux|d[1]~2_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[1]~3 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N0
cycloneiv_lcell_comb \execute|alu|Add0~0 (
// Equation(s):
// \execute|alu|Add0~0_combout  = (\execute|srca_mux|d[0]~5_combout  & (\execute|alu_src_mux|c[0]~2_combout  $ (VCC))) # (!\execute|srca_mux|d[0]~5_combout  & (\execute|alu_src_mux|c[0]~2_combout  & VCC))
// \execute|alu|Add0~1  = CARRY((\execute|srca_mux|d[0]~5_combout  & \execute|alu_src_mux|c[0]~2_combout ))

	.dataa(\execute|srca_mux|d[0]~5_combout ),
	.datab(\execute|alu_src_mux|c[0]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\execute|alu|Add0~0_combout ),
	.cout(\execute|alu|Add0~1 ));
// synopsys translate_off
defparam \execute|alu|Add0~0 .lut_mask = 16'h6688;
defparam \execute|alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y24_N2
cycloneiv_lcell_comb \execute|alu|Add0~2 (
// Equation(s):
// \execute|alu|Add0~2_combout  = (\execute|alu_src_mux|c[1]~1_combout  & ((\execute|srca_mux|d[1]~3_combout  & (\execute|alu|Add0~1  & VCC)) # (!\execute|srca_mux|d[1]~3_combout  & (!\execute|alu|Add0~1 )))) # (!\execute|alu_src_mux|c[1]~1_combout  & 
// ((\execute|srca_mux|d[1]~3_combout  & (!\execute|alu|Add0~1 )) # (!\execute|srca_mux|d[1]~3_combout  & ((\execute|alu|Add0~1 ) # (GND)))))
// \execute|alu|Add0~3  = CARRY((\execute|alu_src_mux|c[1]~1_combout  & (!\execute|srca_mux|d[1]~3_combout  & !\execute|alu|Add0~1 )) # (!\execute|alu_src_mux|c[1]~1_combout  & ((!\execute|alu|Add0~1 ) # (!\execute|srca_mux|d[1]~3_combout ))))

	.dataa(\execute|alu_src_mux|c[1]~1_combout ),
	.datab(\execute|srca_mux|d[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute|alu|Add0~1 ),
	.combout(\execute|alu|Add0~2_combout ),
	.cout(\execute|alu|Add0~3 ));
// synopsys translate_off
defparam \execute|alu|Add0~2 .lut_mask = 16'h9617;
defparam \execute|alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N12
cycloneiv_lcell_comb \execute|alu|Result[2]~0 (
// Equation(s):
// \execute|alu|Result[2]~0_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~4_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[2]~0 .lut_mask = 16'h3300;
defparam \execute|alu|Result[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N30
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[2]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[2]~feeder_combout  = \execute|alu|Result[2]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Result[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[2]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem|ALU_ResultM[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y24_N31
dffeas \ex_mem|ALU_ResultM[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[2] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \mem_wb|ALU_ResultW[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [2]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[2] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N30
cycloneiv_lcell_comb \writeback|result_mux|c[2]~2 (
// Equation(s):
// \writeback|result_mux|c[2]~2_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [2])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [2])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [2]),
	.datac(\mem_wb|ALU_ResultW [2]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[2]~2 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N18
cycloneiv_lcell_comb \decode|rf|Register~87 (
// Equation(s):
// \decode|rf|Register~87_combout  = (\decode|rf|Register~86_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1_bypass [12] & \decode|rf|Register_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\decode|rf|Register~78_combout ),
	.datab(\decode|rf|Register_rtl_1_bypass [12]),
	.datac(\decode|rf|Register~86_combout ),
	.datad(\decode|rf|Register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\decode|rf|Register~87_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~87 .lut_mask = 16'hF8F0;
defparam \decode|rf|Register~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N19
dffeas \id_ex|RD2_E[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~87_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[0] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N28
cycloneiv_lcell_comb \execute|srcb_mux|d[0]~5 (
// Equation(s):
// \execute|srcb_mux|d[0]~5_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[0]~0_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [0])))))

	.dataa(\writeback|result_mux|c[0]~0_combout ),
	.datab(\id_ex|RD2_E [0]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[0]~5 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N30
cycloneiv_lcell_comb \execute|alu_src_mux|c[0]~2 (
// Equation(s):
// \execute|alu_src_mux|c[0]~2_combout  = (\id_ex|ALUSrcE~q  & (\id_ex|Imm_Ext_E [0])) # (!\id_ex|ALUSrcE~q  & (((\execute|srcb_mux|d[0]~4_combout ) # (\execute|srcb_mux|d[0]~5_combout ))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\id_ex|Imm_Ext_E [0]),
	.datac(\execute|srcb_mux|d[0]~4_combout ),
	.datad(\execute|srcb_mux|d[0]~5_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[0]~2 .lut_mask = 16'hDDD8;
defparam \execute|alu_src_mux|c[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N8
cycloneiv_lcell_comb \execute|alu|Add0~24 (
// Equation(s):
// \execute|alu|Add0~24_combout  = (\id_ex|ALUControlE [0] & ((\execute|alu|Add1~62_combout ))) # (!\id_ex|ALUControlE [0] & (\execute|alu|Add0~0_combout ))

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(\execute|alu|Add0~0_combout ),
	.datad(\execute|alu|Add1~62_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~24 .lut_mask = 16'hFC30;
defparam \execute|alu|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y25_N9
dffeas \ex_mem|ALU_ResultM[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[0] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneiv_lcell_comb \execute|srca_mux|d[0]~4 (
// Equation(s):
// \execute|srca_mux|d[0]~4_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[0]~0_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [0]))))

	.dataa(\id_ex|RD1_E [0]),
	.datab(\writeback|result_mux|c[0]~0_combout ),
	.datac(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[0]~4 .lut_mask = 16'h0C0A;
defparam \execute|srca_mux|d[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneiv_lcell_comb \execute|srca_mux|d[0]~5 (
// Equation(s):
// \execute|srca_mux|d[0]~5_combout  = (\execute|srca_mux|d[0]~4_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [0]))

	.dataa(gnd),
	.datab(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [0]),
	.datad(\execute|srca_mux|d[0]~4_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[0]~5 .lut_mask = 16'hFFC0;
defparam \execute|srca_mux|d[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N0
cycloneiv_lcell_comb \execute|alu|Add1~1 (
// Equation(s):
// \execute|alu|Add1~1_cout  = CARRY((\execute|srca_mux|d[0]~5_combout ) # (!\execute|alu_src_mux|c[0]~2_combout ))

	.dataa(\execute|alu_src_mux|c[0]~2_combout ),
	.datab(\execute|srca_mux|d[0]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\execute|alu|Add1~1_cout ));
// synopsys translate_off
defparam \execute|alu|Add1~1 .lut_mask = 16'h00DD;
defparam \execute|alu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneiv_lcell_comb \execute|alu|Add0~25 (
// Equation(s):
// \execute|alu|Add0~25_combout  = (\id_ex|ALUControlE [0] & (\execute|alu|Add1~2_combout )) # (!\id_ex|ALUControlE [0] & ((\execute|alu|Add0~2_combout )))

	.dataa(gnd),
	.datab(\execute|alu|Add1~2_combout ),
	.datac(\id_ex|ALUControlE [0]),
	.datad(\execute|alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\execute|alu|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Add0~25 .lut_mask = 16'hCFC0;
defparam \execute|alu|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \ex_mem|ALU_ResultM[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Add0~25_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\id_ex|ALUControlE [0]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[1] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \mem_wb|ALU_ResultW[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [1]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[1] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneiv_lcell_comb \writeback|result_mux|c[1]~1 (
// Equation(s):
// \writeback|result_mux|c[1]~1_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [1])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [1])))

	.dataa(\mem_wb|ReadDataW [1]),
	.datab(gnd),
	.datac(\mem_wb|ALU_ResultW [1]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[1]~1 .lut_mask = 16'hAAF0;
defparam \writeback|result_mux|c[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneiv_lcell_comb \decode|rf|Register_rtl_1_bypass[34]~feeder (
// Equation(s):
// \decode|rf|Register_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode|rf|Register_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \decode|rf|Register_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N29
dffeas \decode|rf|Register_rtl_1_bypass[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode|rf|Register_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \decode|rf|Register_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \decode|rf|Register_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneiv_lcell_comb \decode|rf|Register~123 (
// Equation(s):
// \decode|rf|Register~123_combout  = (\decode|rf|Register~122_combout ) # ((\decode|rf|Register~78_combout  & (\decode|rf|Register_rtl_1|auto_generated|ram_block1a11  & \decode|rf|Register_rtl_1_bypass [34])))

	.dataa(\decode|rf|Register~122_combout ),
	.datab(\decode|rf|Register~78_combout ),
	.datac(\decode|rf|Register_rtl_1|auto_generated|ram_block1a11 ),
	.datad(\decode|rf|Register_rtl_1_bypass [34]),
	.cin(gnd),
	.combout(\decode|rf|Register~123_combout ),
	.cout());
// synopsys translate_off
defparam \decode|rf|Register~123 .lut_mask = 16'hEAAA;
defparam \decode|rf|Register~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y22_N5
dffeas \id_ex|RD2_E[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode|rf|Register~123_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\id_ex|RD2_E [11]),
	.prn(vcc));
// synopsys translate_off
defparam \id_ex|RD2_E[11] .is_wysiwyg = "true";
defparam \id_ex|RD2_E[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneiv_lcell_comb \execute|srcb_mux|d[11]~17 (
// Equation(s):
// \execute|srcb_mux|d[11]~17_combout  = (!\data_hazard_unit|ForwardBE[1]~11_combout  & ((\data_hazard_unit|ForwardBE[0]~8_combout  & (\writeback|result_mux|c[11]~11_combout )) # (!\data_hazard_unit|ForwardBE[0]~8_combout  & ((\id_ex|RD2_E [11])))))

	.dataa(\writeback|result_mux|c[11]~11_combout ),
	.datab(\id_ex|RD2_E [11]),
	.datac(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datad(\data_hazard_unit|ForwardBE[0]~8_combout ),
	.cin(gnd),
	.combout(\execute|srcb_mux|d[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srcb_mux|d[11]~17 .lut_mask = 16'h0A0C;
defparam \execute|srcb_mux|d[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneiv_lcell_comb \execute|alu_src_mux|c[11]~12 (
// Equation(s):
// \execute|alu_src_mux|c[11]~12_combout  = (!\id_ex|ALUSrcE~q  & ((\execute|srcb_mux|d[11]~17_combout ) # ((\data_hazard_unit|ForwardBE[1]~11_combout  & \ex_mem|ALU_ResultM [11]))))

	.dataa(\id_ex|ALUSrcE~q ),
	.datab(\data_hazard_unit|ForwardBE[1]~11_combout ),
	.datac(\ex_mem|ALU_ResultM [11]),
	.datad(\execute|srcb_mux|d[11]~17_combout ),
	.cin(gnd),
	.combout(\execute|alu_src_mux|c[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu_src_mux|c[11]~12 .lut_mask = 16'h5540;
defparam \execute|alu_src_mux|c[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N30
cycloneiv_lcell_comb \execute|alu|Result[11]~9 (
// Equation(s):
// \execute|alu|Result[11]~9_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~22_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[11]~9 .lut_mask = 16'h3300;
defparam \execute|alu|Result[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N6
cycloneiv_lcell_comb \ex_mem|ALU_ResultM[11]~feeder (
// Equation(s):
// \ex_mem|ALU_ResultM[11]~feeder_combout  = \execute|alu|Result[11]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute|alu|Result[11]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ex_mem|ALU_ResultM[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[11]~feeder .lut_mask = 16'hF0F0;
defparam \ex_mem|ALU_ResultM[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N7
dffeas \ex_mem|ALU_ResultM[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ex_mem|ALU_ResultM[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ex_mem|ALU_ResultM [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ex_mem|ALU_ResultM[11] .is_wysiwyg = "true";
defparam \ex_mem|ALU_ResultM[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N16
cycloneiv_lcell_comb \memory|dmem|mem~104 (
// Equation(s):
// \memory|dmem|mem~104_combout  = (\rst~input_o  & (!\ex_mem|ALU_ResultM [10] & (\ex_mem|MemWriteM~q  & !\ex_mem|ALU_ResultM [11])))

	.dataa(\rst~input_o ),
	.datab(\ex_mem|ALU_ResultM [10]),
	.datac(\ex_mem|MemWriteM~q ),
	.datad(\ex_mem|ALU_ResultM [11]),
	.cin(gnd),
	.combout(\memory|dmem|mem~104_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~104 .lut_mask = 16'h0020;
defparam \memory|dmem|mem~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y25_N20
cycloneiv_lcell_comb \memory|dmem|mem~106 (
// Equation(s):
// \memory|dmem|mem~106_combout  = (!\ex_mem|ALU_ResultM [2] & (!\ex_mem|ALU_ResultM [3] & (!\ex_mem|ALU_ResultM [5] & !\ex_mem|ALU_ResultM [4])))

	.dataa(\ex_mem|ALU_ResultM [2]),
	.datab(\ex_mem|ALU_ResultM [3]),
	.datac(\ex_mem|ALU_ResultM [5]),
	.datad(\ex_mem|ALU_ResultM [4]),
	.cin(gnd),
	.combout(\memory|dmem|mem~106_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~106 .lut_mask = 16'h0001;
defparam \memory|dmem|mem~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N10
cycloneiv_lcell_comb \memory|dmem|mem~107 (
// Equation(s):
// \memory|dmem|mem~107_combout  = (\memory|dmem|mem~105_combout  & (\memory|dmem|mem~104_combout  & \memory|dmem|mem~106_combout ))

	.dataa(\memory|dmem|mem~105_combout ),
	.datab(\memory|dmem|mem~104_combout ),
	.datac(gnd),
	.datad(\memory|dmem|mem~106_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~107_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~107 .lut_mask = 16'h8800;
defparam \memory|dmem|mem~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N1
dffeas \memory|dmem|mem~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~11 .is_wysiwyg = "true";
defparam \memory|dmem|mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N0
cycloneiv_lcell_comb \memory|dmem|mem~60 (
// Equation(s):
// \memory|dmem|mem~60_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a10 ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~11_q ))

	.dataa(\memory|dmem|mem~0_q ),
	.datab(gnd),
	.datac(\memory|dmem|mem~11_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\memory|dmem|mem~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~60 .lut_mask = 16'hFA50;
defparam \memory|dmem|mem~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneiv_lcell_comb \memory|dmem|mem~61 (
// Equation(s):
// \memory|dmem|mem~61_combout  = (\memory|dmem|mem_rtl_0_bypass [42] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [41])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~60_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [42] & 
// (((\memory|dmem|mem_rtl_0_bypass [41]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [42]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [41]),
	.datad(\memory|dmem|mem~60_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~61 .lut_mask = 16'hF2D0;
defparam \memory|dmem|mem~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N19
dffeas \mem_wb|ReadDataW[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~61_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[10] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N7
dffeas \mem_wb|ALU_ResultW[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [10]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[10] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N6
cycloneiv_lcell_comb \writeback|result_mux|c[10]~10 (
// Equation(s):
// \writeback|result_mux|c[10]~10_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [10])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [10])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [10]),
	.datac(\mem_wb|ALU_ResultW [10]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[10]~10 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N16
cycloneiv_lcell_comb \execute|srca_mux|d[10]~20 (
// Equation(s):
// \execute|srca_mux|d[10]~20_combout  = (!\data_hazard_unit|ForwardAE[1]~11_combout  & ((\data_hazard_unit|ForwardAE[0]~7_combout  & ((\writeback|result_mux|c[10]~10_combout ))) # (!\data_hazard_unit|ForwardAE[0]~7_combout  & (\id_ex|RD1_E [10]))))

	.dataa(\id_ex|RD1_E [10]),
	.datab(\writeback|result_mux|c[10]~10_combout ),
	.datac(\data_hazard_unit|ForwardAE[0]~7_combout ),
	.datad(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[10]~20 .lut_mask = 16'h00CA;
defparam \execute|srca_mux|d[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N14
cycloneiv_lcell_comb \execute|srca_mux|d[10]~21 (
// Equation(s):
// \execute|srca_mux|d[10]~21_combout  = (\execute|srca_mux|d[10]~20_combout ) # ((\data_hazard_unit|ForwardAE[1]~11_combout  & \ex_mem|ALU_ResultM [10]))

	.dataa(\data_hazard_unit|ForwardAE[1]~11_combout ),
	.datab(\ex_mem|ALU_ResultM [10]),
	.datac(gnd),
	.datad(\execute|srca_mux|d[10]~20_combout ),
	.cin(gnd),
	.combout(\execute|srca_mux|d[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute|srca_mux|d[10]~21 .lut_mask = 16'hFF88;
defparam \execute|srca_mux|d[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N16
cycloneiv_lcell_comb \execute|alu|Result[10]~8 (
// Equation(s):
// \execute|alu|Result[10]~8_combout  = (!\id_ex|ALUControlE [0] & \execute|alu|Add0~20_combout )

	.dataa(gnd),
	.datab(\id_ex|ALUControlE [0]),
	.datac(gnd),
	.datad(\execute|alu|Add0~20_combout ),
	.cin(gnd),
	.combout(\execute|alu|Result[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute|alu|Result[10]~8 .lut_mask = 16'h3300;
defparam \execute|alu|Result[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N17
dffeas \memory|dmem|mem_rtl_0_bypass[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Result[10]~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N11
dffeas \memory|dmem|mem_rtl_0_bypass[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[11]~9_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N9
dffeas \memory|dmem|mem_rtl_0_bypass[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N10
cycloneiv_lcell_comb \memory|dmem|mem~39 (
// Equation(s):
// \memory|dmem|mem~39_combout  = (\memory|dmem|mem_rtl_0_bypass [19] & (\memory|dmem|mem_rtl_0_bypass [20] & (\memory|dmem|mem_rtl_0_bypass [18] $ (!\memory|dmem|mem_rtl_0_bypass [17])))) # (!\memory|dmem|mem_rtl_0_bypass [19] & 
// (!\memory|dmem|mem_rtl_0_bypass [20] & (\memory|dmem|mem_rtl_0_bypass [18] $ (!\memory|dmem|mem_rtl_0_bypass [17]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [19]),
	.datab(\memory|dmem|mem_rtl_0_bypass [18]),
	.datac(\memory|dmem|mem_rtl_0_bypass [20]),
	.datad(\memory|dmem|mem_rtl_0_bypass [17]),
	.cin(gnd),
	.combout(\memory|dmem|mem~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~39 .lut_mask = 16'h8421;
defparam \memory|dmem|mem~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N19
dffeas \memory|dmem|mem_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|dmem|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y24_N13
dffeas \memory|dmem|mem_rtl_0_bypass[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[4]~2_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y24_N15
dffeas \memory|dmem|mem_rtl_0_bypass[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N20
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[5]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[5]~feeder_combout  = \ex_mem|ALU_ResultM [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|ALU_ResultM [4]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y24_N21
dffeas \memory|dmem|mem_rtl_0_bypass[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N14
cycloneiv_lcell_comb \memory|dmem|mem~35 (
// Equation(s):
// \memory|dmem|mem~35_combout  = (\memory|dmem|mem_rtl_0_bypass [8] & (\memory|dmem|mem_rtl_0_bypass [7] & (\memory|dmem|mem_rtl_0_bypass [6] $ (!\memory|dmem|mem_rtl_0_bypass [5])))) # (!\memory|dmem|mem_rtl_0_bypass [8] & (!\memory|dmem|mem_rtl_0_bypass 
// [7] & (\memory|dmem|mem_rtl_0_bypass [6] $ (!\memory|dmem|mem_rtl_0_bypass [5]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [8]),
	.datab(\memory|dmem|mem_rtl_0_bypass [6]),
	.datac(\memory|dmem|mem_rtl_0_bypass [7]),
	.datad(\memory|dmem|mem_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\memory|dmem|mem~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~35 .lut_mask = 16'h8421;
defparam \memory|dmem|mem~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N19
dffeas \memory|dmem|mem_rtl_0_bypass[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\execute|alu|Result[6]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N21
dffeas \memory|dmem|mem_rtl_0_bypass[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[7]~5_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y24_N8
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[9]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[9]~feeder_combout  = \ex_mem|ALU_ResultM [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|ALU_ResultM [6]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y24_N9
dffeas \memory|dmem|mem_rtl_0_bypass[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N20
cycloneiv_lcell_comb \memory|dmem|mem~36 (
// Equation(s):
// \memory|dmem|mem~36_combout  = (\memory|dmem|mem_rtl_0_bypass [11] & (\memory|dmem|mem_rtl_0_bypass [12] & (\memory|dmem|mem_rtl_0_bypass [10] $ (!\memory|dmem|mem_rtl_0_bypass [9])))) # (!\memory|dmem|mem_rtl_0_bypass [11] & 
// (!\memory|dmem|mem_rtl_0_bypass [12] & (\memory|dmem|mem_rtl_0_bypass [10] $ (!\memory|dmem|mem_rtl_0_bypass [9]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [11]),
	.datab(\memory|dmem|mem_rtl_0_bypass [10]),
	.datac(\memory|dmem|mem_rtl_0_bypass [12]),
	.datad(\memory|dmem|mem_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\memory|dmem|mem~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~36 .lut_mask = 16'h8421;
defparam \memory|dmem|mem~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N27
dffeas \memory|dmem|mem_rtl_0_bypass[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N15
dffeas \memory|dmem|mem_rtl_0_bypass[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute|alu|Result[8]~6_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneiv_lcell_comb \memory|dmem|mem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \memory|dmem|mem_rtl_0_bypass[13]~feeder_combout  = \ex_mem|ALU_ResultM [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ex_mem|ALU_ResultM [8]),
	.cin(gnd),
	.combout(\memory|dmem|mem_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \memory|dmem|mem_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N29
dffeas \memory|dmem|mem_rtl_0_bypass[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N14
cycloneiv_lcell_comb \memory|dmem|mem~37 (
// Equation(s):
// \memory|dmem|mem~37_combout  = (\memory|dmem|mem_rtl_0_bypass [16] & (\memory|dmem|mem_rtl_0_bypass [15] & (\memory|dmem|mem_rtl_0_bypass [14] $ (!\memory|dmem|mem_rtl_0_bypass [13])))) # (!\memory|dmem|mem_rtl_0_bypass [16] & 
// (!\memory|dmem|mem_rtl_0_bypass [15] & (\memory|dmem|mem_rtl_0_bypass [14] $ (!\memory|dmem|mem_rtl_0_bypass [13]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [16]),
	.datab(\memory|dmem|mem_rtl_0_bypass [15]),
	.datac(\memory|dmem|mem_rtl_0_bypass [14]),
	.datad(\memory|dmem|mem_rtl_0_bypass [13]),
	.cin(gnd),
	.combout(\memory|dmem|mem~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~37 .lut_mask = 16'h9009;
defparam \memory|dmem|mem~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N24
cycloneiv_lcell_comb \memory|dmem|mem~38 (
// Equation(s):
// \memory|dmem|mem~38_combout  = (\memory|dmem|mem~34_combout  & (\memory|dmem|mem~35_combout  & (\memory|dmem|mem~36_combout  & \memory|dmem|mem~37_combout )))

	.dataa(\memory|dmem|mem~34_combout ),
	.datab(\memory|dmem|mem~35_combout ),
	.datac(\memory|dmem|mem~36_combout ),
	.datad(\memory|dmem|mem~37_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~38 .lut_mask = 16'h8000;
defparam \memory|dmem|mem~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y24_N18
cycloneiv_lcell_comb \memory|dmem|mem~40 (
// Equation(s):
// \memory|dmem|mem~40_combout  = (\memory|dmem|mem~39_combout  & (\memory|dmem|mem_rtl_0_bypass [0] & \memory|dmem|mem~38_combout ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~39_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [0]),
	.datad(\memory|dmem|mem~38_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~40 .lut_mask = 16'hC000;
defparam \memory|dmem|mem~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \memory|dmem|mem_rtl_0_bypass[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory|dmem|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y25_N19
dffeas \memory|dmem|mem~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|WriteDataM [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory|dmem|mem~107_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|dmem|mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|dmem|mem~1 .is_wysiwyg = "true";
defparam \memory|dmem|mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y25_N18
cycloneiv_lcell_comb \memory|dmem|mem~33 (
// Equation(s):
// \memory|dmem|mem~33_combout  = (\memory|dmem|mem~0_q  & ((\memory|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\memory|dmem|mem~0_q  & (\memory|dmem|mem~1_q ))

	.dataa(gnd),
	.datab(\memory|dmem|mem~0_q ),
	.datac(\memory|dmem|mem~1_q ),
	.datad(\memory|dmem|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~33 .lut_mask = 16'hFC30;
defparam \memory|dmem|mem~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cycloneiv_lcell_comb \memory|dmem|mem~41 (
// Equation(s):
// \memory|dmem|mem~41_combout  = (\memory|dmem|mem_rtl_0_bypass [22] & ((\memory|dmem|mem~40_combout  & (\memory|dmem|mem_rtl_0_bypass [21])) # (!\memory|dmem|mem~40_combout  & ((\memory|dmem|mem~33_combout ))))) # (!\memory|dmem|mem_rtl_0_bypass [22] & 
// (((\memory|dmem|mem_rtl_0_bypass [21]))))

	.dataa(\memory|dmem|mem_rtl_0_bypass [22]),
	.datab(\memory|dmem|mem~40_combout ),
	.datac(\memory|dmem|mem_rtl_0_bypass [21]),
	.datad(\memory|dmem|mem~33_combout ),
	.cin(gnd),
	.combout(\memory|dmem|mem~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|dmem|mem~41 .lut_mask = 16'hF2D0;
defparam \memory|dmem|mem~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N21
dffeas \mem_wb|ReadDataW[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\memory|dmem|mem~41_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ReadDataW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ReadDataW[0] .is_wysiwyg = "true";
defparam \mem_wb|ReadDataW[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \mem_wb|ALU_ResultW[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ex_mem|ALU_ResultM [0]),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_wb|ALU_ResultW [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_wb|ALU_ResultW[0] .is_wysiwyg = "true";
defparam \mem_wb|ALU_ResultW[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneiv_lcell_comb \writeback|result_mux|c[0]~0 (
// Equation(s):
// \writeback|result_mux|c[0]~0_combout  = (\mem_wb|ResultSrcW~q  & (\mem_wb|ReadDataW [0])) # (!\mem_wb|ResultSrcW~q  & ((\mem_wb|ALU_ResultW [0])))

	.dataa(gnd),
	.datab(\mem_wb|ReadDataW [0]),
	.datac(\mem_wb|ALU_ResultW [0]),
	.datad(\mem_wb|ResultSrcW~q ),
	.cin(gnd),
	.combout(\writeback|result_mux|c[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeback|result_mux|c[0]~0 .lut_mask = 16'hCCF0;
defparam \writeback|result_mux|c[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign PCF[0] = \PCF[0]~output_o ;

assign PCF[1] = \PCF[1]~output_o ;

assign PCF[2] = \PCF[2]~output_o ;

assign PCF[3] = \PCF[3]~output_o ;

assign PCF[4] = \PCF[4]~output_o ;

assign PCF[5] = \PCF[5]~output_o ;

assign PCF[6] = \PCF[6]~output_o ;

assign PCF[7] = \PCF[7]~output_o ;

assign PCF[8] = \PCF[8]~output_o ;

assign PCF[9] = \PCF[9]~output_o ;

assign PCF[10] = \PCF[10]~output_o ;

assign PCF[11] = \PCF[11]~output_o ;

assign PCF[12] = \PCF[12]~output_o ;

assign PCF[13] = \PCF[13]~output_o ;

assign PCF[14] = \PCF[14]~output_o ;

assign PCF[15] = \PCF[15]~output_o ;

assign PCF[16] = \PCF[16]~output_o ;

assign PCF[17] = \PCF[17]~output_o ;

assign PCF[18] = \PCF[18]~output_o ;

assign PCF[19] = \PCF[19]~output_o ;

assign PCF[20] = \PCF[20]~output_o ;

assign PCF[21] = \PCF[21]~output_o ;

assign PCF[22] = \PCF[22]~output_o ;

assign PCF[23] = \PCF[23]~output_o ;

assign PCF[24] = \PCF[24]~output_o ;

assign PCF[25] = \PCF[25]~output_o ;

assign PCF[26] = \PCF[26]~output_o ;

assign PCF[27] = \PCF[27]~output_o ;

assign PCF[28] = \PCF[28]~output_o ;

assign PCF[29] = \PCF[29]~output_o ;

assign PCF[30] = \PCF[30]~output_o ;

assign PCF[31] = \PCF[31]~output_o ;

assign InstrF[0] = \InstrF[0]~output_o ;

assign InstrF[1] = \InstrF[1]~output_o ;

assign InstrF[2] = \InstrF[2]~output_o ;

assign InstrF[3] = \InstrF[3]~output_o ;

assign InstrF[4] = \InstrF[4]~output_o ;

assign InstrF[5] = \InstrF[5]~output_o ;

assign InstrF[6] = \InstrF[6]~output_o ;

assign InstrF[7] = \InstrF[7]~output_o ;

assign InstrF[8] = \InstrF[8]~output_o ;

assign InstrF[9] = \InstrF[9]~output_o ;

assign InstrF[10] = \InstrF[10]~output_o ;

assign InstrF[11] = \InstrF[11]~output_o ;

assign InstrF[12] = \InstrF[12]~output_o ;

assign InstrF[13] = \InstrF[13]~output_o ;

assign InstrF[14] = \InstrF[14]~output_o ;

assign InstrF[15] = \InstrF[15]~output_o ;

assign InstrF[16] = \InstrF[16]~output_o ;

assign InstrF[17] = \InstrF[17]~output_o ;

assign InstrF[18] = \InstrF[18]~output_o ;

assign InstrF[19] = \InstrF[19]~output_o ;

assign InstrF[20] = \InstrF[20]~output_o ;

assign InstrF[21] = \InstrF[21]~output_o ;

assign InstrF[22] = \InstrF[22]~output_o ;

assign InstrF[23] = \InstrF[23]~output_o ;

assign InstrF[24] = \InstrF[24]~output_o ;

assign InstrF[25] = \InstrF[25]~output_o ;

assign InstrF[26] = \InstrF[26]~output_o ;

assign InstrF[27] = \InstrF[27]~output_o ;

assign InstrF[28] = \InstrF[28]~output_o ;

assign InstrF[29] = \InstrF[29]~output_o ;

assign InstrF[30] = \InstrF[30]~output_o ;

assign InstrF[31] = \InstrF[31]~output_o ;

assign ResultW[0] = \ResultW[0]~output_o ;

assign ResultW[1] = \ResultW[1]~output_o ;

assign ResultW[2] = \ResultW[2]~output_o ;

assign ResultW[3] = \ResultW[3]~output_o ;

assign ResultW[4] = \ResultW[4]~output_o ;

assign ResultW[5] = \ResultW[5]~output_o ;

assign ResultW[6] = \ResultW[6]~output_o ;

assign ResultW[7] = \ResultW[7]~output_o ;

assign ResultW[8] = \ResultW[8]~output_o ;

assign ResultW[9] = \ResultW[9]~output_o ;

assign ResultW[10] = \ResultW[10]~output_o ;

assign ResultW[11] = \ResultW[11]~output_o ;

assign ResultW[12] = \ResultW[12]~output_o ;

assign ResultW[13] = \ResultW[13]~output_o ;

assign ResultW[14] = \ResultW[14]~output_o ;

assign ResultW[15] = \ResultW[15]~output_o ;

assign ResultW[16] = \ResultW[16]~output_o ;

assign ResultW[17] = \ResultW[17]~output_o ;

assign ResultW[18] = \ResultW[18]~output_o ;

assign ResultW[19] = \ResultW[19]~output_o ;

assign ResultW[20] = \ResultW[20]~output_o ;

assign ResultW[21] = \ResultW[21]~output_o ;

assign ResultW[22] = \ResultW[22]~output_o ;

assign ResultW[23] = \ResultW[23]~output_o ;

assign ResultW[24] = \ResultW[24]~output_o ;

assign ResultW[25] = \ResultW[25]~output_o ;

assign ResultW[26] = \ResultW[26]~output_o ;

assign ResultW[27] = \ResultW[27]~output_o ;

assign ResultW[28] = \ResultW[28]~output_o ;

assign ResultW[29] = \ResultW[29]~output_o ;

assign ResultW[30] = \ResultW[30]~output_o ;

assign ResultW[31] = \ResultW[31]~output_o ;

assign RD_W[0] = \RD_W[0]~output_o ;

assign RD_W[1] = \RD_W[1]~output_o ;

assign RD_W[2] = \RD_W[2]~output_o ;

assign RD_W[3] = \RD_W[3]~output_o ;

assign RD_W[4] = \RD_W[4]~output_o ;

assign stall_F = \stall_F~output_o ;

assign stall_D = \stall_D~output_o ;

assign flush_D = \flush_D~output_o ;

assign flush_E = \flush_E~output_o ;

assign ForwardAE[0] = \ForwardAE[0]~output_o ;

assign ForwardAE[1] = \ForwardAE[1]~output_o ;

assign ForwardBE[0] = \ForwardBE[0]~output_o ;

assign ForwardBE[1] = \ForwardBE[1]~output_o ;

assign lwStall = \lwStall~output_o ;

assign branchStall = \branchStall~output_o ;

endmodule
