CACHE_SET_SIZE	,	F_5
xsc3_l2_clean_mva	,	F_2
xsc3_l2_inv_mva	,	F_3
xsc3_l2_clean_range	,	F_15
set_way	,	V_3
pa_offset	,	V_11
l2ctype	,	V_1
vaddr	,	V_15
xsc3_l2_flush_all	,	F_16
kunmap_atomic	,	F_9
cpu_is_xsc3	,	F_19
xsc3_l2_present	,	F_1
xsc3_l2_inv_all	,	F_4
CACHE_WAY_PER_SET	,	V_6
l2_map_va	,	F_10
xsc3_l2_flush_range	,	F_17
PAGE_SHIFT	,	V_12
PAGE_MASK	,	V_10
end	,	V_14
addr	,	V_2
CR_L2	,	V_17
unlikely	,	F_11
set	,	V_4
"XScale3 L2 cache enabled.\n"	,	L_1
flush_range	,	V_21
xsc3_l2_inv_range	,	F_14
pr_info	,	F_21
start	,	V_13
outer_cache	,	V_18
CONFIG_HIGHMEM	,	F_8
va	,	V_7
__phys_to_virt	,	F_13
xsc3_l2_init	,	F_18
inv_range	,	V_19
way	,	V_5
get_cr	,	F_20
pa	,	V_8
dsb	,	F_6
__init	,	T_1
l2_unmap_va	,	F_7
clean_range	,	V_20
prev_va	,	V_9
kmap_atomic_pfn	,	F_12
CACHE_LINE_SIZE	,	V_16
