// Seed: 597888026
module module_0 (
    input supply0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output wor id_3,
    input wor id_4,
    output supply0 id_5,
    output wor id_6
);
endmodule
module module_1 #(
    parameter id_11 = 32'd23
) (
    output supply0 id_0,
    output wand id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    output tri1 id_9,
    output supply1 id_10,
    output wand _id_11
);
  assign id_1 = id_6;
  logic [-1  -  -1 : -1  <<  1] id_13[-1 : 1  >>  id_11  +  1] = 1 * -1'b0;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_8,
      id_1,
      id_6,
      id_7,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
