Analysis & Synthesis report for floating
Thu Jan 02 15:42:45 2020
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|encoder_25x5:enc"
 11. Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr3"
 12. Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr2"
 13. Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr1"
 14. Port Connectivity Checks: "faddition:faddition1|addmant:addmant1"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jan 02 15:42:45 2020    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; floating                                 ;
; Top-level Entity Name              ; IEEE32float_adder                        ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 704                                      ;
;     Total combinational functions  ; 704                                      ;
;     Dedicated logic registers      ; 0                                        ;
; Total registers                    ; 0                                        ;
; Total pins                         ; 96                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; IEEE32float_adder  ; floating           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+
; shiftmant.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/shiftmant.sv         ;         ;
; pr_circuit_8x8.sv                ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_8x8.sv    ;         ;
; normalize_sign.sv                ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/normalize_sign.sv    ;         ;
; faddition.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/faddition.sv         ;         ;
; expcomp.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/expcomp.sv           ;         ;
; addmant.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/addmant.sv           ;         ;
; pr_circuit_25x25.sv              ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/pr_circuit_25x25.sv  ;         ;
; encoder_25x5.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/encoder_25x5.sv      ;         ;
; IEEE32float_adder.sv             ; yes             ; User SystemVerilog HDL File  ; D:/FCI/1st semister grade 3/Computer Architecture and Organization/assignments/Assignment 3/task 2/Q proj/IEEE32float_adder.sv ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+----------------------+-----------------------------------------------------+
; Resource             ; Usage                                               ;
+----------------------+-----------------------------------------------------+
; I/O pins             ; 96                                                  ;
; Maximum fan-out node ; faddition:faddition1|expcomp:expcomp1|aminusb[7]~14 ;
; Maximum fan-out      ; 79                                                  ;
; Total fan-out        ; 2479                                                ;
; Average fan-out      ; 2.77                                                ;
+----------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                           ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
; |IEEE32float_adder                     ; 704 (110)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 96   ; 0            ; |IEEE32float_adder                                                            ;              ;
;    |faddition:faddition1|              ; 594 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1                                       ;              ;
;       |addmant:addmant1|               ; 199 (156)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|addmant:addmant1                      ;              ;
;          |encoder_25x5:enc|            ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|addmant:addmant1|encoder_25x5:enc     ;              ;
;          |pr_circuit_25x25:prc|        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc ;              ;
;       |expcomp:expcomp1|               ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|expcomp:expcomp1                      ;              ;
;       |normalize_sign:normalize_sign1| ; 147 (147)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|normalize_sign:normalize_sign1        ;              ;
;       |shiftmant:shiftmant1|           ; 219 (219)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1                  ;              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                         ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |IEEE32float_adder|faddition:faddition1|normalize_sign:normalize_sign1|signeda[23] ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |IEEE32float_adder|Mux6                                                            ;                            ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; |IEEE32float_adder|faddition:faddition1|normalize_sign:normalize_sign1|signedb[22] ;                            ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; |IEEE32float_adder|Mux27                                                           ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |IEEE32float_adder|Mux20                                                           ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1|shifted_mant[22]      ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |IEEE32float_adder|Mux15                                                           ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |IEEE32float_adder|Mux12                                                           ;                            ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1|shifted_mant[9]       ;                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; |IEEE32float_adder|Mux10                                                           ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1|shifted_mant[4]       ;                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1|shifted_mant[3]       ;                            ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; |IEEE32float_adder|faddition:faddition1|shiftmant:shiftmant1|shifted_mant[0]       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|encoder_25x5:enc"                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (8 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr3"                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr2"                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr1"                                                                                    ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (9 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "faddition:faddition1|addmant:addmant1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; flow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Thu Jan 02 15:42:34 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off floating -c floating
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file shiftmant.sv
    Info (12023): Found entity 1: shiftmant
Info (12021): Found 1 design units, including 1 entities, in source file pr_circuit_8x8.sv
    Info (12023): Found entity 1: pr_circuit_8x8
Info (12021): Found 1 design units, including 1 entities, in source file normalize_sign.sv
    Info (12023): Found entity 1: normalize_sign
Info (12021): Found 1 design units, including 1 entities, in source file faddition.sv
    Info (12023): Found entity 1: faddition
Info (12021): Found 1 design units, including 1 entities, in source file expcomp.sv
    Info (12023): Found entity 1: expcomp
Info (12021): Found 1 design units, including 1 entities, in source file addmant.sv
    Info (12023): Found entity 1: addmant
Info (12021): Found 1 design units, including 1 entities, in source file pr_circuit_25x25.sv
    Info (12023): Found entity 1: pr_circuit_25x25
Info (12021): Found 1 design units, including 1 entities, in source file encoder_25x5.sv
    Info (12023): Found entity 1: encoder_25x5
Info (12021): Found 1 design units, including 1 entities, in source file ieee32float_adder.sv
    Info (12023): Found entity 1: IEEE32float_adder
Info (12127): Elaborating entity "IEEE32float_adder" for the top level hierarchy
Info (12128): Elaborating entity "faddition" for hierarchy "faddition:faddition1"
Info (12128): Elaborating entity "expcomp" for hierarchy "faddition:faddition1|expcomp:expcomp1"
Info (12128): Elaborating entity "shiftmant" for hierarchy "faddition:faddition1|shiftmant:shiftmant1"
Info (12128): Elaborating entity "normalize_sign" for hierarchy "faddition:faddition1|normalize_sign:normalize_sign1"
Warning (10230): Verilog HDL assignment warning at normalize_sign.sv(10): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at normalize_sign.sv(11): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at normalize_sign.sv(12): truncated value with size 32 to match size of target (25)
Info (12128): Elaborating entity "addmant" for hierarchy "faddition:faddition1|addmant:addmant1"
Warning (10230): Verilog HDL assignment warning at addmant.sv(15): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at addmant.sv(24): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at addmant.sv(26): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "pr_circuit_25x25" for hierarchy "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc"
Warning (10230): Verilog HDL assignment warning at pr_circuit_25x25.sv(11): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pr_circuit_25x25.sv(12): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at pr_circuit_25x25.sv(13): truncated value with size 9 to match size of target (8)
Info (12128): Elaborating entity "pr_circuit_8x8" for hierarchy "faddition:faddition1|addmant:addmant1|pr_circuit_25x25:prc|pr_circuit_8x8:_8x8pr1"
Info (12128): Elaborating entity "encoder_25x5" for hierarchy "faddition:faddition1|addmant:addmant1|encoder_25x5:enc"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 800 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 64 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 704 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 341 megabytes
    Info: Processing ended: Thu Jan 02 15:42:45 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:09


