{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 22:34:40 2016 " "Info: Processing started: Mon Nov 07 22:34:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "master5:inst4\|inst11 " "Info: Detected ripple clock \"master5:inst4\|inst11\" as buffer" {  } { { "master5.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master5.bdf" { { 32 440 504 112 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master5:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst9~1 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst9~1\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst9~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst9 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst9\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst8~1 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst8~1\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master4:inst12\|inst24 " "Info: Detected ripple clock \"master4:inst12\|inst24\" as buffer" {  } { { "master4.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master4.bdf" { { 96 136 200 176 "inst24" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master4:inst12\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst5 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst5\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -112 440 504 -64 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst4 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst4\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -160 440 504 -112 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst8 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst8\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -16 440 504 32 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master1:inst\|inst12 " "Info: Detected ripple clock \"master1:inst\|inst12\" as buffer" {  } { { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master1:inst\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master2:inst10\|inst6 " "Info: Detected ripple clock \"master2:inst10\|inst6\" as buffer" {  } { { "master2.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master2.bdf" { { 152 456 520 232 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master2:inst10\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master1:inst\|inst13 " "Info: Detected ripple clock \"master1:inst\|inst13\" as buffer" {  } { { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 464 528 592 544 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master1:inst\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master3:inst11\|inst9 " "Info: Detected ripple clock \"master3:inst11\|inst9\" as buffer" {  } { { "master3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master3.bdf" { { 432 392 456 512 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master3:inst11\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master4:inst12\|inst25 " "Info: Detected ripple clock \"master4:inst12\|inst25\" as buffer" {  } { { "master4.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master4.bdf" { { 344 280 344 424 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master4:inst12\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "bus_arbiter:inst5\|inst7 " "Info: Detected gated clock \"bus_arbiter:inst5\|inst7\" as buffer" {  } { { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -64 440 504 -16 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "bus_arbiter:inst5\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "master3:inst11\|inst13 " "Info: Detected ripple clock \"master3:inst11\|inst13\" as buffer" {  } { { "master3.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master3.bdf" { { 672 512 576 752 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "master3:inst11\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register master1:inst\|inst12 register master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\] 213.13 MHz 4.692 ns Internal " "Info: Clock \"clk\" has Internal fmax of 213.13 MHz between source register \"master1:inst\|inst12\" and destination register \"master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\]\" (period= 4.692 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.161 ns + Longest register register " "Info: + Longest register to register delay is 2.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master1:inst\|inst12 1 REG LCFF_X2_Y12_N29 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N29; Fanout = 10; REG Node = 'master1:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1:inst|inst12 } "NODE_NAME" } } { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.346 ns) 0.636 ns bus_arbiter:inst5\|inst4 2 COMB LCCOMB_X2_Y12_N26 8 " "Info: 2: + IC(0.290 ns) + CELL(0.346 ns) = 0.636 ns; Loc. = LCCOMB_X2_Y12_N26; Fanout = 8; COMB Node = 'bus_arbiter:inst5\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { master1:inst|inst12 bus_arbiter:inst5|inst4 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -160 440 504 -112 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 0.927 ns master1:inst\|inst15 3 COMB LCCOMB_X2_Y12_N30 4 " "Info: 3: + IC(0.238 ns) + CELL(0.053 ns) = 0.927 ns; Loc. = LCCOMB_X2_Y12_N30; Fanout = 4; COMB Node = 'master1:inst\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { bus_arbiter:inst5|inst4 master1:inst|inst15 } "NODE_NAME" } } { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 528 104 168 576 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.746 ns) 2.161 ns master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\] 4 REG LCFF_X6_Y12_N19 2 " "Info: 4: + IC(0.488 ns) + CELL(0.746 ns) = 2.161 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 2; REG Node = 'master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { master1:inst|inst15 master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ooi.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_ooi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.145 ns ( 52.98 % ) " "Info: Total cell delay = 1.145 ns ( 52.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 47.02 % ) " "Info: Total interconnect delay = 1.016 ns ( 47.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { master1:inst|inst12 bus_arbiter:inst5|inst4 master1:inst|inst15 master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.161 ns" { master1:inst|inst12 {} bus_arbiter:inst5|inst4 {} master1:inst|inst15 {} master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] {} } { 0.000ns 0.290ns 0.238ns 0.488ns } { 0.000ns 0.346ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 38 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\] 3 REG LCFF_X6_Y12_N19 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X6_Y12_N19; Fanout = 2; REG Node = 'master1:inst\|counter_en:inst\|lpm_counter:lpm_counter_component\|cntr_ooi:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { clk~clkctrl master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_ooi.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_ooi.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.618 ns) 2.486 ns master1:inst\|inst12 2 REG LCFF_X2_Y12_N29 10 " "Info: 2: + IC(1.014 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X2_Y12_N29; Fanout = 10; REG Node = 'master1:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { clk master1:inst|inst12 } "NODE_NAME" } } { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk master1:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} master1:inst|inst12 {} } { 0.000ns 0.000ns 1.014ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk master1:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} master1:inst|inst12 {} } { 0.000ns 0.000ns 1.014ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_ooi.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_ooi.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } } { "db/cntr_ooi.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_ooi.tdf" 55 8 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { master1:inst|inst12 bus_arbiter:inst5|inst4 master1:inst|inst15 master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.161 ns" { master1:inst|inst12 {} bus_arbiter:inst5|inst4 {} master1:inst|inst15 {} master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] {} } { 0.000ns 0.290ns 0.238ns 0.488ns } { 0.000ns 0.346ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { clk clk~clkctrl master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { clk {} clk~combout {} clk~clkctrl {} master1:inst|counter_en:inst|lpm_counter:lpm_counter_component|cntr_ooi:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk master1:inst|inst12 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} master1:inst|inst12 {} } { 0.000ns 0.000ns 1.014ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] clk 645 ps " "Info: Found hold time violation between source  pin or register \"master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" and destination pin or register \"master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" for clock \"clk\" (Hold time is 645 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.199 ns + Largest " "Info: + Largest clock skew is 1.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.145 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.712 ns) 2.580 ns master4:inst12\|inst25 2 REG LCFF_X2_Y12_N9 13 " "Info: 2: + IC(1.014 ns) + CELL(0.712 ns) = 2.580 ns; Loc. = LCFF_X2_Y12_N9; Fanout = 13; REG Node = 'master4:inst12\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { clk master4:inst12|inst25 } "NODE_NAME" } } { "master4.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master4.bdf" { { 344 280 344 424 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.228 ns) 3.359 ns bus_arbiter:inst5\|inst9~1 3 COMB LCCOMB_X1_Y12_N4 1 " "Info: 3: + IC(0.551 ns) + CELL(0.228 ns) = 3.359 ns; Loc. = LCCOMB_X1_Y12_N4; Fanout = 1; COMB Node = 'bus_arbiter:inst5\|inst9~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.779 ns" { master4:inst12|inst25 bus_arbiter:inst5|inst9~1 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 3.870 ns bus_arbiter:inst5\|inst9 4 COMB LCCOMB_X1_Y12_N28 7 " "Info: 4: + IC(0.239 ns) + CELL(0.272 ns) = 3.870 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 7; COMB Node = 'bus_arbiter:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.000 ns) 4.869 ns bus_arbiter:inst5\|inst9~clkctrl 5 COMB CLKCTRL_G1 2 " "Info: 5: + IC(0.999 ns) + CELL(0.000 ns) = 4.869 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 6.145 ns master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 6 REG LCFF_X1_Y11_N3 3 " "Info: 6: + IC(0.658 ns) + CELL(0.618 ns) = 6.145 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 3; REG Node = 'master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.684 ns ( 43.68 % ) " "Info: Total cell delay = 2.684 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.461 ns ( 56.32 % ) " "Info: Total interconnect delay = 3.461 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.014ns 0.551ns 0.239ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.946 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 4.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.712 ns) 2.398 ns master5:inst4\|inst11 2 REG LCFF_X1_Y12_N17 13 " "Info: 2: + IC(0.832 ns) + CELL(0.712 ns) = 2.398 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 13; REG Node = 'master5:inst4\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { clk master5:inst4|inst11 } "NODE_NAME" } } { "master5.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master5.bdf" { { 32 440 504 112 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.671 ns bus_arbiter:inst5\|inst9 3 COMB LCCOMB_X1_Y12_N28 7 " "Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 2.671 ns; Loc. = LCCOMB_X1_Y12_N28; Fanout = 7; COMB Node = 'bus_arbiter:inst5\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { master5:inst4|inst11 bus_arbiter:inst5|inst9 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.000 ns) 3.670 ns bus_arbiter:inst5\|inst9~clkctrl 4 COMB CLKCTRL_G1 2 " "Info: 4: + IC(0.999 ns) + CELL(0.000 ns) = 3.670 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst9~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { 32 440 504 80 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 4.946 ns master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 5 REG LCFF_X1_Y11_N3 3 " "Info: 5: + IC(0.658 ns) + CELL(0.618 ns) = 4.946 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 3; REG Node = 'master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.237 ns ( 45.23 % ) " "Info: Total cell delay = 2.237 ns ( 45.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.709 ns ( 54.77 % ) " "Info: Total interconnect delay = 2.709 ns ( 54.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { clk master5:inst4|inst11 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { clk {} clk~combout {} master5:inst4|inst11 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.832ns 0.220ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.014ns 0.551ns 0.239ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { clk master5:inst4|inst11 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { clk {} clk~combout {} master5:inst4|inst11 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.832ns 0.220ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X1_Y11_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 3; REG Node = 'master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|counter_comb_bita1 2 COMB LCCOMB_X1_Y11_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 3 REG LCFF_X1_Y11_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X1_Y11_N3; Fanout = 3; REG Node = 'master5:inst4\|counter_addr:inst12\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { clk master4:inst12|inst25 bus_arbiter:inst5|inst9~1 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { clk {} clk~combout {} master4:inst12|inst25 {} bus_arbiter:inst5|inst9~1 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.014ns 0.551ns 0.239ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.946 ns" { clk master5:inst4|inst11 bus_arbiter:inst5|inst9 bus_arbiter:inst5|inst9~clkctrl master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.946 ns" { clk {} clk~combout {} master5:inst4|inst11 {} bus_arbiter:inst5|inst9 {} bus_arbiter:inst5|inst9~clkctrl {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.832ns 0.220ns 0.999ns 0.658ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|counter_comb_bita1 {} master5:inst4|counter_addr:inst12|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk slave1\[2\] master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 13.935 ns register " "Info: tco from clock \"clk\" to destination pin \"slave1\[2\]\" through register \"master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]\" is 13.935 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.683 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 9 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 9; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 48 80 248 64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.712 ns) 2.580 ns master1:inst\|inst12 2 REG LCFF_X2_Y12_N29 10 " "Info: 2: + IC(1.014 ns) + CELL(0.712 ns) = 2.580 ns; Loc. = LCFF_X2_Y12_N29; Fanout = 10; REG Node = 'master1:inst\|inst12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { clk master1:inst|inst12 } "NODE_NAME" } } { "master1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/master1.bdf" { { 216 384 448 296 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.346 ns) 3.216 ns bus_arbiter:inst5\|inst4 3 COMB LCCOMB_X2_Y12_N26 8 " "Info: 3: + IC(0.290 ns) + CELL(0.346 ns) = 3.216 ns; Loc. = LCCOMB_X2_Y12_N26; Fanout = 8; COMB Node = 'bus_arbiter:inst5\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { master1:inst|inst12 bus_arbiter:inst5|inst4 } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -160 440 504 -112 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.171 ns) + CELL(0.000 ns) 5.387 ns bus_arbiter:inst5\|inst4~clkctrl 4 COMB CLKCTRL_G8 2 " "Info: 4: + IC(2.171 ns) + CELL(0.000 ns) = 5.387 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'bus_arbiter:inst5\|inst4~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.171 ns" { bus_arbiter:inst5|inst4 bus_arbiter:inst5|inst4~clkctrl } "NODE_NAME" } } { "bus_arbiter.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/bus_arbiter.bdf" { { -160 440 504 -112 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.618 ns) 6.683 ns master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 5 REG LCFF_X1_Y10_N19 3 " "Info: 5: + IC(0.678 ns) + CELL(0.618 ns) = 6.683 ns; Loc. = LCFF_X1_Y10_N19; Fanout = 3; REG Node = 'master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { bus_arbiter:inst5|inst4~clkctrl master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.530 ns ( 37.86 % ) " "Info: Total cell delay = 2.530 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.153 ns ( 62.14 % ) " "Info: Total interconnect delay = 4.153 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk master1:inst|inst12 bus_arbiter:inst5|inst4 bus_arbiter:inst5|inst4~clkctrl master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} master1:inst|inst12 {} bus_arbiter:inst5|inst4 {} bus_arbiter:inst5|inst4~clkctrl {} master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.014ns 0.290ns 2.171ns 0.678ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.158 ns + Longest register pin " "Info: + Longest register to pin delay is 7.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\] 1 REG LCFF_X1_Y10_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N19; Fanout = 3; REG Node = 'master1:inst\|counter_addr:inst23\|lpm_counter:lpm_counter_component\|cntr_c4i:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_c4i.tdf" "" { Text "C:/altera/91sp2/quartus/Lab5/db/cntr_c4i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.154 ns) 1.485 ns master1:inst\|bustri2:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~2 2 COMB LCCOMB_X1_Y11_N6 4 " "Info: 2: + IC(1.331 ns) + CELL(0.154 ns) = 1.485 ns; Loc. = LCCOMB_X1_Y11_N6; Fanout = 4; COMB Node = 'master1:inst\|bustri2:inst22\|lpm_bustri:lpm_bustri_component\|dout\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.357 ns) 2.366 ns slave1:inst6\|inst2 3 COMB LCCOMB_X3_Y11_N24 4 " "Info: 3: + IC(0.524 ns) + CELL(0.357 ns) = 2.366 ns; Loc. = LCCOMB_X3_Y11_N24; Fanout = 4; COMB Node = 'slave1:inst6\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 slave1:inst6|inst2 } "NODE_NAME" } } { "slave1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/slave1.bdf" { { 280 568 632 328 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.672 ns) + CELL(2.120 ns) 7.158 ns slave1\[2\] 4 PIN PIN_R5 0 " "Info: 4: + IC(2.672 ns) + CELL(2.120 ns) = 7.158 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'slave1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.792 ns" { slave1:inst6|inst2 slave1[2] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/altera/91sp2/quartus/Lab5/Block1.bdf" { { 464 568 744 480 "slave1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 36.76 % ) " "Info: Total cell delay = 2.631 ns ( 36.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.527 ns ( 63.24 % ) " "Info: Total interconnect delay = 4.527 ns ( 63.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 slave1:inst6|inst2 slave1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 {} slave1:inst6|inst2 {} slave1[2] {} } { 0.000ns 1.331ns 0.524ns 2.672ns } { 0.000ns 0.154ns 0.357ns 2.120ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.683 ns" { clk master1:inst|inst12 bus_arbiter:inst5|inst4 bus_arbiter:inst5|inst4~clkctrl master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.683 ns" { clk {} clk~combout {} master1:inst|inst12 {} bus_arbiter:inst5|inst4 {} bus_arbiter:inst5|inst4~clkctrl {} master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.014ns 0.290ns 2.171ns 0.678ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 slave1:inst6|inst2 slave1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.158 ns" { master1:inst|counter_addr:inst23|lpm_counter:lpm_counter_component|cntr_c4i:auto_generated|safe_q[1] {} master1:inst|bustri2:inst22|lpm_bustri:lpm_bustri_component|dout[1]~2 {} slave1:inst6|inst2 {} slave1[2] {} } { 0.000ns 1.331ns 0.524ns 2.672ns } { 0.000ns 0.154ns 0.357ns 2.120ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 22:34:40 2016 " "Info: Processing ended: Mon Nov 07 22:34:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
