Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:32:20 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v1_timing_summary_routed.rpt -pb nexys4fpga_v1_timing_summary_routed.pb -rpx nexys4fpga_v1_timing_summary_routed.rpx
| Design       : nexys4fpga_v1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1279 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.251      -11.049                    106                 2537        0.057        0.000                      0                 2537        1.773        0.000                       0                  1285  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0     {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_220_clk_wiz_0_1   {0.000 2.273}        4.545           220.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_220_clk_wiz_0          -0.251      -11.049                    106                 2537        0.121        0.000                      0                 2537        1.773        0.000                       0                  1281  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_220_clk_wiz_0_1        -0.250      -10.970                    103                 2537        0.121        0.000                      0                 2537        1.773        0.000                       0                  1281  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_220_clk_wiz_0_1  clk_220_clk_wiz_0         -0.251      -11.049                    106                 2537        0.057        0.000                      0                 2537  
clk_220_clk_wiz_0    clk_220_clk_wiz_0_1       -0.251      -11.049                    106                 2537        0.057        0.000                      0                 2537  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation      -11.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.014ns (21.739%)  route 3.651ns (78.261%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.046 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.641    -0.899    u_mean/clk_220
    SLICE_X14Y85         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.844     0.463    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124     0.587 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.558     1.145    u_mean/result_reg[8]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.124     1.269 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.590     1.859    u_mean/result[6]_i_3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.981     2.964    u_mean/result_reg[6]
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.678     3.766    u_mean_n_8
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.521     3.046    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.577     3.624    
                         clock uncertainty           -0.064     3.560    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.045     3.515    result_reg[5]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.846ns (45.020%)  route 2.254ns (54.980%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.033 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.509     3.206    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.508     3.033    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/C
                         clock pessimism              0.480     3.513    
                         clock uncertainty           -0.064     3.449    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429     3.020    OUTMUX/BINBCD/bin_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[22]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.076    -0.518    OUTMUX/BINBCD/bin_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.569    -0.595    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  OUTMUX/BINBCD/bin_reg_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.398    OUTMUX/BINBCD/bin_reg[19]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.075    -0.520    OUTMUX/BINBCD/bin_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[30]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.075    -0.519    OUTMUX/BINBCD/bin_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inputs_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.479%)  route 0.279ns (68.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.576    -0.588    JA_OBUF[4]
    SLICE_X13Y98         FDRE                                         r  inputs_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  inputs_reg[14][3]/Q
                         net (fo=3, routed)           0.279    -0.182    OUTMUX/inputs_reg[14][15]_0[3]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.018    -0.306    OUTMUX/operands_dly_reg[14][3]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inputs_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.311ns (58.178%)  route 0.224ns (41.822%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inputs_reg[2][10]/Q
                         net (fo=5, routed)           0.224    -0.214    u_mean/inputs_reg[2][15][10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183    -0.031 r  u_mean/sums_reg[7][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.031    u_mean/p_5_out[11]
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][11]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.578%)  route 0.296ns (61.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y101        FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bcd_reg_reg[4]/Q
                         net (fo=4, routed)           0.166    -0.287    OUTMUX/BINBCD/p_1_in
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_29/O
                         net (fo=2, routed)           0.130    -0.112    OUTMUX/BINBCD/binary_to_bcd_net_49
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.075    -0.242    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y103         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075    -0.491    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.604    -0.560    DB/clk_220
    SLICE_X0Y94          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.366    DB/shift_pb1[3]
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.877    -0.796    DB/clk_220
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.092    -0.455    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inputs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.270ns (49.711%)  route 0.273ns (50.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][12]/Q
                         net (fo=5, routed)           0.273    -0.151    u_mean/inputs_reg[2][15][12]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.022 r  u_mean/sums_reg[7][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    u_mean/p_5_out[13]
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][13]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inputs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.270ns (49.308%)  route 0.278ns (50.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][6]/Q
                         net (fo=5, routed)           0.278    -0.147    u_mean/inputs_reg[2][15][6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.018 r  u_mean/sums_reg[7][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    u_mean/p_5_out[7]
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y90      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y87      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y85      DB/db_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y85      DB/db_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y97      DB/swtch_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X15Y99     OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y97      OUTMUX/operands_dly_reg[11][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y99      OUTMUX/operands_dly_reg[11][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y99      OUTMUX/operands_dly_reg[11][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y98      OUTMUX/operands_dly_reg[12][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y90      DB/db_count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y87      DB/db_count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y87      DB/db_count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0_1

Setup :          103  Failing Endpoints,  Worst Slack       -0.250ns,  Total Violation      -10.970ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.773ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.250ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.014ns (21.739%)  route 3.651ns (78.261%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.046 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.641    -0.899    u_mean/clk_220
    SLICE_X14Y85         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.844     0.463    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124     0.587 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.558     1.145    u_mean/result_reg[8]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.124     1.269 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.590     1.859    u_mean/result[6]_i_3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.981     2.964    u_mean/result_reg[6]
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.678     3.766    u_mean_n_8
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.521     3.046    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.577     3.624    
                         clock uncertainty           -0.063     3.560    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.045     3.515    result_reg[5]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 -0.250    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.063     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.185ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.846ns (45.020%)  route 2.254ns (54.980%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.033 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.509     3.206    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.508     3.033    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/C
                         clock pessimism              0.480     3.513    
                         clock uncertainty           -0.063     3.450    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429     3.021    OUTMUX/BINBCD/bin_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.021    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[22]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.076    -0.518    OUTMUX/BINBCD/bin_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.569    -0.595    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  OUTMUX/BINBCD/bin_reg_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.398    OUTMUX/BINBCD/bin_reg[19]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/C
                         clock pessimism              0.238    -0.595    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.075    -0.520    OUTMUX/BINBCD/bin_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[30]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.075    -0.519    OUTMUX/BINBCD/bin_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 inputs_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.479%)  route 0.279ns (68.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.576    -0.588    JA_OBUF[4]
    SLICE_X13Y98         FDRE                                         r  inputs_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  inputs_reg[14][3]/Q
                         net (fo=3, routed)           0.279    -0.182    OUTMUX/inputs_reg[14][15]_0[3]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/C
                         clock pessimism              0.509    -0.324    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.018    -0.306    OUTMUX/operands_dly_reg[14][3]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 inputs_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.311ns (58.178%)  route 0.224ns (41.822%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inputs_reg[2][10]/Q
                         net (fo=5, routed)           0.224    -0.214    u_mean/inputs_reg[2][15][10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183    -0.031 r  u_mean/sums_reg[7][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.031    u_mean/p_5_out[11]
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][11]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.578%)  route 0.296ns (61.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y101        FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bcd_reg_reg[4]/Q
                         net (fo=4, routed)           0.166    -0.287    OUTMUX/BINBCD/p_1_in
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_29/O
                         net (fo=2, routed)           0.130    -0.112    OUTMUX/BINBCD/binary_to_bcd_net_49
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.075    -0.242    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y103         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075    -0.491    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.604    -0.560    DB/clk_220
    SLICE_X0Y94          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.366    DB/shift_pb1[3]
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.877    -0.796    DB/clk_220
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.092    -0.455    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inputs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.270ns (49.711%)  route 0.273ns (50.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][12]/Q
                         net (fo=5, routed)           0.273    -0.151    u_mean/inputs_reg[2][15][12]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.022 r  u_mean/sums_reg[7][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    u_mean/p_5_out[13]
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][13]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 inputs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.270ns (49.308%)  route 0.278ns (50.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][6]/Q
                         net (fo=5, routed)           0.278    -0.147    u_mean/inputs_reg[2][15][6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.018 r  u_mean/sums_reg[7][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    u_mean/p_5_out[7]
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.156    u_mean/sums_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_220_clk_wiz_0_1
Waveform(ns):       { 0.000 2.273 }
Period(ns):         4.545
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.545       2.390      BUFGCTRL_X0Y16   generated_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.545       3.296      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y90      DB/db_count_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y87      DB/db_count_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y88      DB/db_count_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X1Y85      DB/db_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y85      DB/db_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.545       3.545      SLICE_X0Y85      DB/db_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.545       208.815    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X3Y97      DB/swtch_db_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X15Y99     OUTMUX/BINBCD/bcd_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y97      OUTMUX/operands_dly_reg[11][15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y99      OUTMUX/operands_dly_reg[11][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y99      OUTMUX/operands_dly_reg[11][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X13Y86     OUTMUX/operands_dly_reg[11][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X8Y98      OUTMUX/operands_dly_reg[12][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y90      DB/db_count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y87      DB/db_count_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y87      DB/db_count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y88      DB/db_count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X1Y85      DB/db_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.273       1.773      SLICE_X0Y85      DB/db_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0_1
  To Clock:  clk_220_clk_wiz_0

Setup :          106  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation      -11.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.014ns (21.739%)  route 3.651ns (78.261%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.046 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.641    -0.899    u_mean/clk_220
    SLICE_X14Y85         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.844     0.463    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124     0.587 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.558     1.145    u_mean/result_reg[8]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.124     1.269 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.590     1.859    u_mean/result[6]_i_3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.981     2.964    u_mean/result_reg[6]
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.678     3.766    u_mean_n_8
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.521     3.046    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.577     3.624    
                         clock uncertainty           -0.064     3.560    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.045     3.515    result_reg[5]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0 rise@4.545ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.846ns (45.020%)  route 2.254ns (54.980%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.033 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.509     3.206    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.508     3.033    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/C
                         clock pessimism              0.480     3.513    
                         clock uncertainty           -0.064     3.449    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429     3.020    OUTMUX/BINBCD/bin_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[22]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.064    -0.530    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.076    -0.454    OUTMUX/BINBCD/bin_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.569    -0.595    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  OUTMUX/BINBCD/bin_reg_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.398    OUTMUX/BINBCD/bin_reg[19]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.064    -0.531    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.075    -0.456    OUTMUX/BINBCD/bin_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[30]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.064    -0.530    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.075    -0.455    OUTMUX/BINBCD/bin_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inputs_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.479%)  route 0.279ns (68.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.576    -0.588    JA_OBUF[4]
    SLICE_X13Y98         FDRE                                         r  inputs_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  inputs_reg[14][3]/Q
                         net (fo=3, routed)           0.279    -0.182    OUTMUX/inputs_reg[14][15]_0[3]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.064    -0.260    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.018    -0.242    OUTMUX/operands_dly_reg[14][3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inputs_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.311ns (58.178%)  route 0.224ns (41.822%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inputs_reg[2][10]/Q
                         net (fo=5, routed)           0.224    -0.214    u_mean/inputs_reg[2][15][10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183    -0.031 r  u_mean/sums_reg[7][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.031    u_mean/p_5_out[11]
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][11]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.578%)  route 0.296ns (61.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y101        FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bcd_reg_reg[4]/Q
                         net (fo=4, routed)           0.166    -0.287    OUTMUX/BINBCD/p_1_in
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_29/O
                         net (fo=2, routed)           0.130    -0.112    OUTMUX/BINBCD/binary_to_bcd_net_49
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.064    -0.253    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.075    -0.178    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y103         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.064    -0.502    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075    -0.427    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.604    -0.560    DB/clk_220
    SLICE_X0Y94          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.366    DB/shift_pb1[3]
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.877    -0.796    DB/clk_220
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.092    -0.391    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inputs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.270ns (49.711%)  route 0.273ns (50.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][12]/Q
                         net (fo=5, routed)           0.273    -0.151    u_mean/inputs_reg[2][15][12]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.022 r  u_mean/sums_reg[7][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    u_mean/p_5_out[13]
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][13]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inputs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0 rise@0.000ns - clk_220_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.270ns (49.308%)  route 0.278ns (50.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][6]/Q
                         net (fo=5, routed)           0.278    -0.147    u_mean/inputs_reg[2][15][6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.018 r  u_mean/sums_reg[7][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    u_mean/p_5_out[7]
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_220_clk_wiz_0
  To Clock:  clk_220_clk_wiz_0_1

Setup :          106  Failing Endpoints,  Worst Slack       -0.251ns,  Total Violation      -11.049ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 1.014ns (21.739%)  route 3.651ns (78.261%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 3.046 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.641    -0.899    u_mean/clk_220
    SLICE_X14Y85         FDRE                                         r  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.381 f  u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3/Q
                         net (fo=6, routed)           0.844     0.463    u_mean/result_reg[0]_bret_bret_bret_bret_bret_bret_bret__3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124     0.587 r  u_mean/result[8]_i_1/O
                         net (fo=7, routed)           0.558     1.145    u_mean/result_reg[8]
    SLICE_X14Y83         LUT5 (Prop_lut5_I3_O)        0.124     1.269 r  u_mean/result[6]_i_3/O
                         net (fo=1, routed)           0.590     1.859    u_mean/result[6]_i_3_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.124     1.983 r  u_mean/result[6]_i_1/O
                         net (fo=7, routed)           0.981     2.964    u_mean/result_reg[6]
    SLICE_X15Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.088 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.678     3.766    u_mean_n_8
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.521     3.046    JA_OBUF[4]
    SLICE_X12Y88         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.577     3.624    
                         clock uncertainty           -0.064     3.560    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)       -0.045     3.515    result_reg[5]
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -3.766    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[10]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[2]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[30]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[5]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[7]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.215ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.846ns (43.489%)  route 2.399ns (56.511%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 3.050 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.654     3.350    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.525     3.050    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[8]/C
                         clock pessimism              0.577     3.628    
                         clock uncertainty           -0.064     3.564    
    SLICE_X15Y99         FDRE (Setup_fdre_C_R)       -0.429     3.135    OUTMUX/BINBCD/bcd_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.135    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 -0.215    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
                            (rising edge-triggered cell FDSE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.545ns  (clk_220_clk_wiz_0_1 rise@4.545ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 1.846ns (45.020%)  route 2.254ns (54.980%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 3.033 - 4.545 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.645    -0.895    OUTMUX/JA_OBUF[0]
    SLICE_X13Y91         FDSE                                         r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDSE (Prop_fdse_C_Q)         0.456    -0.439 r  OUTMUX/cnvt_ff_reg_bret_bret_bret__23/Q
                         net (fo=1, routed)           0.401    -0.038    OUTMUX/cnvt_ff_reg_bret_bret_bret__23_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.618 r  OUTMUX/cnvt_ff15_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.618    OUTMUX/cnvt_ff15_inferred__0/i__carry_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.775 r  OUTMUX/cnvt_ff15_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.288     1.063    OUTMUX/BINBCD/CO[0]
    SLICE_X15Y93         LUT6 (Prop_lut6_I0_O)        0.329     1.392 f  OUTMUX/BINBCD/binary_to_bcd_LUT6/O
                         net (fo=1, routed)           0.716     2.108    OUTMUX/BINBCD/binary_to_bcd_net_1
    SLICE_X15Y100        LUT5 (Prop_lut5_I4_O)        0.124     2.232 f  OUTMUX/BINBCD/binary_to_bcd_LUT5_1/O
                         net (fo=6, routed)           0.340     2.572    OUTMUX/BINBCD/binary_to_bcd_net_2
    SLICE_X15Y102        LUT5 (Prop_lut5_I4_O)        0.124     2.696 r  OUTMUX/BINBCD/binary_to_bcd_LUT5_2/O
                         net (fo=47, routed)          0.509     3.206    OUTMUX/BINBCD/binary_to_bcd_net_21
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      4.545     4.545 r  
    E3                                                0.000     4.545 r  clk (IN)
                         net (fo=0)                   0.000     4.545    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.957 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.119    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.324    -0.205 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.639     1.434    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.525 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        1.508     3.033    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[17]/C
                         clock pessimism              0.480     3.513    
                         clock uncertainty           -0.064     3.449    
    SLICE_X13Y104        FDRE (Setup_fdre_C_R)       -0.429     3.020    OUTMUX/BINBCD/bin_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -0.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[22]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[23]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.064    -0.530    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.076    -0.454    OUTMUX/BINBCD/bin_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.569    -0.595    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  OUTMUX/BINBCD/bin_reg_reg[19]/Q
                         net (fo=1, routed)           0.056    -0.398    OUTMUX/BINBCD/bin_reg[19]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y104        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[20]/C
                         clock pessimism              0.238    -0.595    
                         clock uncertainty            0.064    -0.531    
    SLICE_X13Y104        FDRE (Hold_fdre_C_D)         0.075    -0.456    OUTMUX/BINBCD/bin_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bin_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bin_reg_reg[30]/Q
                         net (fo=1, routed)           0.056    -0.397    OUTMUX/BINBCD/bin_reg[30]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.841    -0.832    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X13Y102        FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[31]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.064    -0.530    
    SLICE_X13Y102        FDRE (Hold_fdre_C_D)         0.075    -0.455    OUTMUX/BINBCD/bin_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 inputs_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/operands_dly_reg[14][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.479%)  route 0.279ns (68.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.576    -0.588    JA_OBUF[4]
    SLICE_X13Y98         FDRE                                         r  inputs_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  inputs_reg[14][3]/Q
                         net (fo=3, routed)           0.279    -0.182    OUTMUX/inputs_reg[14][15]_0[3]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.840    -0.833    OUTMUX/JA_OBUF[0]
    SLICE_X13Y105        FDRE                                         r  OUTMUX/operands_dly_reg[14][3]/C
                         clock pessimism              0.509    -0.324    
                         clock uncertainty            0.064    -0.260    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.018    -0.242    OUTMUX/operands_dly_reg[14][3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inputs_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.311ns (58.178%)  route 0.224ns (41.822%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inputs_reg[2][10]/Q
                         net (fo=5, routed)           0.224    -0.214    u_mean/inputs_reg[2][15][10]
    SLICE_X6Y94          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.183    -0.031 r  u_mean/sums_reg[7][11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.031    u_mean/p_5_out[11]
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y94          FDRE                                         r  u_mean/sums_reg[7][11]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][11]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            OUTMUX/BINBCD/bcd_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.578%)  route 0.296ns (61.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.570    -0.594    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y101        FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  OUTMUX/BINBCD/bcd_reg_reg[4]/Q
                         net (fo=4, routed)           0.166    -0.287    OUTMUX/BINBCD/p_1_in
    SLICE_X15Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.242 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_29/O
                         net (fo=2, routed)           0.130    -0.112    OUTMUX/BINBCD/binary_to_bcd_net_49
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.847    -0.826    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X15Y99         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[6]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.064    -0.253    
    SLICE_X15Y99         FDRE (Hold_fdre_C_D)         0.075    -0.178    OUTMUX/BINBCD/bcd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.598    -0.566    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y103         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.360    SSB/Digit0_n_0
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.871    -0.802    SSB/JA_OBUF[1]
    SLICE_X0Y103         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.064    -0.502    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.075    -0.427    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 DB/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            DB/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.604    -0.560    DB/clk_220
    SLICE_X0Y94          FDRE                                         r  DB/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.053    -0.366    DB/shift_pb1[3]
    SLICE_X1Y94          LUT5 (Prop_lut5_I0_O)        0.045    -0.321 r  DB/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    DB/pbtn_db[1]_i_1_n_0
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.877    -0.796    DB/clk_220
    SLICE_X1Y94          FDRE                                         r  DB/pbtn_db_reg[1]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.064    -0.483    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.092    -0.391    DB/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inputs_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.270ns (49.711%)  route 0.273ns (50.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][12]/Q
                         net (fo=5, routed)           0.273    -0.151    u_mean/inputs_reg[2][15][12]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.022 r  u_mean/sums_reg[7][15]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.022    u_mean/p_5_out[13]
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y95          FDRE                                         r  u_mean/sums_reg[7][13]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y95          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][13]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 inputs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0  {rise@0.000ns fall@2.273ns period=4.545ns})
  Destination:            u_mean/sums_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_220_clk_wiz_0_1  {rise@0.000ns fall@2.273ns period=4.545ns})
  Path Group:             clk_220_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_220_clk_wiz_0_1 rise@0.000ns - clk_220_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.270ns (49.308%)  route 0.278ns (50.692%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_220_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.599    -0.565    JA_OBUF[4]
    SLICE_X3Y100         FDRE                                         r  inputs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inputs_reg[2][6]/Q
                         net (fo=5, routed)           0.278    -0.147    u_mean/inputs_reg[2][15][6]
    SLICE_X6Y93          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.018 r  u_mean/sums_reg[7][7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.018    u_mean/p_5_out[7]
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_220_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_220_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout5_buf/O
                         net (fo=1280, routed)        0.874    -0.799    u_mean/clk_220
    SLICE_X6Y93          FDRE                                         r  u_mean/sums_reg[7][7]/C
                         clock pessimism              0.509    -0.290    
                         clock uncertainty            0.064    -0.226    
    SLICE_X6Y93          FDRE (Hold_fdre_C_D)         0.134    -0.092    u_mean/sums_reg[7][7]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.075    





