#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb 16 13:45:43 2023
# Process ID: 388472
# Current directory: /mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/build_project
# Command line: vivado -mode batch -source build.tcl
# Log file: /mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/build_project/vivado.log
# Journal file: /mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/build_project/vivado.jou
# Running On: fpga.uio.no, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 12, Host memory: 33002 MB
#-----------------------------------------------------------
source build.tcl
# set part "xc7z020clg400-1" 
# set_part $part
INFO: [Coretcl 2-1500] The part has been set to 'xc7z020clg400-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_vhdl -vhdl2008 ../src/blinking_led.vhd
# read_xdc ../constraints/pynq_z2.xdc
# synth_design -top blinking_led -part $part
Command: synth_design -top blinking_led -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 388495
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/elg/soft/fpga/Xilinx2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.730 ; gain = 371.770 ; free physical = 20498 ; free virtual = 91976
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3763.473; parent = 2167.734; children = 1595.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blinking_led' [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/src/blinking_led.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'blinking_led' (0#1) [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/src/blinking_led.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2235.699 ; gain = 439.738 ; free physical = 20575 ; free virtual = 92054
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3831.441; parent = 2235.703; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2250.543 ; gain = 454.582 ; free physical = 20576 ; free virtual = 92054
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3846.285; parent = 2250.547; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2250.543 ; gain = 454.582 ; free physical = 20576 ; free virtual = 92054
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3846.285; parent = 2250.547; children = 1595.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2250.543 ; gain = 0.000 ; free physical = 20568 ; free virtual = 92046
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/constraints/pynq_z2.xdc]
Finished Parsing XDC File [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/constraints/pynq_z2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/constraints/pynq_z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blinking_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blinking_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.293 ; gain = 0.000 ; free physical = 20447 ; free virtual = 91925
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.293 ; gain = 0.000 ; free physical = 20446 ; free virtual = 91924
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/elg/soft/fpga/Xilinx2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20536 ; free virtual = 92014
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20537 ; free virtual = 92015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20537 ; free virtual = 92015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20533 ; free virtual = 92012
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20528 ; free virtual = 92010
Synthesis current peak Physical Memory [PSS] (MB): peak = 1561.842; parent = 1298.303; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20407 ; free virtual = 91890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1655.041; parent = 1392.695; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20408 ; free virtual = 91890
Synthesis current peak Physical Memory [PSS] (MB): peak = 1655.893; parent = 1393.547; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.127; parent = 1393.781; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.252; parent = 1393.906; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.268; parent = 1393.922; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.299; parent = 1393.953; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.361; parent = 1394.016; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.361; parent = 1394.016; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.408; parent = 1394.062; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT4   |     2|
|5     |LUT5   |     1|
|6     |LUT6   |     3|
|7     |FDRE   |    28|
|8     |IBUF   |     2|
|9     |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20404 ; free virtual = 91887
Synthesis current peak Physical Memory [PSS] (MB): peak = 1656.424; parent = 1394.078; children = 263.539
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3930.020; parent = 2334.281; children = 1595.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2366.293 ; gain = 454.582 ; free physical = 20463 ; free virtual = 91945
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2366.293 ; gain = 570.332 ; free physical = 20462 ; free virtual = 91944
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.293 ; gain = 0.000 ; free physical = 20578 ; free virtual = 92060
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/constraints/pynq_z2.xdc]
Finished Parsing XDC File [/mn/fys-server1/a8/ketilroe/workspace/zynq7020_basic_examples/non_project_mode/constraints/pynq_z2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.293 ; gain = 0.000 ; free physical = 20510 ; free virtual = 91993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5dc7fe30
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2366.293 ; gain = 824.934 ; free physical = 20714 ; free virtual = 92196
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2366.293 ; gain = 0.000 ; free physical = 20711 ; free virtual = 92194

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b5329d2a

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 2472.105 ; gain = 105.812 ; free physical = 20396 ; free virtual = 91878

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b5329d2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.074 ; gain = 0.000 ; free physical = 20194 ; free virtual = 91676
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b5329d2a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.074 ; gain = 0.000 ; free physical = 20194 ; free virtual = 91676
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d2bfda63

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.074 ; gain = 0.000 ; free physical = 20194 ; free virtual = 91676
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d2bfda63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2721.090 ; gain = 32.016 ; free physical = 20193 ; free virtual = 91676
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d2bfda63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2721.090 ; gain = 32.016 ; free physical = 20193 ; free virtual = 91676
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d2bfda63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2721.090 ; gain = 32.016 ; free physical = 20193 ; free virtual = 91676
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.090 ; gain = 0.000 ; free physical = 20193 ; free virtual = 91676
Ending Logic Optimization Task | Checksum: 1ae1ee717

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2721.090 ; gain = 32.016 ; free physical = 20193 ; free virtual = 91676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ae1ee717

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.090 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91880

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ae1ee717

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.090 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91880

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.090 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91880
Ending Netlist Obfuscation Task | Checksum: 1ae1ee717

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.090 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91880
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.105 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91879
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eff71121

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2753.105 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2753.105 ; gain = 0.000 ; free physical = 20397 ; free virtual = 91879

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d29de065

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2777.117 ; gain = 24.012 ; free physical = 20390 ; free virtual = 91872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11e1da7da

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20396 ; free virtual = 91878

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11e1da7da

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20396 ; free virtual = 91878
Phase 1 Placer Initialization | Checksum: 11e1da7da

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20395 ; free virtual = 91877

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 120b0a143

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20390 ; free virtual = 91872

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1339a4fd7

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20389 ; free virtual = 91872

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1339a4fd7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20389 ; free virtual = 91872

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10de3ddea

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20374 ; free virtual = 91856

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.133 ; gain = 0.000 ; free physical = 20372 ; free virtual = 91855

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 10de3ddea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20372 ; free virtual = 91855
Phase 2.4 Global Placement Core | Checksum: 145faa632

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20373 ; free virtual = 91855
Phase 2 Global Placement | Checksum: 145faa632

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20373 ; free virtual = 91855

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1217965a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20372 ; free virtual = 91854

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 197fc6d3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20371 ; free virtual = 91854

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1746c9137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20371 ; free virtual = 91854

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1746c9137

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20371 ; free virtual = 91854

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d178cec8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20365 ; free virtual = 91847

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17cb57e33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20365 ; free virtual = 91847

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17cb57e33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20365 ; free virtual = 91847
Phase 3 Detail Placement | Checksum: 17cb57e33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20365 ; free virtual = 91847

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a2044232

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.381 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bc8541df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.133 ; gain = 0.000 ; free physical = 20365 ; free virtual = 91847
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1dc2628ee

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2809.133 ; gain = 0.000 ; free physical = 20365 ; free virtual = 91847
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a2044232

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20365 ; free virtual = 91847

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.381. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1381a227b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846
Phase 4.1 Post Commit Optimization | Checksum: 1381a227b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1381a227b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1381a227b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846
Phase 4.3 Placer Reporting | Checksum: 1381a227b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2809.133 ; gain = 0.000 ; free physical = 20364 ; free virtual = 91846

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eed7d698

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846
Ending Placer Task | Checksum: d4bc0715

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2809.133 ; gain = 56.027 ; free physical = 20364 ; free virtual = 91846
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a3a6d649 ConstDB: 0 ShapeSum: 311530cc RouteDB: 0
Post Restoration Checksum: NetGraph: 44257ee2 NumContArr: 85984a45 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c9bdc927

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20214 ; free virtual = 91696

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c9bdc927

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20181 ; free virtual = 91663

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c9bdc927

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20181 ; free virtual = 91663
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19a30395f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20166 ; free virtual = 91649
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.238  | TNS=0.000  | WHS=-0.091 | THS=-0.265 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 40
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 40
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ef1b07ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91647

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ef1b07ab

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91647
Phase 3 Initial Routing | Checksum: 18d59b2a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.829  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2027beb0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646
Phase 4 Rip-up And Reroute | Checksum: 2027beb0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2027beb0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2027beb0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646
Phase 5 Delay and Skew Optimization | Checksum: 2027beb0c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10fbd206b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.984  | TNS=0.000  | WHS=0.206  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10fbd206b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646
Phase 6 Post Hold Fix | Checksum: 10fbd206b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20164 ; free virtual = 91646

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00346899 %
  Global Horizontal Routing Utilization  = 0.000591616 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10fbd206b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20163 ; free virtual = 91646

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10fbd206b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20162 ; free virtual = 91645

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d72b5e42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20162 ; free virtual = 91645

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.984  | TNS=0.000  | WHS=0.206  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d72b5e42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20162 ; free virtual = 91645
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 0.000 ; free physical = 20202 ; free virtual = 91685

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.137 ; gain = 1.004 ; free physical = 20207 ; free virtual = 91689
# report_timing_summary
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 16 13:46:15 2023
| Host         : fpga.uio.no running 64-bit unknown
| Command      : report_timing_summary
| Design       : blinking_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.984        0.000                      0                   28        0.205        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.984        0.000                      0                   28        0.205        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.828ns (27.272%)  route 2.208ns (72.728%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 13.446 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858     5.932    clk_IBUF_BUFG
    SLICE_X113Y84        FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y84        FDRE (Prop_fdre_C_Q)         0.456     6.388 f  counter_reg[9]/Q
                         net (fo=2, routed)           0.881     7.268    counter_reg[9]
    SLICE_X112Y83        LUT5 (Prop_lut5_I0_O)        0.124     7.392 r  led[0]_i_6/O
                         net (fo=1, routed)           0.664     8.056    led[0]_i_6_n_0
    SLICE_X112Y85        LUT6 (Prop_lut6_I1_O)        0.124     8.180 r  led[0]_i_4/O
                         net (fo=1, routed)           0.664     8.844    led[0]_i_4_n_0
    SLICE_X112Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.968 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.968    led[0]_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.682    13.446    clk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.463    13.910    
                         clock uncertainty           -0.035    13.874    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)        0.077    13.951    led_reg[0]
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  4.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.818%)  route 0.153ns (45.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.634     1.720    clk_IBUF_BUFG
    SLICE_X113Y88        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  counter_reg[24]/Q
                         net (fo=2, routed)           0.153     2.014    counter_reg[24]
    SLICE_X112Y87        LUT6 (Prop_lut6_I3_O)        0.045     2.059 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.059    led[0]_i_1_n_0
    SLICE_X112Y87        FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.904     2.246    clk_IBUF_BUFG
    SLICE_X112Y87        FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.512     1.734    
    SLICE_X112Y87        FDRE (Hold_fdre_C_D)         0.120     1.854    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y82   counter_reg[0]/C



# write_debug_probes -force my_proj.ltx
INFO: [Chipscope 16-244] No debug cores were found in this design.
# write_bitstream -force my_proj.bit
Command: write_bitstream -force my_proj.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/elg/soft/fpga/Xilinx2/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./my_proj.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 3111.930 ; gain = 301.793 ; free physical = 20187 ; free virtual = 91670
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 13:46:29 2023...
