<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSEBA6(.|ES)/5CSEMA6/.. (0x02D020DD)" sof_file="output_files/VT52.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="439"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="32"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="4032"/>
      <multi attribute="timebars" size="1" value="1927"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2021/02/17 15:10:35  #0">
      <clock name="emu:emu|CLK_50M" polarity="posedge" tap_mode="classic"/>
      <config pipeline_level="0" ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="512" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="SDRAM_A[0]" tap_mode="classic"/>
          <wire name="SDRAM_A[10]" tap_mode="classic"/>
          <wire name="SDRAM_A[11]" tap_mode="classic"/>
          <wire name="SDRAM_A[12]" tap_mode="classic"/>
          <wire name="SDRAM_A[1]" tap_mode="classic"/>
          <wire name="SDRAM_A[2]" tap_mode="classic"/>
          <wire name="SDRAM_A[3]" tap_mode="classic"/>
          <wire name="SDRAM_A[4]" tap_mode="classic"/>
          <wire name="SDRAM_A[5]" tap_mode="classic"/>
          <wire name="SDRAM_A[6]" tap_mode="classic"/>
          <wire name="SDRAM_A[7]" tap_mode="classic"/>
          <wire name="SDRAM_A[8]" tap_mode="classic"/>
          <wire name="SDRAM_A[9]" tap_mode="classic"/>
          <wire name="SDRAM_BA[0]" tap_mode="classic"/>
          <wire name="SDRAM_BA[1]" tap_mode="classic"/>
          <wire name="SDRAM_CKE" tap_mode="classic"/>
          <wire name="SDRAM_CLK" tap_mode="classic"/>
          <wire name="SDRAM_DQMH" tap_mode="classic"/>
          <wire name="SDRAM_DQML" tap_mode="classic"/>
          <wire name="SDRAM_DQ[0]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[10]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[11]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[12]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[13]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[14]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[15]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[1]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[2]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[3]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[4]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[5]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[6]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[7]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[8]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[9]" tap_mode="classic"/>
          <wire name="SDRAM_nCAS" tap_mode="classic"/>
          <wire name="SDRAM_nCS" tap_mode="classic"/>
          <wire name="SDRAM_nRAS" tap_mode="classic"/>
          <wire name="SDRAM_nWE" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="SDRAM_A[0]" tap_mode="classic"/>
          <wire name="SDRAM_A[10]" tap_mode="classic"/>
          <wire name="SDRAM_A[11]" tap_mode="classic"/>
          <wire name="SDRAM_A[12]" tap_mode="classic"/>
          <wire name="SDRAM_A[1]" tap_mode="classic"/>
          <wire name="SDRAM_A[2]" tap_mode="classic"/>
          <wire name="SDRAM_A[3]" tap_mode="classic"/>
          <wire name="SDRAM_A[4]" tap_mode="classic"/>
          <wire name="SDRAM_A[5]" tap_mode="classic"/>
          <wire name="SDRAM_A[6]" tap_mode="classic"/>
          <wire name="SDRAM_A[7]" tap_mode="classic"/>
          <wire name="SDRAM_A[8]" tap_mode="classic"/>
          <wire name="SDRAM_A[9]" tap_mode="classic"/>
          <wire name="SDRAM_BA[0]" tap_mode="classic"/>
          <wire name="SDRAM_BA[1]" tap_mode="classic"/>
          <wire name="SDRAM_CKE" tap_mode="classic"/>
          <wire name="SDRAM_CLK" tap_mode="classic"/>
          <wire name="SDRAM_DQMH" tap_mode="classic"/>
          <wire name="SDRAM_DQML" tap_mode="classic"/>
          <wire name="SDRAM_DQ[0]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[10]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[11]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[12]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[13]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[14]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[15]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[1]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[2]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[3]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[4]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[5]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[6]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[7]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[8]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[9]" tap_mode="classic"/>
          <wire name="SDRAM_nCAS" tap_mode="classic"/>
          <wire name="SDRAM_nCS" tap_mode="classic"/>
          <wire name="SDRAM_nRAS" tap_mode="classic"/>
          <wire name="SDRAM_nWE" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="SDRAM_A[0]" tap_mode="classic"/>
          <wire name="SDRAM_A[10]" tap_mode="classic"/>
          <wire name="SDRAM_A[11]" tap_mode="classic"/>
          <wire name="SDRAM_A[12]" tap_mode="classic"/>
          <wire name="SDRAM_A[1]" tap_mode="classic"/>
          <wire name="SDRAM_A[2]" tap_mode="classic"/>
          <wire name="SDRAM_A[3]" tap_mode="classic"/>
          <wire name="SDRAM_A[4]" tap_mode="classic"/>
          <wire name="SDRAM_A[5]" tap_mode="classic"/>
          <wire name="SDRAM_A[6]" tap_mode="classic"/>
          <wire name="SDRAM_A[7]" tap_mode="classic"/>
          <wire name="SDRAM_A[8]" tap_mode="classic"/>
          <wire name="SDRAM_A[9]" tap_mode="classic"/>
          <wire name="SDRAM_BA[0]" tap_mode="classic"/>
          <wire name="SDRAM_BA[1]" tap_mode="classic"/>
          <wire name="SDRAM_CKE" tap_mode="classic"/>
          <wire name="SDRAM_CLK" tap_mode="classic"/>
          <wire name="SDRAM_DQMH" tap_mode="classic"/>
          <wire name="SDRAM_DQML" tap_mode="classic"/>
          <wire name="SDRAM_DQ[0]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[10]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[11]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[12]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[13]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[14]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[15]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[1]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[2]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[3]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[4]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[5]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[6]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[7]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[8]" tap_mode="classic"/>
          <wire name="SDRAM_DQ[9]" tap_mode="classic"/>
          <wire name="SDRAM_nCAS" tap_mode="classic"/>
          <wire name="SDRAM_nCS" tap_mode="classic"/>
          <wire name="SDRAM_nRAS" tap_mode="classic"/>
          <wire name="SDRAM_nWE" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CKE" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CLK" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQMH" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQML" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCAS" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCS" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nRAS" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nWE" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="SDRAM_A[12..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="SDRAM_BA[1..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="SDRAM_DQ[15..0]" order="msb_to_lsb" state="collapse" type="bidir pin">
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[15]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[14]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[13]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[12]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[11]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[10]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[9]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[8]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[7]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[6]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[5]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[4]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[3]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[2]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[1]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[0]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          </node>
        </unified_setup_data_view>
        <data_view>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CKE" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CLK" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQMH" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQML" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCAS" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCS" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nRAS" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nWE" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_A[12..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_BA[1..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_DQ[15..0]" order="msb_to_lsb" state="collapse" type="bidir pin">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[15]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[14]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[13]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[12]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[11]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[10]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[9]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[8]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[7]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[6]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[5]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[4]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[3]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[2]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[1]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[0]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          </bus>
        </data_view>
        <setup_view>
          <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CKE" storage_index="15" tap_mode="classic" trigger_index="15" type="unknown"/>
          <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_CLK" storage_index="16" tap_mode="classic" trigger_index="16" type="unknown"/>
          <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQMH" storage_index="17" tap_mode="classic" trigger_index="17" type="unknown"/>
          <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQML" storage_index="18" tap_mode="classic" trigger_index="18" type="unknown"/>
          <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCAS" storage_index="35" tap_mode="classic" trigger_index="35" type="unknown"/>
          <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nCS" storage_index="36" tap_mode="classic" trigger_index="36" type="unknown"/>
          <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nRAS" storage_index="37" tap_mode="classic" trigger_index="37" type="unknown"/>
          <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_nWE" storage_index="38" tap_mode="classic" trigger_index="38" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_A[12..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[12]" storage_index="3" tap_mode="classic" trigger_index="3" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[11]" storage_index="2" tap_mode="classic" trigger_index="2" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[10]" storage_index="1" tap_mode="classic" trigger_index="1" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[9]" storage_index="12" tap_mode="classic" trigger_index="12" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[8]" storage_index="11" tap_mode="classic" trigger_index="11" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[7]" storage_index="10" tap_mode="classic" trigger_index="10" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[6]" storage_index="9" tap_mode="classic" trigger_index="9" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[5]" storage_index="8" tap_mode="classic" trigger_index="8" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[4]" storage_index="7" tap_mode="classic" trigger_index="7" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[3]" storage_index="6" tap_mode="classic" trigger_index="6" type="unknown"/>
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[2]" storage_index="5" tap_mode="classic" trigger_index="5" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[1]" storage_index="4" tap_mode="classic" trigger_index="4" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_A[0]" storage_index="0" tap_mode="classic" trigger_index="0" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_BA[1..0]" order="msb_to_lsb" state="collapse" type="output pin">
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[1]" storage_index="14" tap_mode="classic" trigger_index="14" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_BA[0]" storage_index="13" tap_mode="classic" trigger_index="13" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="SDRAM_DQ[15..0]" order="msb_to_lsb" state="collapse" type="bidir pin">
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[15]" storage_index="25" tap_mode="classic" trigger_index="25" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[14]" storage_index="24" tap_mode="classic" trigger_index="24" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[13]" storage_index="23" tap_mode="classic" trigger_index="23" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[12]" storage_index="22" tap_mode="classic" trigger_index="22" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[11]" storage_index="21" tap_mode="classic" trigger_index="21" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[10]" storage_index="20" tap_mode="classic" trigger_index="20" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[9]" storage_index="34" tap_mode="classic" trigger_index="34" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[8]" storage_index="33" tap_mode="classic" trigger_index="33" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[7]" storage_index="32" tap_mode="classic" trigger_index="32" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[6]" storage_index="31" tap_mode="classic" trigger_index="31" type="unknown"/>
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[5]" storage_index="30" tap_mode="classic" trigger_index="30" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[4]" storage_index="29" tap_mode="classic" trigger_index="29" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[3]" storage_index="28" tap_mode="classic" trigger_index="28" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[2]" storage_index="27" tap_mode="classic" trigger_index="27" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[1]" storage_index="26" tap_mode="classic" trigger_index="26" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" name="SDRAM_DQ[0]" storage_index="19" tap_mode="classic" trigger_index="19" type="unknown"/>
          </bus>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="4FB667B6" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2021/02/17 15:10:35  #1" position="post" power_up_trigger_mode="false" record_data_gap="true" segment_size="512" storage_mode="transitional" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="yes">
          <level enabled="yes" name="condition1" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <custom_flow_control>
            <runtime_configurable comparison_operator="yes" counter_action="no" flag_action="no" logical_operator="yes" numerical_value="yes" state_transition="yes"/>
            <flow_expression><![CDATA[state ST1:
trigger;]]>
            </flow_expression>
            <power_up_flow_expression><![CDATA[state ST1:
trigger;]]>
            </power_up_flow_expression>
          </custom_flow_control>
        </events>
        <storage_qualifier_events>
          <transitional>111111111111111111111111111111111111111
            <pwr_up_transitional>111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: Trig @ 2021/02/17 15:45:04 (0:0:0.1 elapsed)" power_up_mode="false" sample_depth="64" trigger_position="0">111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011111111111111111110011111111111111110001111111111111111110011111111111111111011</data>
          <extradata>U1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1</extradata>
          <state_mode_data last_state="0">
            <flags flag_count="0"></flags>
            <counters counter_count="0"/>
          </state_mode_data>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <multi attribute="column width" size="23" value="34,127,381,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1137"/>
    <multi attribute="jtag widget size" size="2" value="348,135"/>
  </global_info>
</session>
