// Seed: 657525246
`timescale 1 ps / 1ps
`define pp_2 0
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2;
  initial begin
    id_0 <= 1;
  end
  logic   id_3;
  logic   id_4;
  supply1 id_5;
  logic   id_6 = id_5[1'b0];
endmodule
