# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_rtl_reg_file
# vsim -gui work.tb_rtl_reg_file 
# Start time: 11:11:52 on Jul 22,2024
# Loading sv_std.std
# Loading work.tb_rtl_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
vsim -gui work.tb_reg_file
# End time: 11:13:15 on Jul 22,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim -gui work.tb_reg_file 
# Start time: 11:13:15 on Jul 22,2024
# Loading sv_std.std
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(36)
#    Time: 144 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 36
add wave  \
sim:/tb_reg_file/dut/clk \
sim:/tb_reg_file/dut/reset_n \
sim:/tb_reg_file/dut/write \
sim:/tb_reg_file/dut/rs1 \
sim:/tb_reg_file/dut/rs2 \
sim:/tb_reg_file/dut/rd \
sim:/tb_reg_file/dut/writedata \
sim:/tb_reg_file/dut/readdata_1 \
sim:/tb_reg_file/dut/readdata_2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: alexm  Hostname: ALEXMANAK  ProcessID: 25932
#           Attempting to use alternate WLF file "./wlfte816dh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte816dh
add wave  \
sim:/tb_reg_file/dut/x0 \
sim:/tb_reg_file/dut/x1 \
sim:/tb_reg_file/dut/x2 \
sim:/tb_reg_file/dut/x3 \
sim:/tb_reg_file/dut/x4 \
sim:/tb_reg_file/dut/x5 \
sim:/tb_reg_file/dut/x6 \
sim:/tb_reg_file/dut/x7 \
sim:/tb_reg_file/dut/x8 \
sim:/tb_reg_file/dut/x9 \
sim:/tb_reg_file/dut/x10 \
sim:/tb_reg_file/dut/x11 \
sim:/tb_reg_file/dut/x12 \
sim:/tb_reg_file/dut/x13 \
sim:/tb_reg_file/dut/x14 \
sim:/tb_reg_file/dut/x15 \
sim:/tb_reg_file/dut/x16 \
sim:/tb_reg_file/dut/x17 \
sim:/tb_reg_file/dut/x18 \
sim:/tb_reg_file/dut/x19 \
sim:/tb_reg_file/dut/x20 \
sim:/tb_reg_file/dut/x21 \
sim:/tb_reg_file/dut/x22 \
sim:/tb_reg_file/dut/x23 \
sim:/tb_reg_file/dut/x24 \
sim:/tb_reg_file/dut/x25 \
sim:/tb_reg_file/dut/x26 \
sim:/tb_reg_file/dut/x27 \
sim:/tb_reg_file/dut/x28 \
sim:/tb_reg_file/dut/x29 \
sim:/tb_reg_file/dut/x30 \
sim:/tb_reg_file/dut/x31

restart -f; run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(36)
#    Time: 144 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 36
vlog -sv *.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:01:19 on Jul 22,2024
# vlog -reportprogress 300 -sv tb_reg_file.sv 
# -- Compiling module tb_reg_file
# 
# Top level modules:
# 	tb_reg_file
# End time: 12:01:19 on Jul 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(40)
#    Time: 146 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 40
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# Test 3: read from X14 and X29, confirm output is correct per Xi = (i+1)*2
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(46)
#    Time: 148 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 46
# Compile of tb_reg_file.sv failed with 1 errors.
# Compile of reg_file.sv was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# Test 3: read from X14 and X29, confirm output is correct per Xi = (i+1)*2
# Test 4: write to register using RD
# ** Error: Register X20 was not written to properly from writedata bus
#    Time: 140 ps  Scope: tb_reg_file File: C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv Line: 47
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(50)
#    Time: 150 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 50
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# Test 3: read from X14 and X29, confirm output is correct per Xi = (i+1)*2
# Test 4: write to register using RD
# ** Error: Register X20 was not written to properly from writedata bus
#    Time: 142 ps  Scope: tb_reg_file File: C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv Line: 49
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(52)
#    Time: 152 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 52
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# Test 3: read from X14 and X29, confirm output is correct per Xi = (i+1)*2
# ** Error: Register X14 has incorrect output
#    Time: 138 ps  Scope: tb_reg_file File: C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv Line: 41
# ** Error: Register X29 has incorrect output
#    Time: 138 ps  Scope: tb_reg_file File: C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv Line: 42
# Test 4: write to register using RD
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(52)
#    Time: 152 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 52
# Compile of tb_reg_file.sv was successful.
# Compile of reg_file.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f ; run -all
# Loading work.tb_reg_file
# Loading work.reg_file
# Loading work.decoder
# Loading work.multiplexer_32input
# Loading work.register
# GetModuleFileName: The specified module could not be found.
# 
# 
# ------------------Begin reg_file.sv testbench
# 
# Test 1: write data to each register
# Test 2: read from X0, confirm 0x0 is output
# Test 3: read from X14 and X29, confirm output is correct per Xi = (i+1)*2
# Test 4: write to register using RD
# ** Note: $stop    : C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv(52)
#    Time: 152 ps  Iteration: 0  Instance: /tb_reg_file
# Break in Module tb_reg_file at C:/Users/AManak/OneDrive - Primary/Documents/RISC-V-Computer/testbenches/tb_reg_file.sv line 52
