<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64PostLegalizerLowering.cpp source code [llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ShuffleVectorPseudo "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>GISel</a>/<a href='AArch64PostLegalizerLowering.cpp.html'>AArch64PostLegalizerLowering.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//=== AArch64PostLegalizerLowering.cpp --------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Post-legalization lowering for instructions.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>/// This is used to offload pattern matching from the selector.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>/// For example, this combiner will notice that a G_SHUFFLE_VECTOR is actually</i></td></tr>
<tr><th id="15">15</th><td><i>/// a G_ZIP, G_UZP, etc.</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>/// General optimization combines should be handled by either the</i></td></tr>
<tr><th id="18">18</th><td><i>/// AArch64PostLegalizerCombiner or the AArch64PreLegalizerCombiner.</i></td></tr>
<tr><th id="19">19</th><td><i>///</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../AArch64TargetMachine.h.html">"AArch64TargetMachine.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="AArch64GlobalISelUtils.h.html">"AArch64GlobalISelUtils.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../MCTargetDesc/AArch64MCTargetDesc.h.html">"MCTargetDesc/AArch64MCTargetDesc.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html">"llvm/CodeGen/GlobalISel/Combiner.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html">"llvm/CodeGen/GlobalISel/CombinerHelper.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html">"llvm/CodeGen/GlobalISel/CombinerInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html">"llvm/CodeGen/GlobalISel/MIPatternMatch.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html">"llvm/CodeGen/GlobalISel/MachineIRBuilder.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html">"llvm/CodeGen/GlobalISel/Utils.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/CodeGen/TargetOpcodes.h.html">"llvm/CodeGen/TargetOpcodes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html">"llvm/CodeGen/TargetPassConfig.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"aarch64-postlegalizer-lowering"</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="42">42</th><td><b>using</b> <b>namespace</b> <span class="namespace">MIPatternMatch</span>;</td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">AArch64GISelUtils</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">///</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// Used for matching target-supported shuffles before codegen.</i></td></tr>
<tr><th id="48">48</th><td><b>struct</b> <dfn class="type def" id="ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="ShuffleVectorPseudo::Opc" title='ShuffleVectorPseudo::Opc' data-type='unsigned int' data-ref="ShuffleVectorPseudo::Opc" data-ref-filename="ShuffleVectorPseudo..Opc">Opc</dfn>; <i class="doc" data-doc="ShuffleVectorPseudo::Opc">///&lt; Opcode for the instruction. (E.g. G_ZIP1)</i></td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl field" id="ShuffleVectorPseudo::Dst" title='ShuffleVectorPseudo::Dst' data-type='llvm::Register' data-ref="ShuffleVectorPseudo::Dst" data-ref-filename="ShuffleVectorPseudo..Dst">Dst</dfn>; <i class="doc" data-doc="ShuffleVectorPseudo::Dst">///&lt; Destination register.</i></td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>, <var>2</var>&gt; <dfn class="tu decl field" id="ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-type='SmallVector&lt;llvm::SrcOp, 2&gt;' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</dfn>; <i class="doc" data-doc="ShuffleVectorPseudo::SrcOps">///&lt; Source registers.</i></td></tr>
<tr><th id="52">52</th><td>  <dfn class="tu decl def fn" id="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-type='void ShuffleVectorPseudo::ShuffleVectorPseudo(unsigned int Opc, llvm::Register Dst, std::initializer_list&lt;SrcOp&gt; SrcOps)' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">ShuffleVectorPseudo</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="2Opc" title='Opc' data-type='unsigned int' data-ref="2Opc" data-ref-filename="2Opc">Opc</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="3Dst" title='Dst' data-type='llvm::Register' data-ref="3Dst" data-ref-filename="3Dst">Dst</dfn>,</td></tr>
<tr><th id="53">53</th><td>                      <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::SrcOp" title='llvm::SrcOp' data-ref="llvm::SrcOp" data-ref-filename="llvm..SrcOp">SrcOp</a>&gt; <dfn class="local col4 decl" id="4SrcOps" title='SrcOps' data-type='std::initializer_list&lt;SrcOp&gt;' data-ref="4SrcOps" data-ref-filename="4SrcOps">SrcOps</dfn>)</td></tr>
<tr><th id="54">54</th><td>      : <a class="tu member field" href="#ShuffleVectorPseudo::Opc" title='ShuffleVectorPseudo::Opc' data-use='w' data-ref="ShuffleVectorPseudo::Opc" data-ref-filename="ShuffleVectorPseudo..Opc">Opc</a>(<a class="local col2 ref" href="#2Opc" title='Opc' data-ref="2Opc" data-ref-filename="2Opc">Opc</a>), <a class="tu member field" href="#ShuffleVectorPseudo::Dst" title='ShuffleVectorPseudo::Dst' data-use='w' data-ref="ShuffleVectorPseudo::Dst" data-ref-filename="ShuffleVectorPseudo..Dst">Dst</a><a class="ref fn" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_">(</a><a class="local col3 ref" href="#3Dst" title='Dst' data-ref="3Dst" data-ref-filename="3Dst">Dst</a>), <a class="tu member field" href="#ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-use='w' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E" data-ref-filename="_ZN4llvm11SmallVectorC1ESt16initializer_listIT_E">(</a><span class='ref fn fake' title='std::initializer_list&lt;llvm::SrcOp&gt;::initializer_list' data-ref="_ZNSt16initializer_listIN4llvm5SrcOpEEC1ERKS2_" data-ref-filename="_ZNSt16initializer_listIN4llvm5SrcOpEEC1ERKS2_"></span><a class="local col4 ref" href="#4SrcOps" title='SrcOps' data-ref="4SrcOps" data-ref-filename="4SrcOps">SrcOps</a>){};</td></tr>
<tr><th id="55">55</th><td>  <dfn class="tu decl def fn" id="_ZN19ShuffleVectorPseudoC1Ev" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-type='void ShuffleVectorPseudo::ShuffleVectorPseudo()' data-ref="_ZN19ShuffleVectorPseudoC1Ev" data-ref-filename="_ZN19ShuffleVectorPseudoC1Ev">ShuffleVectorPseudo</dfn>() {}</td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj">/// Check if a vector shuffle corresponds to a REV instruction with the</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj">/// specified blocksize.</i></td></tr>
<tr><th id="60">60</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj" title='isREVMask' data-type='bool isREVMask(ArrayRef&lt;int&gt; M, unsigned int EltSize, unsigned int NumElts, unsigned int BlockSize)' data-ref="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj" data-ref-filename="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj">isREVMask</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col5 decl" id="5M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="5M" data-ref-filename="5M">M</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6EltSize" title='EltSize' data-type='unsigned int' data-ref="6EltSize" data-ref-filename="6EltSize">EltSize</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7NumElts" title='NumElts' data-type='unsigned int' data-ref="7NumElts" data-ref-filename="7NumElts">NumElts</dfn>,</td></tr>
<tr><th id="61">61</th><td>                      <em>unsigned</em> <dfn class="local col8 decl" id="8BlockSize" title='BlockSize' data-type='unsigned int' data-ref="8BlockSize" data-ref-filename="8BlockSize">BlockSize</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((BlockSize == <var>16</var> || BlockSize == <var>32</var> || BlockSize == <var>64</var>) &amp;&amp;</td></tr>
<tr><th id="63">63</th><td>         <q>"Only possible block sizes for REV are: 16, 32, 64"</q>);</td></tr>
<tr><th id="64">64</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(EltSize != <var>64</var> &amp;&amp; <q>"EltSize cannot be 64 for REV mask."</q>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="9BlockElts" title='BlockElts' data-type='unsigned int' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</dfn> = <a class="local col5 ref" href="#5M" title='M' data-ref="5M" data-ref-filename="5M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> + <var>1</var>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <i>// If the first shuffle index is UNDEF, be optimistic.</i></td></tr>
<tr><th id="69">69</th><td>  <b>if</b> (<a class="local col5 ref" href="#5M" title='M' data-ref="5M" data-ref-filename="5M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> &lt; <var>0</var>)</td></tr>
<tr><th id="70">70</th><td>    <a class="local col9 ref" href="#9BlockElts" title='BlockElts' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</a> = <a class="local col8 ref" href="#8BlockSize" title='BlockSize' data-ref="8BlockSize" data-ref-filename="8BlockSize">BlockSize</a> / <a class="local col6 ref" href="#6EltSize" title='EltSize' data-ref="6EltSize" data-ref-filename="6EltSize">EltSize</a>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <b>if</b> (<a class="local col8 ref" href="#8BlockSize" title='BlockSize' data-ref="8BlockSize" data-ref-filename="8BlockSize">BlockSize</a> &lt;= <a class="local col6 ref" href="#6EltSize" title='EltSize' data-ref="6EltSize" data-ref-filename="6EltSize">EltSize</a> || <a class="local col8 ref" href="#8BlockSize" title='BlockSize' data-ref="8BlockSize" data-ref-filename="8BlockSize">BlockSize</a> != <a class="local col9 ref" href="#9BlockElts" title='BlockElts' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</a> * <a class="local col6 ref" href="#6EltSize" title='EltSize' data-ref="6EltSize" data-ref-filename="6EltSize">EltSize</a>)</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="10i" title='i' data-type='unsigned int' data-ref="10i" data-ref-filename="10i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a> &lt; <a class="local col7 ref" href="#7NumElts" title='NumElts' data-ref="7NumElts" data-ref-filename="7NumElts">NumElts</a>; ++<a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a>) {</td></tr>
<tr><th id="76">76</th><td>    <i>// Ignore undef indices.</i></td></tr>
<tr><th id="77">77</th><td>    <b>if</b> (<a class="local col5 ref" href="#5M" title='M' data-ref="5M" data-ref-filename="5M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a>]</a> &lt; <var>0</var>)</td></tr>
<tr><th id="78">78</th><td>      <b>continue</b>;</td></tr>
<tr><th id="79">79</th><td>    <b>if</b> (<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col5 ref" href="#5M" title='M' data-ref="5M" data-ref-filename="5M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a>]</a>) !=</td></tr>
<tr><th id="80">80</th><td>        (<a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a> - <a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a> % <a class="local col9 ref" href="#9BlockElts" title='BlockElts' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</a>) + (<a class="local col9 ref" href="#9BlockElts" title='BlockElts' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</a> - <var>1</var> - <a class="local col0 ref" href="#10i" title='i' data-ref="10i" data-ref-filename="10i">i</a> % <a class="local col9 ref" href="#9BlockElts" title='BlockElts' data-ref="9BlockElts" data-ref-filename="9BlockElts">BlockElts</a>))</td></tr>
<tr><th id="81">81</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="82">82</th><td>  }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="85">85</th><td>}</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i class="doc" data-doc="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj">/// Determines if<span class="command"> \p</span> <span class="arg">M</span> is a shuffle vector mask for a TRN of<span class="command"> \p</span> <span class="arg">NumElts.</span></i></td></tr>
<tr><th id="88">88</th><td><i class="doc" data-doc="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj">/// Whether or not G_TRN1 or G_TRN2 should be used is stored in<span class="command"> \p</span> <span class="arg">WhichResult.</span></i></td></tr>
<tr><th id="89">89</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj" title='isTRNMask' data-type='bool isTRNMask(ArrayRef&lt;int&gt; M, unsigned int NumElts, unsigned int &amp; WhichResult)' data-ref="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj">isTRNMask</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col1 decl" id="11M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="11M" data-ref-filename="11M">M</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="12NumElts" title='NumElts' data-type='unsigned int' data-ref="12NumElts" data-ref-filename="12NumElts">NumElts</dfn>,</td></tr>
<tr><th id="90">90</th><td>                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="13WhichResult" title='WhichResult' data-type='unsigned int &amp;' data-ref="13WhichResult" data-ref-filename="13WhichResult">WhichResult</dfn>) {</td></tr>
<tr><th id="91">91</th><td>  <b>if</b> (<a class="local col2 ref" href="#12NumElts" title='NumElts' data-ref="12NumElts" data-ref-filename="12NumElts">NumElts</a> % <var>2</var> != <var>0</var>)</td></tr>
<tr><th id="92">92</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="93">93</th><td>  <a class="local col3 ref" href="#13WhichResult" title='WhichResult' data-ref="13WhichResult" data-ref-filename="13WhichResult">WhichResult</a> = (<a class="local col1 ref" href="#11M" title='M' data-ref="11M" data-ref-filename="11M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="94">94</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14i" title='i' data-type='unsigned int' data-ref="14i" data-ref-filename="14i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> &lt; <a class="local col2 ref" href="#12NumElts" title='NumElts' data-ref="12NumElts" data-ref-filename="12NumElts">NumElts</a>; <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="95">95</th><td>    <b>if</b> ((<a class="local col1 ref" href="#11M" title='M' data-ref="11M" data-ref-filename="11M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>]</a> &gt;= <var>0</var> &amp;&amp; <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col1 ref" href="#11M" title='M' data-ref="11M" data-ref-filename="11M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>]</a>) != <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> + <a class="local col3 ref" href="#13WhichResult" title='WhichResult' data-ref="13WhichResult" data-ref-filename="13WhichResult">WhichResult</a>) ||</td></tr>
<tr><th id="96">96</th><td>        (<a class="local col1 ref" href="#11M" title='M' data-ref="11M" data-ref-filename="11M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> + <var>1</var>]</a> &gt;= <var>0</var> &amp;&amp;</td></tr>
<tr><th id="97">97</th><td>         <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col1 ref" href="#11M" title='M' data-ref="11M" data-ref-filename="11M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> + <var>1</var>]</a>) != <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> + <a class="local col2 ref" href="#12NumElts" title='NumElts' data-ref="12NumElts" data-ref-filename="12NumElts">NumElts</a> + <a class="local col3 ref" href="#13WhichResult" title='WhichResult' data-ref="13WhichResult" data-ref-filename="13WhichResult">WhichResult</a>))</td></tr>
<tr><th id="98">98</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i class="doc" data-doc="_ZL10getExtMaskN4llvm8ArrayRefIiEEj">/// Check if a G_EXT instruction can handle a shuffle mask<span class="command"> \p</span> <span class="arg">M</span> when the vector</i></td></tr>
<tr><th id="104">104</th><td><i class="doc" data-doc="_ZL10getExtMaskN4llvm8ArrayRefIiEEj">/// sources of the shuffle are different.</i></td></tr>
<tr><th id="105">105</th><td><em>static</em> <a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>bool</em>, <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>&gt;&gt; <dfn class="tu decl def fn" id="_ZL10getExtMaskN4llvm8ArrayRefIiEEj" title='getExtMask' data-type='Optional&lt;std::pair&lt;bool, uint64_t&gt; &gt; getExtMask(ArrayRef&lt;int&gt; M, unsigned int NumElts)' data-ref="_ZL10getExtMaskN4llvm8ArrayRefIiEEj" data-ref-filename="_ZL10getExtMaskN4llvm8ArrayRefIiEEj">getExtMask</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col5 decl" id="15M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="15M" data-ref-filename="15M">M</dfn>,</td></tr>
<tr><th id="106">106</th><td>                                                      <em>unsigned</em> <dfn class="local col6 decl" id="16NumElts" title='NumElts' data-type='unsigned int' data-ref="16NumElts" data-ref-filename="16NumElts">NumElts</dfn>) {</td></tr>
<tr><th id="107">107</th><td>  <i>// Look for the first non-undef element.</i></td></tr>
<tr><th id="108">108</th><td>  <em>auto</em> <dfn class="local col7 decl" id="17FirstRealElt" title='FirstRealElt' data-type='const int *' data-ref="17FirstRealElt" data-ref-filename="17FirstRealElt">FirstRealElt</dfn> = <a class="tu ref fn" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_" data-ref-filename="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="local col5 ref" href="#15M" title='M' data-ref="15M" data-ref-filename="15M">M</a></span>, [](<em>int</em> <dfn class="local col8 decl" id="18Elt" title='Elt' data-type='int' data-ref="18Elt" data-ref-filename="18Elt">Elt</dfn>) { <b>return</b> <a class="local col8 ref" href="#18Elt" title='Elt' data-ref="18Elt" data-ref-filename="18Elt">Elt</a> &gt;= <var>0</var>; });</td></tr>
<tr><th id="109">109</th><td>  <b>if</b> (<a class="local col7 ref" href="#17FirstRealElt" title='FirstRealElt' data-ref="17FirstRealElt" data-ref-filename="17FirstRealElt">FirstRealElt</a> == <a class="local col5 ref" href="#15M" title='M' data-ref="15M" data-ref-filename="15M">M</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>())</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i>// Use APInt to handle overflow when calculating expected element.</i></td></tr>
<tr><th id="113">113</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="19MaskBits" title='MaskBits' data-type='unsigned int' data-ref="19MaskBits" data-ref-filename="19MaskBits">MaskBits</dfn> = <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col6 ref" href="#16NumElts" title='NumElts' data-ref="16NumElts" data-ref-filename="16NumElts">NumElts</a> * <var>2</var>).<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="20ExpectedElt" title='ExpectedElt' data-type='llvm::APInt' data-ref="20ExpectedElt" data-ref-filename="20ExpectedElt">ExpectedElt</dfn> = <a class="type" href="../../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col9 ref" href="#19MaskBits" title='MaskBits' data-ref="19MaskBits" data-ref-filename="19MaskBits">MaskBits</a>, *<a class="local col7 ref" href="#17FirstRealElt" title='FirstRealElt' data-ref="17FirstRealElt" data-ref-filename="17FirstRealElt">FirstRealElt</a> + <var>1</var>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i>// The following shuffle indices must be the successive elements after the</i></td></tr>
<tr><th id="117">117</th><td><i>  // first real element.</i></td></tr>
<tr><th id="118">118</th><td>  <b>if</b> (<a class="tu ref fn" href="../../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(</td></tr>
<tr><th id="119">119</th><td>          <a class="ref fn" href="../../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col7 ref" href="#17FirstRealElt" title='FirstRealElt' data-ref="17FirstRealElt" data-ref-filename="17FirstRealElt">FirstRealElt</a>), <a class="local col5 ref" href="#15M" title='M' data-ref="15M" data-ref-filename="15M">M</a>.<a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef3endEv" title='llvm::ArrayRef::end' data-ref="_ZNK4llvm8ArrayRef3endEv" data-ref-filename="_ZNK4llvm8ArrayRef3endEv">end</a>()),</td></tr>
<tr><th id="120">120</th><td>          [&amp;<a class="local col0 ref" href="#20ExpectedElt" title='ExpectedElt' data-ref="20ExpectedElt" data-ref-filename="20ExpectedElt">ExpectedElt</a>](<em>int</em> <dfn class="local col1 decl" id="21Elt" title='Elt' data-type='int' data-ref="21Elt" data-ref-filename="21Elt">Elt</dfn>) { <b>return</b> <a class="local col1 ref" href="#21Elt" title='Elt' data-ref="21Elt" data-ref-filename="21Elt">Elt</a> <a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvmneEmRKNS_5APIntE" title='llvm::operator!=' data-ref="_ZN4llvmneEmRKNS_5APIntE" data-ref-filename="_ZN4llvmneEmRKNS_5APIntE">!=</a> <a class="local col0 ref" href="#20ExpectedElt" title='ExpectedElt' data-ref="20ExpectedElt" data-ref-filename="20ExpectedElt">ExpectedElt</a><a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntppEi" title='llvm::APInt::operator++' data-ref="_ZN4llvm5APIntppEi" data-ref-filename="_ZN4llvm5APIntppEi">++</a> &amp;&amp; <a class="local col1 ref" href="#21Elt" title='Elt' data-ref="21Elt" data-ref-filename="21Elt">Elt</a> &gt;= <var>0</var>; }))</td></tr>
<tr><th id="121">121</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i>// The index of an EXT is the first element if it is not UNDEF.</i></td></tr>
<tr><th id="124">124</th><td><i>  // Watch out for the beginning UNDEFs. The EXT index should be the expected</i></td></tr>
<tr><th id="125">125</th><td><i>  // value of the first element.  E.g.</i></td></tr>
<tr><th id="126">126</th><td><i>  // &lt;-1, -1, 3, ...&gt; is treated as &lt;1, 2, 3, ...&gt;.</i></td></tr>
<tr><th id="127">127</th><td><i>  // &lt;-1, -1, 0, 1, ...&gt; is treated as &lt;2*NumElts-2, 2*NumElts-1, 0, 1, ...&gt;.</i></td></tr>
<tr><th id="128">128</th><td><i>  // ExpectedElt is the last mask index plus 1.</i></td></tr>
<tr><th id="129">129</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="22Imm" title='Imm' data-type='uint64_t' data-ref="22Imm" data-ref-filename="22Imm">Imm</dfn> = <a class="local col0 ref" href="#20ExpectedElt" title='ExpectedElt' data-ref="20ExpectedElt" data-ref-filename="20ExpectedElt">ExpectedElt</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="local col3 decl" id="23ReverseExt" title='ReverseExt' data-type='bool' data-ref="23ReverseExt" data-ref-filename="23ReverseExt">ReverseExt</dfn> = <b>false</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <i>// There are two difference cases requiring to reverse input vectors.</i></td></tr>
<tr><th id="133">133</th><td><i>  // For example, for vector &lt;4 x i32&gt; we have the following cases,</i></td></tr>
<tr><th id="134">134</th><td><i>  // Case 1: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, -1, 0&gt;)</i></td></tr>
<tr><th id="135">135</th><td><i>  // Case 2: shufflevector(&lt;4 x i32&gt;,&lt;4 x i32&gt;,&lt;-1, -1, 7, 0&gt;)</i></td></tr>
<tr><th id="136">136</th><td><i>  // For both cases, we finally use mask &lt;5, 6, 7, 0&gt;, which requires</i></td></tr>
<tr><th id="137">137</th><td><i>  // to reverse two input vectors.</i></td></tr>
<tr><th id="138">138</th><td>  <b>if</b> (<a class="local col2 ref" href="#22Imm" title='Imm' data-ref="22Imm" data-ref-filename="22Imm">Imm</a> &lt; <a class="local col6 ref" href="#16NumElts" title='NumElts' data-ref="16NumElts" data-ref-filename="16NumElts">NumElts</a>)</td></tr>
<tr><th id="139">139</th><td>    <a class="local col3 ref" href="#23ReverseExt" title='ReverseExt' data-ref="23ReverseExt" data-ref-filename="23ReverseExt">ReverseExt</a> = <b>true</b>;</td></tr>
<tr><th id="140">140</th><td>  <b>else</b></td></tr>
<tr><th id="141">141</th><td>    <a class="local col2 ref" href="#22Imm" title='Imm' data-ref="22Imm" data-ref-filename="22Imm">Imm</a> -= <a class="local col6 ref" href="#16NumElts" title='NumElts' data-ref="16NumElts" data-ref-filename="16NumElts">NumElts</a>;</td></tr>
<tr><th id="142">142</th><td>  <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col3 ref" href="#23ReverseExt" title='ReverseExt' data-ref="23ReverseExt" data-ref-filename="23ReverseExt">ReverseExt</a></span>, <span class='refarg'><a class="local col2 ref" href="#22Imm" title='Imm' data-ref="22Imm" data-ref-filename="22Imm">Imm</a></span>);</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i class="doc" data-doc="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj">/// Determines if<span class="command"> \p</span> <span class="arg">M</span> is a shuffle vector mask for a UZP of<span class="command"> \p</span> <span class="arg">NumElts.</span></i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj">/// Whether or not G_UZP1 or G_UZP2 should be used is stored in<span class="command"> \p</span> <span class="arg">WhichResult.</span></i></td></tr>
<tr><th id="147">147</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj" title='isUZPMask' data-type='bool isUZPMask(ArrayRef&lt;int&gt; M, unsigned int NumElts, unsigned int &amp; WhichResult)' data-ref="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj">isUZPMask</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col4 decl" id="24M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="24M" data-ref-filename="24M">M</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25NumElts" title='NumElts' data-type='unsigned int' data-ref="25NumElts" data-ref-filename="25NumElts">NumElts</dfn>,</td></tr>
<tr><th id="148">148</th><td>                      <em>unsigned</em> &amp;<dfn class="local col6 decl" id="26WhichResult" title='WhichResult' data-type='unsigned int &amp;' data-ref="26WhichResult" data-ref-filename="26WhichResult">WhichResult</dfn>) {</td></tr>
<tr><th id="149">149</th><td>  <a class="local col6 ref" href="#26WhichResult" title='WhichResult' data-ref="26WhichResult" data-ref-filename="26WhichResult">WhichResult</a> = (<a class="local col4 ref" href="#24M" title='M' data-ref="24M" data-ref-filename="24M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="150">150</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="27i" title='i' data-type='unsigned int' data-ref="27i" data-ref-filename="27i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a> != <a class="local col5 ref" href="#25NumElts" title='NumElts' data-ref="25NumElts" data-ref-filename="25NumElts">NumElts</a>; ++<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>) {</td></tr>
<tr><th id="151">151</th><td>    <i>// Skip undef indices.</i></td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col4 ref" href="#24M" title='M' data-ref="24M" data-ref-filename="24M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>]</a> &lt; <var>0</var>)</td></tr>
<tr><th id="153">153</th><td>      <b>continue</b>;</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col4 ref" href="#24M" title='M' data-ref="24M" data-ref-filename="24M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a>]</a>) != <var>2</var> * <a class="local col7 ref" href="#27i" title='i' data-ref="27i" data-ref-filename="27i">i</a> + <a class="local col6 ref" href="#26WhichResult" title='WhichResult' data-ref="26WhichResult" data-ref-filename="26WhichResult">WhichResult</a>)</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="156">156</th><td>  }</td></tr>
<tr><th id="157">157</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="158">158</th><td>}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i class="doc" data-doc="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj">/// <span class="command">\return</span> true if<span class="command"> \p</span> <span class="arg">M</span> is a zip mask for a shuffle vector of<span class="command"> \p</span> <span class="arg">NumElts.</span></i></td></tr>
<tr><th id="161">161</th><td><i class="doc" data-doc="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj">/// Whether or not G_ZIP1 or G_ZIP2 should be used is stored in<span class="command"> \p</span> <span class="arg">WhichResult.</span></i></td></tr>
<tr><th id="162">162</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj" title='isZipMask' data-type='bool isZipMask(ArrayRef&lt;int&gt; M, unsigned int NumElts, unsigned int &amp; WhichResult)' data-ref="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj">isZipMask</dfn>(<a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col8 decl" id="28M" title='M' data-type='ArrayRef&lt;int&gt;' data-ref="28M" data-ref-filename="28M">M</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="29NumElts" title='NumElts' data-type='unsigned int' data-ref="29NumElts" data-ref-filename="29NumElts">NumElts</dfn>,</td></tr>
<tr><th id="163">163</th><td>                      <em>unsigned</em> &amp;<dfn class="local col0 decl" id="30WhichResult" title='WhichResult' data-type='unsigned int &amp;' data-ref="30WhichResult" data-ref-filename="30WhichResult">WhichResult</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <b>if</b> (<a class="local col9 ref" href="#29NumElts" title='NumElts' data-ref="29NumElts" data-ref-filename="29NumElts">NumElts</a> % <var>2</var> != <var>0</var>)</td></tr>
<tr><th id="165">165</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>  <i>// 0 means use ZIP1, 1 means use ZIP2.</i></td></tr>
<tr><th id="168">168</th><td>  <a class="local col0 ref" href="#30WhichResult" title='WhichResult' data-ref="30WhichResult" data-ref-filename="30WhichResult">WhichResult</a> = (<a class="local col8 ref" href="#28M" title='M' data-ref="28M" data-ref-filename="28M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> ? <var>0</var> : <var>1</var>);</td></tr>
<tr><th id="169">169</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="31Idx" title='Idx' data-type='unsigned int' data-ref="31Idx" data-ref-filename="31Idx">Idx</dfn> = <a class="local col0 ref" href="#30WhichResult" title='WhichResult' data-ref="30WhichResult" data-ref-filename="30WhichResult">WhichResult</a> * <a class="local col9 ref" href="#29NumElts" title='NumElts' data-ref="29NumElts" data-ref-filename="29NumElts">NumElts</a> / <var>2</var>;</td></tr>
<tr><th id="170">170</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="32i" title='i' data-type='unsigned int' data-ref="32i" data-ref-filename="32i">i</dfn> = <var>0</var>; <a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a> != <a class="local col9 ref" href="#29NumElts" title='NumElts' data-ref="29NumElts" data-ref-filename="29NumElts">NumElts</a>; <a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a> += <var>2</var>) {</td></tr>
<tr><th id="171">171</th><td>      <b>if</b> ((<a class="local col8 ref" href="#28M" title='M' data-ref="28M" data-ref-filename="28M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a>]</a> &gt;= <var>0</var> &amp;&amp; <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col8 ref" href="#28M" title='M' data-ref="28M" data-ref-filename="28M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a>]</a>) != <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a>) ||</td></tr>
<tr><th id="172">172</th><td>          (<a class="local col8 ref" href="#28M" title='M' data-ref="28M" data-ref-filename="28M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a> + <var>1</var>]</a> &gt;= <var>0</var> &amp;&amp; <b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="local col8 ref" href="#28M" title='M' data-ref="28M" data-ref-filename="28M">M</a><a class="ref fn" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col2 ref" href="#32i" title='i' data-ref="32i" data-ref-filename="32i">i</a> + <var>1</var>]</a>) != <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a> + <a class="local col9 ref" href="#29NumElts" title='NumElts' data-ref="29NumElts" data-ref-filename="29NumElts">NumElts</a>))</td></tr>
<tr><th id="173">173</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="174">174</th><td>    <a class="local col1 ref" href="#31Idx" title='Idx' data-ref="31Idx" data-ref-filename="31Idx">Idx</a> += <var>1</var>;</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="177">177</th><td>}</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// <span class="command">\return</span> true if a G_SHUFFLE_VECTOR instruction<span class="command"> \p</span> <span class="arg">MI</span> can be replaced with a</i></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// G_REV instruction. Returns the appropriate G_REV opcode in<span class="command"> \p</span> <span class="arg">Opc.</span></i></td></tr>
<tr><th id="181">181</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchREV' data-type='bool matchREV(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchREV</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="34MRI" data-ref-filename="34MRI">MRI</dfn>,</td></tr>
<tr><th id="182">182</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col5 decl" id="35MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="35MatchInfo" data-ref-filename="35MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="183">183</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="184">184</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="36ShuffleMask" title='ShuffleMask' data-type='ArrayRef&lt;int&gt;' data-ref="36ShuffleMask" data-ref-filename="36ShuffleMask">ShuffleMask</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="37Dst" title='Dst' data-type='llvm::Register' data-ref="37Dst" data-ref-filename="37Dst">Dst</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="38Src" title='Src' data-type='llvm::Register' data-ref="38Src" data-ref-filename="38Src">Src</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="39Ty" title='Ty' data-type='llvm::LLT' data-ref="39Ty" data-ref-filename="39Ty">Ty</dfn> = <a class="local col4 ref" href="#34MRI" title='MRI' data-ref="34MRI" data-ref-filename="34MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37Dst" title='Dst' data-ref="37Dst" data-ref-filename="37Dst">Dst</a>);</td></tr>
<tr><th id="188">188</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40EltSize" title='EltSize' data-type='unsigned int' data-ref="40EltSize" data-ref-filename="40EltSize">EltSize</dfn> = <a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty" data-ref-filename="39Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <i>// Element size for a rev cannot be 64.</i></td></tr>
<tr><th id="191">191</th><td>  <b>if</b> (<a class="local col0 ref" href="#40EltSize" title='EltSize' data-ref="40EltSize" data-ref-filename="40EltSize">EltSize</a> == <var>64</var>)</td></tr>
<tr><th id="192">192</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41NumElts" title='NumElts' data-type='unsigned int' data-ref="41NumElts" data-ref-filename="41NumElts">NumElts</dfn> = <a class="local col9 ref" href="#39Ty" title='Ty' data-ref="39Ty" data-ref-filename="39Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i>// Try to produce G_REV64</i></td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj" title='isREVMask' data-use='c' data-ref="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj" data-ref-filename="_ZL9isREVMaskN4llvm8ArrayRefIiEEjjj">isREVMask</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col6 ref" href="#36ShuffleMask" title='ShuffleMask' data-ref="36ShuffleMask" data-ref-filename="36ShuffleMask">ShuffleMask</a>, <a class="local col0 ref" href="#40EltSize" title='EltSize' data-ref="40EltSize" data-ref-filename="40EltSize">EltSize</a>, <a class="local col1 ref" href="#41NumElts" title='NumElts' data-ref="41NumElts" data-ref-filename="41NumElts">NumElts</a>, <var>64</var>)) {</td></tr>
<tr><th id="198">198</th><td>    <a class="local col5 ref" href="#35MatchInfo" title='MatchInfo' data-ref="35MatchInfo" data-ref-filename="35MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_REV64" title='llvm::AArch64::G_REV64' data-ref="llvm::AArch64::G_REV64" data-ref-filename="llvm..AArch64..G_REV64">G_REV64</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#37Dst" title='Dst' data-ref="37Dst" data-ref-filename="37Dst">Dst</a>, {<a class="local col8 ref" href="#38Src" title='Src' data-ref="38Src" data-ref-filename="38Src">Src</a>});</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="200">200</th><td>  }</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <i>// TODO: Produce G_REV32 and G_REV16 once we have proper legalization support.</i></td></tr>
<tr><th id="203">203</th><td><i>  // This should be identical to above, but with a constant 32 and constant</i></td></tr>
<tr><th id="204">204</th><td><i>  // 16.</i></td></tr>
<tr><th id="205">205</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// <span class="command">\return</span> true if a G_SHUFFLE_VECTOR instruction<span class="command"> \p</span> <span class="arg">MI</span> can be replaced with</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// a G_TRN1 or G_TRN2 instruction.</i></td></tr>
<tr><th id="210">210</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchTRN' data-type='bool matchTRN(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchTRN</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="43MRI" data-ref-filename="43MRI">MRI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col4 decl" id="44MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="213">213</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45WhichResult" title='WhichResult' data-type='unsigned int' data-ref="45WhichResult" data-ref-filename="45WhichResult">WhichResult</dfn>;</td></tr>
<tr><th id="214">214</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="46ShuffleMask" title='ShuffleMask' data-type='ArrayRef&lt;int&gt;' data-ref="46ShuffleMask" data-ref-filename="46ShuffleMask">ShuffleMask</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="215">215</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47Dst" title='Dst' data-type='llvm::Register' data-ref="47Dst" data-ref-filename="47Dst">Dst</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="216">216</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48NumElts" title='NumElts' data-type='unsigned int' data-ref="48NumElts" data-ref-filename="48NumElts">NumElts</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47Dst" title='Dst' data-ref="47Dst" data-ref-filename="47Dst">Dst</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj" title='isTRNMask' data-use='c' data-ref="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isTRNMaskN4llvm8ArrayRefIiEEjRj">isTRNMask</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col6 ref" href="#46ShuffleMask" title='ShuffleMask' data-ref="46ShuffleMask" data-ref-filename="46ShuffleMask">ShuffleMask</a>, <a class="local col8 ref" href="#48NumElts" title='NumElts' data-ref="48NumElts" data-ref-filename="48NumElts">NumElts</a>, <span class='refarg'><a class="local col5 ref" href="#45WhichResult" title='WhichResult' data-ref="45WhichResult" data-ref-filename="45WhichResult">WhichResult</a></span>))</td></tr>
<tr><th id="218">218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49Opc" title='Opc' data-type='unsigned int' data-ref="49Opc" data-ref-filename="49Opc">Opc</dfn> = (<a class="local col5 ref" href="#45WhichResult" title='WhichResult' data-ref="45WhichResult" data-ref-filename="45WhichResult">WhichResult</a> == <var>0</var>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_TRN1" title='llvm::AArch64::G_TRN1' data-ref="llvm::AArch64::G_TRN1" data-ref-filename="llvm..AArch64..G_TRN1">G_TRN1</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_TRN2" title='llvm::AArch64::G_TRN2' data-ref="llvm::AArch64::G_TRN2" data-ref-filename="llvm..AArch64..G_TRN2">G_TRN2</a>;</td></tr>
<tr><th id="220">220</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="50V1" title='V1' data-type='llvm::Register' data-ref="50V1" data-ref-filename="50V1">V1</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="221">221</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="51V2" title='V2' data-type='llvm::Register' data-ref="51V2" data-ref-filename="51V2">V2</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="222">222</th><td>  <a class="local col4 ref" href="#44MatchInfo" title='MatchInfo' data-ref="44MatchInfo" data-ref-filename="44MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><a class="local col9 ref" href="#49Opc" title='Opc' data-ref="49Opc" data-ref-filename="49Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47Dst" title='Dst' data-ref="47Dst" data-ref-filename="47Dst">Dst</a>, {<a class="local col0 ref" href="#50V1" title='V1' data-ref="50V1" data-ref-filename="50V1">V1</a>, <a class="local col1 ref" href="#51V2" title='V2' data-ref="51V2" data-ref-filename="51V2">V2</a>});</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i class="doc" data-doc="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// <span class="command">\return</span> true if a G_SHUFFLE_VECTOR instruction<span class="command"> \p</span> <span class="arg">MI</span> can be replaced with</i></td></tr>
<tr><th id="227">227</th><td><i class="doc" data-doc="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// a G_UZP1 or G_UZP2 instruction.</i></td></tr>
<tr><th id="228">228</th><td><i class="doc" data-doc="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">///</i></td></tr>
<tr><th id="229">229</th><td><i class="doc" data-doc="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// <span class="command">\param</span> [in] <span class="arg">MI</span> - The shuffle vector instruction.</i></td></tr>
<tr><th id="230">230</th><td><i class="doc" data-doc="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// <span class="command">\param</span> [out] <span class="arg">MatchInfo</span> - Either G_UZP1 or G_UZP2 on success.</i></td></tr>
<tr><th id="231">231</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchUZP' data-type='bool matchUZP(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchUZP</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="52MI" data-ref-filename="52MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="53MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="53MRI" data-ref-filename="53MRI">MRI</dfn>,</td></tr>
<tr><th id="232">232</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col4 decl" id="54MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="54MatchInfo" data-ref-filename="54MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="233">233</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55WhichResult" title='WhichResult' data-type='unsigned int' data-ref="55WhichResult" data-ref-filename="55WhichResult">WhichResult</dfn>;</td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="56ShuffleMask" title='ShuffleMask' data-type='ArrayRef&lt;int&gt;' data-ref="56ShuffleMask" data-ref-filename="56ShuffleMask">ShuffleMask</dfn> = <a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="236">236</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="57Dst" title='Dst' data-type='llvm::Register' data-ref="57Dst" data-ref-filename="57Dst">Dst</dfn> = <a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="237">237</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="58NumElts" title='NumElts' data-type='unsigned int' data-ref="58NumElts" data-ref-filename="58NumElts">NumElts</dfn> = <a class="local col3 ref" href="#53MRI" title='MRI' data-ref="53MRI" data-ref-filename="53MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst" data-ref-filename="57Dst">Dst</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="238">238</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj" title='isUZPMask' data-use='c' data-ref="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isUZPMaskN4llvm8ArrayRefIiEEjRj">isUZPMask</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col6 ref" href="#56ShuffleMask" title='ShuffleMask' data-ref="56ShuffleMask" data-ref-filename="56ShuffleMask">ShuffleMask</a>, <a class="local col8 ref" href="#58NumElts" title='NumElts' data-ref="58NumElts" data-ref-filename="58NumElts">NumElts</a>, <span class='refarg'><a class="local col5 ref" href="#55WhichResult" title='WhichResult' data-ref="55WhichResult" data-ref-filename="55WhichResult">WhichResult</a></span>))</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="240">240</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="59Opc" title='Opc' data-type='unsigned int' data-ref="59Opc" data-ref-filename="59Opc">Opc</dfn> = (<a class="local col5 ref" href="#55WhichResult" title='WhichResult' data-ref="55WhichResult" data-ref-filename="55WhichResult">WhichResult</a> == <var>0</var>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_UZP1" title='llvm::AArch64::G_UZP1' data-ref="llvm::AArch64::G_UZP1" data-ref-filename="llvm..AArch64..G_UZP1">G_UZP1</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_UZP2" title='llvm::AArch64::G_UZP2' data-ref="llvm::AArch64::G_UZP2" data-ref-filename="llvm..AArch64..G_UZP2">G_UZP2</a>;</td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="60V1" title='V1' data-type='llvm::Register' data-ref="60V1" data-ref-filename="60V1">V1</dfn> = <a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="61V2" title='V2' data-type='llvm::Register' data-ref="61V2" data-ref-filename="61V2">V2</dfn> = <a class="local col2 ref" href="#52MI" title='MI' data-ref="52MI" data-ref-filename="52MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="243">243</th><td>  <a class="local col4 ref" href="#54MatchInfo" title='MatchInfo' data-ref="54MatchInfo" data-ref-filename="54MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><a class="local col9 ref" href="#59Opc" title='Opc' data-ref="59Opc" data-ref-filename="59Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57Dst" title='Dst' data-ref="57Dst" data-ref-filename="57Dst">Dst</a>, {<a class="local col0 ref" href="#60V1" title='V1' data-ref="60V1" data-ref-filename="60V1">V1</a>, <a class="local col1 ref" href="#61V2" title='V2' data-ref="61V2" data-ref-filename="61V2">V2</a>});</td></tr>
<tr><th id="244">244</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchZipRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchZip' data-type='bool matchZip(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchZipRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchZipRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchZip</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="62MI" data-ref-filename="62MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="63MRI" data-ref-filename="63MRI">MRI</dfn>,</td></tr>
<tr><th id="248">248</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col4 decl" id="64MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="64MatchInfo" data-ref-filename="64MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="249">249</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="250">250</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65WhichResult" title='WhichResult' data-type='unsigned int' data-ref="65WhichResult" data-ref-filename="65WhichResult">WhichResult</dfn>;</td></tr>
<tr><th id="251">251</th><td>  <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>int</em>&gt; <dfn class="local col6 decl" id="66ShuffleMask" title='ShuffleMask' data-type='ArrayRef&lt;int&gt;' data-ref="66ShuffleMask" data-ref-filename="66ShuffleMask">ShuffleMask</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>();</td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67Dst" title='Dst' data-type='llvm::Register' data-ref="67Dst" data-ref-filename="67Dst">Dst</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="253">253</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68NumElts" title='NumElts' data-type='unsigned int' data-ref="68NumElts" data-ref-filename="68NumElts">NumElts</dfn> = <a class="local col3 ref" href="#63MRI" title='MRI' data-ref="63MRI" data-ref-filename="63MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst" data-ref-filename="67Dst">Dst</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>();</td></tr>
<tr><th id="254">254</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj" title='isZipMask' data-use='c' data-ref="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj" data-ref-filename="_ZL9isZipMaskN4llvm8ArrayRefIiEEjRj">isZipMask</a>(<a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIiEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIiEC1ERKS1_"></a><a class="local col6 ref" href="#66ShuffleMask" title='ShuffleMask' data-ref="66ShuffleMask" data-ref-filename="66ShuffleMask">ShuffleMask</a>, <a class="local col8 ref" href="#68NumElts" title='NumElts' data-ref="68NumElts" data-ref-filename="68NumElts">NumElts</a>, <span class='refarg'><a class="local col5 ref" href="#65WhichResult" title='WhichResult' data-ref="65WhichResult" data-ref-filename="65WhichResult">WhichResult</a></span>))</td></tr>
<tr><th id="255">255</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="256">256</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69Opc" title='Opc' data-type='unsigned int' data-ref="69Opc" data-ref-filename="69Opc">Opc</dfn> = (<a class="local col5 ref" href="#65WhichResult" title='WhichResult' data-ref="65WhichResult" data-ref-filename="65WhichResult">WhichResult</a> == <var>0</var>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_ZIP1" title='llvm::AArch64::G_ZIP1' data-ref="llvm::AArch64::G_ZIP1" data-ref-filename="llvm..AArch64..G_ZIP1">G_ZIP1</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_ZIP2" title='llvm::AArch64::G_ZIP2' data-ref="llvm::AArch64::G_ZIP2" data-ref-filename="llvm..AArch64..G_ZIP2">G_ZIP2</a>;</td></tr>
<tr><th id="257">257</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="70V1" title='V1' data-type='llvm::Register' data-ref="70V1" data-ref-filename="70V1">V1</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="71V2" title='V2' data-type='llvm::Register' data-ref="71V2" data-ref-filename="71V2">V2</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI" data-ref-filename="62MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="259">259</th><td>  <a class="local col4 ref" href="#64MatchInfo" title='MatchInfo' data-ref="64MatchInfo" data-ref-filename="64MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><a class="local col9 ref" href="#69Opc" title='Opc' data-ref="69Opc" data-ref-filename="69Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67Dst" title='Dst' data-ref="67Dst" data-ref-filename="67Dst">Dst</a>, {<a class="local col0 ref" href="#70V1" title='V1' data-ref="70V1" data-ref-filename="70V1">V1</a>, <a class="local col1 ref" href="#71V2" title='V2' data-ref="71V2" data-ref-filename="71V2">V2</a>});</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc" data-doc="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// Helper function for matchDup.</i></td></tr>
<tr><th id="264">264</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchDupFromInsertVectorElt' data-type='bool matchDupFromInsertVectorElt(int Lane, llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchDupFromInsertVectorElt</dfn>(<em>int</em> <dfn class="local col2 decl" id="72Lane" title='Lane' data-type='int' data-ref="72Lane" data-ref-filename="72Lane">Lane</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI" data-ref-filename="73MI">MI</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                        <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="74MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="74MRI" data-ref-filename="74MRI">MRI</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                        <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col5 decl" id="75MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="75MatchInfo" data-ref-filename="75MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="local col2 ref" href="#72Lane" title='Lane' data-ref="72Lane" data-ref-filename="72Lane">Lane</a> != <var>0</var>)</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Try to match a vector splat operation into a dup instruction.</i></td></tr>
<tr><th id="271">271</th><td><i>  // We're looking for this pattern:</i></td></tr>
<tr><th id="272">272</th><td><i>  //</i></td></tr>
<tr><th id="273">273</th><td><i>  // %scalar:gpr(s64) = COPY $x0</i></td></tr>
<tr><th id="274">274</th><td><i>  // %undef:fpr(&lt;2 x s64&gt;) = G_IMPLICIT_DEF</i></td></tr>
<tr><th id="275">275</th><td><i>  // %cst0:gpr(s32) = G_CONSTANT i32 0</i></td></tr>
<tr><th id="276">276</th><td><i>  // %zerovec:fpr(&lt;2 x s32&gt;) = G_BUILD_VECTOR %cst0(s32), %cst0(s32)</i></td></tr>
<tr><th id="277">277</th><td><i>  // %ins:fpr(&lt;2 x s64&gt;) = G_INSERT_VECTOR_ELT %undef, %scalar(s64), %cst0(s32)</i></td></tr>
<tr><th id="278">278</th><td><i>  // %splat:fpr(&lt;2 x s64&gt;) = G_SHUFFLE_VECTOR %ins(&lt;2 x s64&gt;), %undef, %zerovec(&lt;2 x s32&gt;)</i></td></tr>
<tr><th id="279">279</th><td><i>  //</i></td></tr>
<tr><th id="280">280</th><td><i>  // ...into:</i></td></tr>
<tr><th id="281">281</th><td><i>  // %splat = G_DUP %scalar</i></td></tr>
<tr><th id="282">282</th><td><i></i></td></tr>
<tr><th id="283">283</th><td><i>  // Begin matching the insert.</i></td></tr>
<tr><th id="284">284</th><td>  <em>auto</em> *<dfn class="local col6 decl" id="76InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="76InsMI" data-ref-filename="76InsMI">InsMI</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#630" title='llvm::TargetOpcode::G_INSERT_VECTOR_ELT' data-ref="llvm::TargetOpcode::G_INSERT_VECTOR_ELT" data-ref-filename="llvm..TargetOpcode..G_INSERT_VECTOR_ELT">G_INSERT_VECTOR_ELT</a>,</td></tr>
<tr><th id="285">285</th><td>                             <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#74MRI" title='MRI' data-ref="74MRI" data-ref-filename="74MRI">MRI</a>);</td></tr>
<tr><th id="286">286</th><td>  <b>if</b> (!<a class="local col6 ref" href="#76InsMI" title='InsMI' data-ref="76InsMI" data-ref-filename="76InsMI">InsMI</a>)</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="288">288</th><td>  <i>// Match the undef vector operand.</i></td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (!<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#248" title='llvm::TargetOpcode::G_IMPLICIT_DEF' data-ref="llvm::TargetOpcode::G_IMPLICIT_DEF" data-ref-filename="llvm..TargetOpcode..G_IMPLICIT_DEF">G_IMPLICIT_DEF</a>, <a class="local col6 ref" href="#76InsMI" title='InsMI' data-ref="76InsMI" data-ref-filename="76InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="290">290</th><td>                    <a class="local col4 ref" href="#74MRI" title='MRI' data-ref="74MRI" data-ref-filename="74MRI">MRI</a>))</td></tr>
<tr><th id="291">291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// Match the index constant 0.</i></td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (!<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" title='llvm::MIPatternMatch::mi_match' data-ref="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_" data-ref-filename="_ZN4llvm14MIPatternMatch8mi_matchET_RKNS_19MachineRegisterInfoEOT0_">mi_match</a>(<a class="local col6 ref" href="#76InsMI" title='InsMI' data-ref="76InsMI" data-ref-filename="76InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#74MRI" title='MRI' data-ref="74MRI" data-ref-filename="74MRI">MRI</a>, <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MIPatternMatch.h.html#_ZN4llvm14MIPatternMatch9m_ZeroIntEv" title='llvm::MIPatternMatch::m_ZeroInt' data-ref="_ZN4llvm14MIPatternMatch9m_ZeroIntEv" data-ref-filename="_ZN4llvm14MIPatternMatch9m_ZeroIntEv">m_ZeroInt</a>()))</td></tr>
<tr><th id="295">295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <a class="local col5 ref" href="#75MatchInfo" title='MatchInfo' data-ref="75MatchInfo" data-ref-filename="75MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUP" title='llvm::AArch64::G_DUP' data-ref="llvm::AArch64::G_DUP" data-ref-filename="llvm..AArch64..G_DUP">G_DUP</a>, <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="298">298</th><td>                                  {<a class="local col6 ref" href="#76InsMI" title='InsMI' data-ref="76InsMI" data-ref-filename="76InsMI">InsMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()});</td></tr>
<tr><th id="299">299</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i class="doc" data-doc="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">/// Helper function for matchDup.</i></td></tr>
<tr><th id="303">303</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchDupFromBuildVector' data-type='bool matchDupFromBuildVector(int Lane, llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchDupFromBuildVector</dfn>(<em>int</em> <dfn class="local col7 decl" id="77Lane" title='Lane' data-type='int' data-ref="77Lane" data-ref-filename="77Lane">Lane</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>,</td></tr>
<tr><th id="304">304</th><td>                                    <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="79MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="79MRI" data-ref-filename="79MRI">MRI</dfn>,</td></tr>
<tr><th id="305">305</th><td>                                    <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col0 decl" id="80MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="80MatchInfo" data-ref-filename="80MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Lane &gt;= <var>0</var> &amp;&amp; <q>"Expected positive lane?"</q>);</td></tr>
<tr><th id="307">307</th><td>  <i>// Test if the LHS is a BUILD_VECTOR. If it is, then we can just reference the</i></td></tr>
<tr><th id="308">308</th><td><i>  // lane's definition directly.</i></td></tr>
<tr><th id="309">309</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="81BuildVecMI" title='BuildVecMI' data-type='llvm::MachineInstr *' data-ref="81BuildVecMI" data-ref-filename="81BuildVecMI">BuildVecMI</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#276" title='llvm::TargetOpcode::G_BUILD_VECTOR' data-ref="llvm::TargetOpcode::G_BUILD_VECTOR" data-ref-filename="llvm..TargetOpcode..G_BUILD_VECTOR">G_BUILD_VECTOR</a>,</td></tr>
<tr><th id="310">310</th><td>                                  <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col9 ref" href="#79MRI" title='MRI' data-ref="79MRI" data-ref-filename="79MRI">MRI</a>);</td></tr>
<tr><th id="311">311</th><td>  <b>if</b> (!<a class="local col1 ref" href="#81BuildVecMI" title='BuildVecMI' data-ref="81BuildVecMI" data-ref-filename="81BuildVecMI">BuildVecMI</a>)</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="313">313</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="82Reg" title='Reg' data-type='llvm::Register' data-ref="82Reg" data-ref-filename="82Reg">Reg</dfn> = <a class="local col1 ref" href="#81BuildVecMI" title='BuildVecMI' data-ref="81BuildVecMI" data-ref-filename="81BuildVecMI">BuildVecMI</a>-&gt;<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77Lane" title='Lane' data-ref="77Lane" data-ref-filename="77Lane">Lane</a> + <var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="314">314</th><td>  <a class="local col0 ref" href="#80MatchInfo" title='MatchInfo' data-ref="80MatchInfo" data-ref-filename="80MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a></td></tr>
<tr><th id="315">315</th><td>      <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUP" title='llvm::AArch64::G_DUP' data-ref="llvm::AArch64::G_DUP" data-ref-filename="llvm..AArch64..G_DUP">G_DUP</a>, <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), {<a class="local col2 ref" href="#82Reg" title='Reg' data-ref="82Reg" data-ref-filename="82Reg">Reg</a>});</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchDupRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchDup' data-type='bool matchDup(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchDupRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchDupRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchDup</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="83MI" data-ref-filename="83MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="84MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="84MRI" data-ref-filename="84MRI">MRI</dfn>,</td></tr>
<tr><th id="320">320</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col5 decl" id="85MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="85MatchInfo" data-ref-filename="85MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="321">321</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="322">322</th><td>  <em>auto</em> <dfn class="local col6 decl" id="86MaybeLane" title='MaybeLane' data-type='llvm::Optional&lt;int&gt;' data-ref="86MaybeLane" data-ref-filename="86MaybeLane">MaybeLane</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm13getSplatIndexERNS_12MachineInstrE" title='llvm::getSplatIndex' data-ref="_ZN4llvm13getSplatIndexERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13getSplatIndexERNS_12MachineInstrE">getSplatIndex</a>(<span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a></span>);</td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col6 ref" href="#86MaybeLane" title='MaybeLane' data-ref="86MaybeLane" data-ref-filename="86MaybeLane">MaybeLane</a>)</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>  <em>int</em> <dfn class="local col7 decl" id="87Lane" title='Lane' data-type='int' data-ref="87Lane" data-ref-filename="87Lane">Lane</dfn> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col6 ref" href="#86MaybeLane" title='MaybeLane' data-ref="86MaybeLane" data-ref-filename="86MaybeLane">MaybeLane</a>;</td></tr>
<tr><th id="326">326</th><td>  <i>// If this is undef splat, generate it via "just" vdup, if possible.</i></td></tr>
<tr><th id="327">327</th><td>  <b>if</b> (<a class="local col7 ref" href="#87Lane" title='Lane' data-ref="87Lane" data-ref-filename="87Lane">Lane</a> &lt; <var>0</var>)</td></tr>
<tr><th id="328">328</th><td>    <a class="local col7 ref" href="#87Lane" title='Lane' data-ref="87Lane" data-ref-filename="87Lane">Lane</a> = <var>0</var>;</td></tr>
<tr><th id="329">329</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchDupFromInsertVectorElt' data-use='c' data-ref="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchDupFromInsertVectorElt</a>(<a class="local col7 ref" href="#87Lane" title='Lane' data-ref="87Lane" data-ref-filename="87Lane">Lane</a>, <span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI" data-ref-filename="84MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#85MatchInfo" title='MatchInfo' data-ref="85MatchInfo" data-ref-filename="85MatchInfo">MatchInfo</a></span>))</td></tr>
<tr><th id="330">330</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="331">331</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchDupFromBuildVector' data-use='c' data-ref="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchDupFromBuildVector</a>(<a class="local col7 ref" href="#87Lane" title='Lane' data-ref="87Lane" data-ref-filename="87Lane">Lane</a>, <span class='refarg'><a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI" data-ref-filename="83MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#84MRI" title='MRI' data-ref="84MRI" data-ref-filename="84MRI">MRI</a></span>, <span class='refarg'><a class="local col5 ref" href="#85MatchInfo" title='MatchInfo' data-ref="85MatchInfo" data-ref-filename="85MatchInfo">MatchInfo</a></span>))</td></tr>
<tr><th id="332">332</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="333">333</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8matchEXTRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" title='matchEXT' data-type='bool matchEXT(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8matchEXTRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo" data-ref-filename="_ZL8matchEXTRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo">matchEXT</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="88MI" data-ref-filename="88MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="89MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="89MRI" data-ref-filename="89MRI">MRI</dfn>,</td></tr>
<tr><th id="337">337</th><td>                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col0 decl" id="90MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="90MatchInfo" data-ref-filename="90MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="338">338</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="339">339</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="91Dst" title='Dst' data-type='llvm::Register' data-ref="91Dst" data-ref-filename="91Dst">Dst</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="340">340</th><td>  <em>auto</em> <dfn class="local col2 decl" id="92ExtInfo" title='ExtInfo' data-type='llvm::Optional&lt;std::pair&lt;bool, unsigned long&gt; &gt;' data-ref="92ExtInfo" data-ref-filename="92ExtInfo">ExtInfo</dfn> = <a class="tu ref fn" href="#_ZL10getExtMaskN4llvm8ArrayRefIiEEj" title='getExtMask' data-use='c' data-ref="_ZL10getExtMaskN4llvm8ArrayRefIiEEj" data-ref-filename="_ZL10getExtMaskN4llvm8ArrayRefIiEEj">getExtMask</a>(<a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getShuffleMaskEv" title='llvm::MachineOperand::getShuffleMask' data-ref="_ZNK4llvm14MachineOperand14getShuffleMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand14getShuffleMaskEv">getShuffleMask</a>(),</td></tr>
<tr><th id="341">341</th><td>                            <a class="local col9 ref" href="#89MRI" title='MRI' data-ref="89MRI" data-ref-filename="89MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91Dst" title='Dst' data-ref="91Dst" data-ref-filename="91Dst">Dst</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>());</td></tr>
<tr><th id="342">342</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col2 ref" href="#92ExtInfo" title='ExtInfo' data-ref="92ExtInfo" data-ref-filename="92ExtInfo">ExtInfo</a>)</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="344">344</th><td>  <em>bool</em> <dfn class="local col3 decl" id="93ReverseExt" title='ReverseExt' data-type='bool' data-ref="93ReverseExt" data-ref-filename="93ReverseExt">ReverseExt</dfn>;</td></tr>
<tr><th id="345">345</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="94Imm" title='Imm' data-type='uint64_t' data-ref="94Imm" data-ref-filename="94Imm">Imm</dfn>;</td></tr>
<tr><th id="346">346</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col3 ref" href="#93ReverseExt" title='ReverseExt' data-ref="93ReverseExt" data-ref-filename="93ReverseExt">ReverseExt</a></span>, <span class='refarg'><a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm" data-ref-filename="94Imm">Imm</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSERKSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSERKSt4pairITL0__TL0_0_E">=</span> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col2 ref" href="#92ExtInfo" title='ExtInfo' data-ref="92ExtInfo" data-ref-filename="92ExtInfo">ExtInfo</a>;</td></tr>
<tr><th id="347">347</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="95V1" title='V1' data-type='llvm::Register' data-ref="95V1" data-ref-filename="95V1">V1</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="348">348</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="96V2" title='V2' data-type='llvm::Register' data-ref="96V2" data-ref-filename="96V2">V2</dfn> = <a class="local col8 ref" href="#88MI" title='MI' data-ref="88MI" data-ref-filename="88MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col3 ref" href="#93ReverseExt" title='ReverseExt' data-ref="93ReverseExt" data-ref-filename="93ReverseExt">ReverseExt</a>)</td></tr>
<tr><th id="350">350</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col5 ref" href="#95V1" title='V1' data-ref="95V1" data-ref-filename="95V1">V1</a></span>, <span class='refarg'><a class="local col6 ref" href="#96V2" title='V2' data-ref="96V2" data-ref-filename="96V2">V2</a></span>);</td></tr>
<tr><th id="351">351</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="97ExtFactor" title='ExtFactor' data-type='uint64_t' data-ref="97ExtFactor" data-ref-filename="97ExtFactor">ExtFactor</dfn> = <a class="local col9 ref" href="#89MRI" title='MRI' data-ref="89MRI" data-ref-filename="89MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95V1" title='V1' data-ref="95V1" data-ref-filename="95V1">V1</a>).<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="352">352</th><td>  <a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm" data-ref-filename="94Imm">Imm</a> *= <a class="local col7 ref" href="#97ExtFactor" title='ExtFactor' data-ref="97ExtFactor" data-ref-filename="97ExtFactor">ExtFactor</a>;</td></tr>
<tr><th id="353">353</th><td>  <a class="local col0 ref" href="#90MatchInfo" title='MatchInfo' data-ref="90MatchInfo" data-ref-filename="90MatchInfo">MatchInfo</a> <a class="tu ref fn" href="#48" title='ShuffleVectorPseudo::operator=' data-use='c' data-ref="_ZN19ShuffleVectorPseudoaSEOS_" data-ref-filename="_ZN19ShuffleVectorPseudoaSEOS_">=</a> <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a><a class="tu ref fn" href="#_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" title='ShuffleVectorPseudo::ShuffleVectorPseudo' data-use='c' data-ref="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE" data-ref-filename="_ZN19ShuffleVectorPseudoC1EjN4llvm8RegisterESt16initializer_listINS0_5SrcOpEE">(</a><span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_EXT" title='llvm::AArch64::G_EXT' data-ref="llvm::AArch64::G_EXT" data-ref-filename="llvm..AArch64..G_EXT">G_EXT</a>, <a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#91Dst" title='Dst' data-ref="91Dst" data-ref-filename="91Dst">Dst</a>, {<a class="local col5 ref" href="#95V1" title='V1' data-ref="95V1" data-ref-filename="95V1">V1</a>, <a class="local col6 ref" href="#96V2" title='V2' data-ref="96V2" data-ref-filename="96V2">V2</a>, <a class="local col4 ref" href="#94Imm" title='Imm' data-ref="94Imm" data-ref-filename="94Imm">Imm</a>});</td></tr>
<tr><th id="354">354</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="355">355</th><td>}</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td><i class="doc" data-doc="_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo">/// Replace a G_SHUFFLE_VECTOR instruction with a pseudo.</i></td></tr>
<tr><th id="358">358</th><td><i class="doc" data-doc="_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo">///<span class="command"> \p</span> <span class="arg">Opc</span> is the opcode to use.<span class="command"> \p</span> <span class="arg">MI</span> is the G_SHUFFLE_VECTOR.</i></td></tr>
<tr><th id="359">359</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo" title='applyShuffleVectorPseudo' data-type='bool applyShuffleVectorPseudo(llvm::MachineInstr &amp; MI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo" data-ref-filename="_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo">applyShuffleVectorPseudo</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn>,</td></tr>
<tr><th id="360">360</th><td>                                     <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col9 decl" id="99MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="99MatchInfo" data-ref-filename="99MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col0 decl" id="100MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="100MIRBuilder" data-ref-filename="100MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>);</td></tr>
<tr><th id="362">362</th><td>  <a class="local col0 ref" href="#100MIRBuilder" title='MIRBuilder' data-ref="100MIRBuilder" data-ref-filename="100MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col9 ref" href="#99MatchInfo" title='MatchInfo' data-ref="99MatchInfo" data-ref-filename="99MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::Opc" title='ShuffleVectorPseudo::Opc' data-use='r' data-ref="ShuffleVectorPseudo::Opc" data-ref-filename="ShuffleVectorPseudo..Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col9 ref" href="#99MatchInfo" title='MatchInfo' data-ref="99MatchInfo" data-ref-filename="99MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::Dst" title='ShuffleVectorPseudo::Dst' data-use='r' data-ref="ShuffleVectorPseudo::Dst" data-ref-filename="ShuffleVectorPseudo..Dst">Dst</a>}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col9 ref" href="#99MatchInfo" title='MatchInfo' data-ref="99MatchInfo" data-ref-filename="99MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-use='r' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</a>);</td></tr>
<tr><th id="363">363</th><td>  <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i class="doc" data-doc="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo">/// Replace a G_SHUFFLE_VECTOR instruction with G_EXT.</i></td></tr>
<tr><th id="368">368</th><td><i class="doc" data-doc="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo">/// Special-cased because the constant operand must be emitted as a G_CONSTANT</i></td></tr>
<tr><th id="369">369</th><td><i class="doc" data-doc="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo">/// for the imported tablegen patterns to work.</i></td></tr>
<tr><th id="370">370</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo" title='applyEXT' data-type='bool applyEXT(llvm::MachineInstr &amp; MI, ShuffleVectorPseudo &amp; MatchInfo)' data-ref="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo" data-ref-filename="_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo">applyEXT</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="101MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="101MI" data-ref-filename="101MI">MI</dfn>, <a class="type" href="#ShuffleVectorPseudo" title='ShuffleVectorPseudo' data-ref="ShuffleVectorPseudo" data-ref-filename="ShuffleVectorPseudo">ShuffleVectorPseudo</a> &amp;<dfn class="local col2 decl" id="102MatchInfo" title='MatchInfo' data-type='ShuffleVectorPseudo &amp;' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="371">371</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col3 decl" id="103MIRBuilder" title='MIRBuilder' data-type='llvm::MachineIRBuilder' data-ref="103MIRBuilder" data-ref-filename="103MIRBuilder">MIRBuilder</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>);</td></tr>
<tr><th id="372">372</th><td>  <i>// Tablegen patterns expect an i32 G_CONSTANT as the final op.</i></td></tr>
<tr><th id="373">373</th><td>  <em>auto</em> <dfn class="local col4 decl" id="104Cst" title='Cst' data-type='llvm::MachineInstrBuilder' data-ref="104Cst" data-ref-filename="104Cst">Cst</dfn> =</td></tr>
<tr><th id="374">374</th><td>      <a class="local col3 ref" href="#103MIRBuilder" title='MIRBuilder' data-ref="103MIRBuilder" data-ref-filename="103MIRBuilder">MIRBuilder</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="local col2 ref" href="#102MatchInfo" title='MatchInfo' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-use='m' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZNK4llvm5SrcOp6getImmEv" title='llvm::SrcOp::getImm' data-ref="_ZNK4llvm5SrcOp6getImmEv" data-ref-filename="_ZNK4llvm5SrcOp6getImmEv">getImm</a>());</td></tr>
<tr><th id="375">375</th><td>  <a class="local col3 ref" href="#103MIRBuilder" title='MIRBuilder' data-ref="103MIRBuilder" data-ref-filename="103MIRBuilder">MIRBuilder</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col2 ref" href="#102MatchInfo" title='MatchInfo' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::Opc" title='ShuffleVectorPseudo::Opc' data-use='r' data-ref="ShuffleVectorPseudo::Opc" data-ref-filename="ShuffleVectorPseudo..Opc">Opc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#102MatchInfo" title='MatchInfo' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::Dst" title='ShuffleVectorPseudo::Dst' data-use='r' data-ref="ShuffleVectorPseudo::Dst" data-ref-filename="ShuffleVectorPseudo..Dst">Dst</a>},</td></tr>
<tr><th id="376">376</th><td>                        <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col2 ref" href="#102MatchInfo" title='MatchInfo' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-use='m' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>, <a class="local col2 ref" href="#102MatchInfo" title='MatchInfo' data-ref="102MatchInfo" data-ref-filename="102MatchInfo">MatchInfo</a>.<a class="tu ref field" href="#ShuffleVectorPseudo::SrcOps" title='ShuffleVectorPseudo::SrcOps' data-use='m' data-ref="ShuffleVectorPseudo::SrcOps" data-ref-filename="ShuffleVectorPseudo..SrcOps">SrcOps</a><a class="ref fn" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>, <a class="local col4 ref" href="#104Cst" title='Cst' data-ref="104Cst" data-ref-filename="104Cst">Cst</a>});</td></tr>
<tr><th id="377">377</th><td>  <a class="local col1 ref" href="#101MI" title='MI' data-ref="101MI" data-ref-filename="101MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="378">378</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl">/// isVShiftRImm - Check if this is a valid vector for the immediate</i></td></tr>
<tr><th id="382">382</th><td><i class="doc" data-doc="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl">/// operand of a vector shift right operation. The value must be in the range:</i></td></tr>
<tr><th id="383">383</th><td><i class="doc" data-doc="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl">///   1 &lt;= Value &lt;= ElementBits for a right shift.</i></td></tr>
<tr><th id="384">384</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl" title='isVShiftRImm' data-type='bool isVShiftRImm(llvm::Register Reg, llvm::MachineRegisterInfo &amp; MRI, llvm::LLT Ty, int64_t &amp; Cnt)' data-ref="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl" data-ref-filename="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl">isVShiftRImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="105Reg" title='Reg' data-type='llvm::Register' data-ref="105Reg" data-ref-filename="105Reg">Reg</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="106MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="106MRI" data-ref-filename="106MRI">MRI</dfn>, <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="107Ty" title='Ty' data-type='llvm::LLT' data-ref="107Ty" data-ref-filename="107Ty">Ty</dfn>,</td></tr>
<tr><th id="385">385</th><td>                         <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="108Cnt" title='Cnt' data-type='int64_t &amp;' data-ref="108Cnt" data-ref-filename="108Cnt">Cnt</dfn>) {</td></tr>
<tr><th id="386">386</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ty.isVector() &amp;&amp; <q>"vector shift count is not a vector type"</q>);</td></tr>
<tr><th id="387">387</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="109MI" title='MI' data-type='llvm::MachineInstr *' data-ref="109MI" data-ref-filename="109MI">MI</dfn> = <a class="local col6 ref" href="#106MRI" title='MRI' data-ref="106MRI" data-ref-filename="106MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#105Reg" title='Reg' data-ref="105Reg" data-ref-filename="105Reg">Reg</a>);</td></tr>
<tr><th id="388">388</th><td>  <em>auto</em> <dfn class="local col0 decl" id="110Cst" title='Cst' data-type='llvm::Optional&lt;long&gt;' data-ref="110Cst" data-ref-filename="110Cst">Cst</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::getBuildVectorConstantSplat' data-ref="_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getBuildVectorConstantSplat</a>(*<a class="local col9 ref" href="#109MI" title='MI' data-ref="109MI" data-ref-filename="109MI">MI</a>, <a class="local col6 ref" href="#106MRI" title='MRI' data-ref="106MRI" data-ref-filename="106MRI">MRI</a>);</td></tr>
<tr><th id="389">389</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col0 ref" href="#110Cst" title='Cst' data-ref="110Cst" data-ref-filename="110Cst">Cst</a>)</td></tr>
<tr><th id="390">390</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="391">391</th><td>  <a class="local col8 ref" href="#108Cnt" title='Cnt' data-ref="108Cnt" data-ref-filename="108Cnt">Cnt</a> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col0 ref" href="#110Cst" title='Cst' data-ref="110Cst" data-ref-filename="110Cst">Cst</a>;</td></tr>
<tr><th id="392">392</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="111ElementBits" title='ElementBits' data-type='int64_t' data-ref="111ElementBits" data-ref-filename="111ElementBits">ElementBits</dfn> = <a class="local col7 ref" href="#107Ty" title='Ty' data-ref="107Ty" data-ref-filename="107Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT19getScalarSizeInBitsEv" title='llvm::LLT::getScalarSizeInBits' data-ref="_ZNK4llvm3LLT19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT19getScalarSizeInBitsEv">getScalarSizeInBits</a>();</td></tr>
<tr><th id="393">393</th><td>  <b>return</b> <a class="local col8 ref" href="#108Cnt" title='Cnt' data-ref="108Cnt" data-ref-filename="108Cnt">Cnt</a> &gt;= <var>1</var> &amp;&amp; <a class="local col8 ref" href="#108Cnt" title='Cnt' data-ref="108Cnt" data-ref-filename="108Cnt">Cnt</a> &lt;= <a class="local col1 ref" href="#111ElementBits" title='ElementBits' data-ref="111ElementBits" data-ref-filename="111ElementBits">ElementBits</a>;</td></tr>
<tr><th id="394">394</th><td>}</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i class="doc" data-doc="_ZL17matchVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl">/// Match a vector G_ASHR or G_LSHR with a valid immediate shift.</i></td></tr>
<tr><th id="397">397</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17matchVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl" title='matchVAshrLshrImm' data-type='bool matchVAshrLshrImm(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, int64_t &amp; Imm)' data-ref="_ZL17matchVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl" data-ref-filename="_ZL17matchVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl">matchVAshrLshrImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="112MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="112MI" data-ref-filename="112MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="113MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="113MRI" data-ref-filename="113MRI">MRI</dfn>,</td></tr>
<tr><th id="398">398</th><td>                              <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col4 decl" id="114Imm" title='Imm' data-type='int64_t &amp;' data-ref="114Imm" data-ref-filename="114Imm">Imm</dfn>) {</td></tr>
<tr><th id="399">399</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_ASHR ||</td></tr>
<tr><th id="400">400</th><td>         MI.getOpcode() == TargetOpcode::G_LSHR);</td></tr>
<tr><th id="401">401</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col5 decl" id="115Ty" title='Ty' data-type='llvm::LLT' data-ref="115Ty" data-ref-filename="115Ty">Ty</dfn> = <a class="local col3 ref" href="#113MRI" title='MRI' data-ref="113MRI" data-ref-filename="113MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="402">402</th><td>  <b>if</b> (!<a class="local col5 ref" href="#115Ty" title='Ty' data-ref="115Ty" data-ref-filename="115Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="404">404</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl" title='isVShiftRImm' data-use='c' data-ref="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl" data-ref-filename="_ZL12isVShiftRImmN4llvm8RegisterERNS_19MachineRegisterInfoENS_3LLTERl">isVShiftRImm</a>(<a class="local col2 ref" href="#112MI" title='MI' data-ref="112MI" data-ref-filename="112MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col3 ref" href="#113MRI" title='MRI' data-ref="113MRI" data-ref-filename="113MRI">MRI</a></span>, <a class="ref fn fake" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#40" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1ERKS0_" data-ref-filename="_ZN4llvm3LLTC1ERKS0_"></a><a class="local col5 ref" href="#115Ty" title='Ty' data-ref="115Ty" data-ref-filename="115Ty">Ty</a>, <span class='refarg'><a class="local col4 ref" href="#114Imm" title='Imm' data-ref="114Imm" data-ref-filename="114Imm">Imm</a></span>);</td></tr>
<tr><th id="405">405</th><td>}</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17applyVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl" title='applyVAshrLshrImm' data-type='bool applyVAshrLshrImm(llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo &amp; MRI, int64_t &amp; Imm)' data-ref="_ZL17applyVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl" data-ref-filename="_ZL17applyVAshrLshrImmRN4llvm12MachineInstrERNS_19MachineRegisterInfoERl">applyVAshrLshrImm</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="116MI" data-ref-filename="116MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="117MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="117MRI" data-ref-filename="117MRI">MRI</dfn>,</td></tr>
<tr><th id="408">408</th><td>                              <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="118Imm" title='Imm' data-type='int64_t &amp;' data-ref="118Imm" data-ref-filename="118Imm">Imm</dfn>) {</td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="119Opc" title='Opc' data-type='unsigned int' data-ref="119Opc" data-ref-filename="119Opc">Opc</dfn> = <a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="410">410</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Opc == TargetOpcode::G_ASHR || Opc == TargetOpcode::G_LSHR);</td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="120NewOpc" title='NewOpc' data-type='unsigned int' data-ref="120NewOpc" data-ref-filename="120NewOpc">NewOpc</dfn> =</td></tr>
<tr><th id="412">412</th><td>      <a class="local col9 ref" href="#119Opc" title='Opc' data-ref="119Opc" data-ref-filename="119Opc">Opc</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../../include/llvm/Support/TargetOpcodes.def.html#408" title='llvm::TargetOpcode::G_ASHR' data-ref="llvm::TargetOpcode::G_ASHR" data-ref-filename="llvm..TargetOpcode..G_ASHR">G_ASHR</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_VASHR" title='llvm::AArch64::G_VASHR' data-ref="llvm::AArch64::G_VASHR" data-ref-filename="llvm..AArch64..G_VASHR">G_VASHR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_VLSHR" title='llvm::AArch64::G_VLSHR' data-ref="llvm::AArch64::G_VLSHR" data-ref-filename="llvm..AArch64..G_VLSHR">G_VLSHR</a>;</td></tr>
<tr><th id="413">413</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> <dfn class="local col1 decl" id="121MIB" title='MIB' data-type='llvm::MachineIRBuilder' data-ref="121MIB" data-ref-filename="121MIB">MIB</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" title='llvm::MachineIRBuilder::MachineIRBuilder' data-ref="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilderC1ERNS_12MachineInstrE">(</a><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>);</td></tr>
<tr><th id="414">414</th><td>  <em>auto</em> <dfn class="local col2 decl" id="122ImmDef" title='ImmDef' data-type='llvm::MachineInstrBuilder' data-ref="122ImmDef" data-ref-filename="122ImmDef">ImmDef</dfn> = <a class="local col1 ref" href="#121MIB" title='MIB' data-ref="121MIB" data-ref-filename="121MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>32</var>), <a class="local col8 ref" href="#118Imm" title='Imm' data-ref="118Imm" data-ref-filename="118Imm">Imm</a>);</td></tr>
<tr><th id="415">415</th><td>  <a class="local col1 ref" href="#121MIB" title='MIB' data-ref="121MIB" data-ref-filename="121MIB">MIB</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col0 ref" href="#120NewOpc" title='NewOpc' data-ref="120NewOpc" data-ref-filename="120NewOpc">NewOpc</a>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)}, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col2 ref" href="#122ImmDef" title='ImmDef' data-ref="122ImmDef" data-ref-filename="122ImmDef">ImmDef</a>});</td></tr>
<tr><th id="416">416</th><td>  <a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="417">417</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><i class="doc">/// Determine if it is possible to modify the<span class="command"> \p</span> <span class="arg">RHS</span> and predicate<span class="command"> \p</span> <span class="arg">P</span> of a</i></td></tr>
<tr><th id="421">421</th><td><i class="doc">/// G_ICMP instruction such that the right-hand side is an arithmetic immediate.</i></td></tr>
<tr><th id="422">422</th><td><i class="doc">///</i></td></tr>
<tr><th id="423">423</th><td><i class="doc">/// <span class="command">\returns</span> A pair containing the updated immediate and predicate which may</i></td></tr>
<tr><th id="424">424</th><td><i class="doc">/// be used to optimize the instruction.</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">///</i></td></tr>
<tr><th id="426">426</th><td><i class="doc">/// <span class="command">\note</span> This assumes that the comparison has been legalized.</i></td></tr>
<tr><th id="427">427</th><td><a class="type" href="../../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;&gt;</td></tr>
<tr><th id="428">428</th><td><dfn class="decl def fn" id="_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE" title='tryAdjustICmpImmAndPred' data-ref="_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE" data-ref-filename="_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE">tryAdjustICmpImmAndPred</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="123RHS" title='RHS' data-type='llvm::Register' data-ref="123RHS" data-ref-filename="123RHS">RHS</dfn>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col4 decl" id="124P" title='P' data-type='CmpInst::Predicate' data-ref="124P" data-ref-filename="124P">P</dfn>,</td></tr>
<tr><th id="429">429</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="125MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="125MRI" data-ref-filename="125MRI">MRI</dfn>) {</td></tr>
<tr><th id="430">430</th><td>  <em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="126Ty" title='Ty' data-type='const llvm::LLT &amp;' data-ref="126Ty" data-ref-filename="126Ty">Ty</dfn> = <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI" data-ref-filename="125MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123RHS" title='RHS' data-ref="123RHS" data-ref-filename="123RHS">RHS</a>);</td></tr>
<tr><th id="431">431</th><td>  <b>if</b> (<a class="local col6 ref" href="#126Ty" title='Ty' data-ref="126Ty" data-ref-filename="126Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT8isVectorEv" title='llvm::LLT::isVector' data-ref="_ZNK4llvm3LLT8isVectorEv" data-ref-filename="_ZNK4llvm3LLT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="433">433</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127Size" title='Size' data-type='unsigned int' data-ref="127Size" data-ref-filename="127Size">Size</dfn> = <a class="local col6 ref" href="#126Ty" title='Ty' data-ref="126Ty" data-ref-filename="126Ty">Ty</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="434">434</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Size == <var>32</var> || Size == <var>64</var>) &amp;&amp; <q>"Expected 32 or 64 bit compare only?"</q>);</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <i>// If the RHS is not a constant, or the RHS is already a valid arithmetic</i></td></tr>
<tr><th id="437">437</th><td><i>  // immediate, then there is nothing to change.</i></td></tr>
<tr><th id="438">438</th><td>  <em>auto</em> <dfn class="local col8 decl" id="128ValAndVReg" title='ValAndVReg' data-type='llvm::Optional&lt;llvm::ValueAndVReg&gt;' data-ref="128ValAndVReg" data-ref-filename="128ValAndVReg">ValAndVReg</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#123RHS" title='RHS' data-ref="123RHS" data-ref-filename="123RHS">RHS</a>, <a class="local col5 ref" href="#125MRI" title='MRI' data-ref="125MRI" data-ref-filename="125MRI">MRI</a>);</td></tr>
<tr><th id="439">439</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col8 ref" href="#128ValAndVReg" title='ValAndVReg' data-ref="128ValAndVReg" data-ref-filename="128ValAndVReg">ValAndVReg</a>)</td></tr>
<tr><th id="440">440</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="441">441</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="129C" title='C' data-type='uint64_t' data-ref="129C" data-ref-filename="129C">C</dfn> = <a class="local col8 ref" href="#128ValAndVReg" title='ValAndVReg' data-ref="128ValAndVReg" data-ref-filename="128ValAndVReg">ValAndVReg</a><a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</a>.<a class="ref fn" href="../../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="ref fn" href="AArch64GlobalISelUtils.h.html#_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm" title='llvm::AArch64GISelUtils::isLegalArithImmed' data-ref="_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm" data-ref-filename="_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm">isLegalArithImmed</a>(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>))</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <i>// We have a non-arithmetic immediate. Check if adjusting the immediate and</i></td></tr>
<tr><th id="446">446</th><td><i>  // adjusting the predicate will result in a legal arithmetic immediate.</i></td></tr>
<tr><th id="447">447</th><td>  <b>switch</b> (<a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a>) {</td></tr>
<tr><th id="448">448</th><td>  <b>default</b>:</td></tr>
<tr><th id="449">449</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="451">451</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="452">452</th><td>    <i>// Check for</i></td></tr>
<tr><th id="453">453</th><td><i>    //</i></td></tr>
<tr><th id="454">454</th><td><i>    // x slt c =&gt; x sle c - 1</i></td></tr>
<tr><th id="455">455</th><td><i>    // x sge c =&gt; x sgt c - 1</i></td></tr>
<tr><th id="456">456</th><td><i>    //</i></td></tr>
<tr><th id="457">457</th><td><i>    // When c is not the smallest possible negative number.</i></td></tr>
<tr><th id="458">458</th><td>    <b>if</b> ((<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>64</var> &amp;&amp; <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>) == <a class="macro" href="../../../../../../include/stdint.h.html#119" title="(-9223372036854775807L-1)" data-ref="_M/INT64_MIN">INT64_MIN</a>) ||</td></tr>
<tr><th id="459">459</th><td>        (<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>32</var> &amp;&amp; <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>) == <a class="macro" href="../../../../../../include/stdint.h.html#118" title="(-2147483647-1)" data-ref="_M/INT32_MIN">INT32_MIN</a>))</td></tr>
<tr><th id="460">460</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="461">461</th><td>    <a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> = (<a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>) ? <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a> : <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>;</td></tr>
<tr><th id="462">462</th><td>    <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> -= <var>1</var>;</td></tr>
<tr><th id="463">463</th><td>    <b>break</b>;</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="466">466</th><td>    <i>// Check for</i></td></tr>
<tr><th id="467">467</th><td><i>    //</i></td></tr>
<tr><th id="468">468</th><td><i>    // x ult c =&gt; x ule c - 1</i></td></tr>
<tr><th id="469">469</th><td><i>    // x uge c =&gt; x ugt c - 1</i></td></tr>
<tr><th id="470">470</th><td><i>    //</i></td></tr>
<tr><th id="471">471</th><td><i>    // When c is not zero.</i></td></tr>
<tr><th id="472">472</th><td>    <b>if</b> (<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> == <var>0</var>)</td></tr>
<tr><th id="473">473</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="474">474</th><td>    <a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> = (<a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>) ? <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a> : <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>;</td></tr>
<tr><th id="475">475</th><td>    <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> -= <var>1</var>;</td></tr>
<tr><th id="476">476</th><td>    <b>break</b>;</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="479">479</th><td>    <i>// Check for</i></td></tr>
<tr><th id="480">480</th><td><i>    //</i></td></tr>
<tr><th id="481">481</th><td><i>    // x sle c =&gt; x slt c + 1</i></td></tr>
<tr><th id="482">482</th><td><i>    // x sgt c =&gt; s sge c + 1</i></td></tr>
<tr><th id="483">483</th><td><i>    //</i></td></tr>
<tr><th id="484">484</th><td><i>    // When c is not the largest possible signed integer.</i></td></tr>
<tr><th id="485">485</th><td>    <b>if</b> ((<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>32</var> &amp;&amp; <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>) == <a class="macro" href="../../../../../../include/stdint.h.html#123" title="(2147483647)" data-ref="_M/INT32_MAX">INT32_MAX</a>) ||</td></tr>
<tr><th id="486">486</th><td>        (<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>64</var> &amp;&amp; <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>) == <a class="macro" href="../../../../../../include/stdint.h.html#124" title="(9223372036854775807L)" data-ref="_M/INT64_MAX">INT64_MAX</a>))</td></tr>
<tr><th id="487">487</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="488">488</th><td>    <a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> = (<a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>) ? <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a> : <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>;</td></tr>
<tr><th id="489">489</th><td>    <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> += <var>1</var>;</td></tr>
<tr><th id="490">490</th><td>    <b>break</b>;</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="493">493</th><td>    <i>// Check for</i></td></tr>
<tr><th id="494">494</th><td><i>    //</i></td></tr>
<tr><th id="495">495</th><td><i>    // x ule c =&gt; x ult c + 1</i></td></tr>
<tr><th id="496">496</th><td><i>    // x ugt c =&gt; s uge c + 1</i></td></tr>
<tr><th id="497">497</th><td><i>    //</i></td></tr>
<tr><th id="498">498</th><td><i>    // When c is not the largest possible unsigned integer.</i></td></tr>
<tr><th id="499">499</th><td>    <b>if</b> ((<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>32</var> &amp;&amp; <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>) == <a class="macro" href="../../../../../../include/stdint.h.html#129" title="(4294967295U)" data-ref="_M/UINT32_MAX">UINT32_MAX</a>) ||</td></tr>
<tr><th id="500">500</th><td>        (<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>64</var> &amp;&amp; <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> == <a class="macro" href="../../../../../../include/stdint.h.html#130" title="(18446744073709551615UL)" data-ref="_M/UINT64_MAX">UINT64_MAX</a>))</td></tr>
<tr><th id="501">501</th><td>      <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="502">502</th><td>    <a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> = (<a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a> == <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>) ? <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a> : <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>;</td></tr>
<tr><th id="503">503</th><td>    <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> += <var>1</var>;</td></tr>
<tr><th id="504">504</th><td>    <b>break</b>;</td></tr>
<tr><th id="505">505</th><td>  }</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <i>// Check if the new constant is valid, and return the updated constant and</i></td></tr>
<tr><th id="508">508</th><td><i>  // predicate if it is.</i></td></tr>
<tr><th id="509">509</th><td>  <b>if</b> (<a class="local col7 ref" href="#127Size" title='Size' data-ref="127Size" data-ref-filename="127Size">Size</a> == <var>32</var>)</td></tr>
<tr><th id="510">510</th><td>    <a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>);</td></tr>
<tr><th id="511">511</th><td>  <b>if</b> (!<a class="ref fn" href="AArch64GlobalISelUtils.h.html#_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm" title='llvm::AArch64GISelUtils::isLegalArithImmed' data-ref="_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm" data-ref-filename="_ZN4llvm17AArch64GISelUtils17isLegalArithImmedEm">isLegalArithImmed</a>(<a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>))</td></tr>
<tr><th id="512">512</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="513">513</th><td>  <b>return</b> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_">{</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">{</span><a class="local col9 ref" href="#129C" title='C' data-ref="129C" data-ref-filename="129C">C</a>, <a class="local col4 ref" href="#124P" title='P' data-ref="124P" data-ref-filename="124P">P</a>}};</td></tr>
<tr><th id="514">514</th><td>}</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i class="doc">/// Determine whether or not it is possible to update the RHS and predicate of</i></td></tr>
<tr><th id="517">517</th><td><i class="doc">/// a G_ICMP instruction such that the RHS will be selected as an arithmetic</i></td></tr>
<tr><th id="518">518</th><td><i class="doc">/// immediate.</i></td></tr>
<tr><th id="519">519</th><td><i class="doc">///</i></td></tr>
<tr><th id="520">520</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MI</span> - The G_ICMP instruction</i></td></tr>
<tr><th id="521">521</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MatchInfo</span> - The new RHS immediate and predicate on success</i></td></tr>
<tr><th id="522">522</th><td><i class="doc">///</i></td></tr>
<tr><th id="523">523</th><td><i class="doc">/// See tryAdjustICmpImmAndPred for valid transformations.</i></td></tr>
<tr><th id="524">524</th><td><em>bool</em> <dfn class="decl def fn" id="_Z25matchAdjustICmpImmAndPredRN4llvm12MachineInstrERKNS_19MachineRegisterInfoERSt4pairImNS_7CmpInst9PredicateEE" title='matchAdjustICmpImmAndPred' data-ref="_Z25matchAdjustICmpImmAndPredRN4llvm12MachineInstrERKNS_19MachineRegisterInfoERSt4pairImNS_7CmpInst9PredicateEE" data-ref-filename="_Z25matchAdjustICmpImmAndPredRN4llvm12MachineInstrERKNS_19MachineRegisterInfoERSt4pairImNS_7CmpInst9PredicateEE">matchAdjustICmpImmAndPred</dfn>(</td></tr>
<tr><th id="525">525</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="130MI" data-ref-filename="130MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="131MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="131MRI" data-ref-filename="131MRI">MRI</dfn>,</td></tr>
<tr><th id="526">526</th><td>    <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt; &amp;<dfn class="local col2 decl" id="132MatchInfo" title='MatchInfo' data-type='std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;' data-ref="132MatchInfo" data-ref-filename="132MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="527">527</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_ICMP);</td></tr>
<tr><th id="528">528</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="133RHS" title='RHS' data-type='llvm::Register' data-ref="133RHS" data-ref-filename="133RHS">RHS</dfn> = <a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI" data-ref-filename="130MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="529">529</th><td>  <em>auto</em> <dfn class="local col4 decl" id="134Pred" title='Pred' data-type='llvm::CmpInst::Predicate' data-ref="134Pred" data-ref-filename="134Pred">Pred</dfn> = <b>static_cast</b>&lt;<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt;(<a class="local col0 ref" href="#130MI" title='MI' data-ref="130MI" data-ref-filename="130MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand12getPredicateEv" title='llvm::MachineOperand::getPredicate' data-ref="_ZNK4llvm14MachineOperand12getPredicateEv" data-ref-filename="_ZNK4llvm14MachineOperand12getPredicateEv">getPredicate</a>());</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<em>auto</em> <a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><dfn class="local col5 decl" id="135MaybeNewImmAndPred" title='MaybeNewImmAndPred' data-type='llvm::Optional&lt;std::pair&lt;unsigned long, llvm::CmpInst::Predicate&gt; &gt;' data-ref="135MaybeNewImmAndPred" data-ref-filename="135MaybeNewImmAndPred"><a class="local col5 ref" href="#135MaybeNewImmAndPred" title='MaybeNewImmAndPred' data-ref="135MaybeNewImmAndPred" data-ref-filename="135MaybeNewImmAndPred">MaybeNewImmAndPred</a></dfn> = <a class="ref fn" href="#_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE" title='tryAdjustICmpImmAndPred' data-ref="_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE" data-ref-filename="_Z23tryAdjustICmpImmAndPredN4llvm8RegisterENS_7CmpInst9PredicateERKNS_19MachineRegisterInfoE">tryAdjustICmpImmAndPred</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#133RHS" title='RHS' data-ref="133RHS" data-ref-filename="133RHS">RHS</a>, <a class="local col4 ref" href="#134Pred" title='Pred' data-ref="134Pred" data-ref-filename="134Pred">Pred</a>, <a class="local col1 ref" href="#131MRI" title='MRI' data-ref="131MRI" data-ref-filename="131MRI">MRI</a>)) {</td></tr>
<tr><th id="531">531</th><td>    <a class="local col2 ref" href="#132MatchInfo" title='MatchInfo' data-ref="132MatchInfo" data-ref-filename="132MatchInfo">MatchInfo</a> <span class='ref fn' title='std::pair::operator=' data-ref="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_copy_assignableIT_ES1_IT0_EEE5valueERKSt4pairIS2_S4_ERKSt20__nonesuch_no_bracesE4typeE" data-ref-filename="_ZNSt4pairaSENSt11conditionalIXsr6__and_ISt18is_copy_assignableIT_ES1_IT0_EEE5valueERKSt4pairIS2_S4_ERKSt20__nonesuch_no_bracesE4typeE">=</span> <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col5 ref" href="#135MaybeNewImmAndPred" title='MaybeNewImmAndPred' data-ref="135MaybeNewImmAndPred" data-ref-filename="135MaybeNewImmAndPred">MaybeNewImmAndPred</a>;</td></tr>
<tr><th id="532">532</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="533">533</th><td>  }</td></tr>
<tr><th id="534">534</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><em>bool</em> <dfn class="decl def fn" id="_Z25applyAdjustICmpImmAndPredRN4llvm12MachineInstrERSt4pairImNS_7CmpInst9PredicateEERNS_16MachineIRBuilderERNS_19GISelChangeObserverE" title='applyAdjustICmpImmAndPred' data-ref="_Z25applyAdjustICmpImmAndPredRN4llvm12MachineInstrERSt4pairImNS_7CmpInst9PredicateEERNS_16MachineIRBuilderERNS_19GISelChangeObserverE" data-ref-filename="_Z25applyAdjustICmpImmAndPredRN4llvm12MachineInstrERSt4pairImNS_7CmpInst9PredicateEERNS_16MachineIRBuilderERNS_19GISelChangeObserverE">applyAdjustICmpImmAndPred</dfn>(</td></tr>
<tr><th id="538">538</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="136MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="136MI" data-ref-filename="136MI">MI</dfn>, <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>, <a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a>&gt; &amp;<dfn class="local col7 decl" id="137MatchInfo" title='MatchInfo' data-type='std::pair&lt;uint64_t, CmpInst::Predicate&gt; &amp;' data-ref="137MatchInfo" data-ref-filename="137MatchInfo">MatchInfo</dfn>,</td></tr>
<tr><th id="539">539</th><td>    <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col8 decl" id="138MIB" title='MIB' data-type='llvm::MachineIRBuilder &amp;' data-ref="138MIB" data-ref-filename="138MIB">MIB</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col9 decl" id="139Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="139Observer" data-ref-filename="139Observer">Observer</dfn>) {</td></tr>
<tr><th id="540">540</th><td>  <a class="local col8 ref" href="#138MIB" title='MIB' data-ref="138MIB" data-ref-filename="138MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a></span>);</td></tr>
<tr><th id="541">541</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="140RHS" title='RHS' data-type='llvm::MachineOperand &amp;' data-ref="140RHS" data-ref-filename="140RHS">RHS</dfn> = <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="141MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="141MRI" data-ref-filename="141MRI">MRI</dfn> = *<a class="local col8 ref" href="#138MIB" title='MIB' data-ref="138MIB" data-ref-filename="138MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder6getMRIEv" title='llvm::MachineIRBuilder::getMRI' data-ref="_ZN4llvm16MachineIRBuilder6getMRIEv" data-ref-filename="_ZN4llvm16MachineIRBuilder6getMRIEv">getMRI</a>();</td></tr>
<tr><th id="543">543</th><td>  <em>auto</em> <dfn class="local col2 decl" id="142Cst" title='Cst' data-type='llvm::MachineInstrBuilder' data-ref="142Cst" data-ref-filename="142Cst">Cst</dfn> = <a class="local col8 ref" href="#138MIB" title='MIB' data-ref="138MIB" data-ref-filename="138MIB">MIB</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_8RegisterE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_8RegisterE" data-ref-filename="_ZN4llvm5DstOpC1ENS_8RegisterE"></a><a class="local col1 ref" href="#141MRI" title='MRI' data-ref="141MRI" data-ref-filename="141MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" title='llvm::MachineRegisterInfo::cloneVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo20cloneVirtualRegisterENS_8RegisterENS_9StringRefE">cloneVirtualRegister</a>(<a class="local col0 ref" href="#140RHS" title='RHS' data-ref="140RHS" data-ref-filename="140RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="544">544</th><td>                               <a class="local col7 ref" href="#137MatchInfo" title='MatchInfo' data-ref="137MatchInfo" data-ref-filename="137MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned long, llvm::CmpInst::Predicate&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>);</td></tr>
<tr><th id="545">545</th><td>  <a class="local col9 ref" href="#139Observer" title='Observer' data-ref="139Observer" data-ref-filename="139Observer">Observer</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changingInstr' data-ref="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver13changingInstrERNS_12MachineInstrE">changingInstr</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a></span>);</td></tr>
<tr><th id="546">546</th><td>  <a class="local col0 ref" href="#140RHS" title='RHS' data-ref="140RHS" data-ref-filename="140RHS">RHS</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col2 ref" href="#142Cst" title='Cst' data-ref="142Cst" data-ref-filename="142Cst">Cst</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="547">547</th><td>  <a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand12setPredicateEj" title='llvm::MachineOperand::setPredicate' data-ref="_ZN4llvm14MachineOperand12setPredicateEj" data-ref-filename="_ZN4llvm14MachineOperand12setPredicateEj">setPredicate</a>(<a class="local col7 ref" href="#137MatchInfo" title='MatchInfo' data-ref="137MatchInfo" data-ref-filename="137MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned long, llvm::CmpInst::Predicate&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="548">548</th><td>  <a class="local col9 ref" href="#139Observer" title='Observer' data-ref="139Observer" data-ref-filename="139Observer">Observer</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" title='llvm::GISelChangeObserver::changedInstr' data-ref="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE" data-ref-filename="_ZN4llvm19GISelChangeObserver12changedInstrERNS_12MachineInstrE">changedInstr</a>(<span class='refarg'><a class="local col6 ref" href="#136MI" title='MI' data-ref="136MI" data-ref-filename="136MI">MI</a></span>);</td></tr>
<tr><th id="549">549</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="550">550</th><td>}</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><em>bool</em> <dfn class="decl def fn" id="_Z12matchDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt4pairIjiE" title='matchDupLane' data-ref="_Z12matchDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt4pairIjiE" data-ref-filename="_Z12matchDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt4pairIjiE">matchDupLane</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="143MI" data-ref-filename="143MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="144MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="144MRI" data-ref-filename="144MRI">MRI</dfn>,</td></tr>
<tr><th id="553">553</th><td>                  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>int</em>&gt; &amp;<dfn class="local col5 decl" id="145MatchInfo" title='MatchInfo' data-type='std::pair&lt;unsigned int, int&gt; &amp;' data-ref="145MatchInfo" data-ref-filename="145MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="554">554</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="555">555</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="146Src1Reg" title='Src1Reg' data-type='llvm::Register' data-ref="146Src1Reg" data-ref-filename="146Src1Reg">Src1Reg</dfn> = <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="556">556</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col7 decl" id="147SrcTy" title='SrcTy' data-type='const llvm::LLT' data-ref="147SrcTy" data-ref-filename="147SrcTy">SrcTy</dfn> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#146Src1Reg" title='Src1Reg' data-ref="146Src1Reg" data-ref-filename="146Src1Reg">Src1Reg</a>);</td></tr>
<tr><th id="557">557</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="148DstTy" title='DstTy' data-type='const llvm::LLT' data-ref="148DstTy" data-ref-filename="148DstTy">DstTy</dfn> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" title='llvm::MachineRegisterInfo::getType' data-ref="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo7getTypeENS_8RegisterE">getType</a>(<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <em>auto</em> <dfn class="local col9 decl" id="149LaneIdx" title='LaneIdx' data-type='llvm::Optional&lt;int&gt;' data-ref="149LaneIdx" data-ref-filename="149LaneIdx">LaneIdx</dfn> = <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm13getSplatIndexERNS_12MachineInstrE" title='llvm::getSplatIndex' data-ref="_ZN4llvm13getSplatIndexERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13getSplatIndexERNS_12MachineInstrE">getSplatIndex</a>(<span class='refarg'><a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a></span>);</td></tr>
<tr><th id="560">560</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col9 ref" href="#149LaneIdx" title='LaneIdx' data-ref="149LaneIdx" data-ref-filename="149LaneIdx">LaneIdx</a>)</td></tr>
<tr><th id="561">561</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i>// The lane idx should be within the first source vector.</i></td></tr>
<tr><th id="564">564</th><td>  <b>if</b> (<a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#149LaneIdx" title='LaneIdx' data-ref="149LaneIdx" data-ref-filename="149LaneIdx">LaneIdx</a> &gt;= <a class="local col7 ref" href="#147SrcTy" title='SrcTy' data-ref="147SrcTy" data-ref-filename="147SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>())</td></tr>
<tr><th id="565">565</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>if</b> (<a class="local col8 ref" href="#148DstTy" title='DstTy' data-ref="148DstTy" data-ref-filename="148DstTy">DstTy</a> <a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLTneERKS0_" title='llvm::LLT::operator!=' data-ref="_ZNK4llvm3LLTneERKS0_" data-ref-filename="_ZNK4llvm3LLTneERKS0_">!=</a> <a class="local col7 ref" href="#147SrcTy" title='SrcTy' data-ref="147SrcTy" data-ref-filename="147SrcTy">SrcTy</a>)</td></tr>
<tr><th id="568">568</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="150ScalarTy" title='ScalarTy' data-type='llvm::LLT' data-ref="150ScalarTy" data-ref-filename="150ScalarTy">ScalarTy</dfn> = <a class="local col7 ref" href="#147SrcTy" title='SrcTy' data-ref="147SrcTy" data-ref-filename="147SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getElementTypeEv" title='llvm::LLT::getElementType' data-ref="_ZNK4llvm3LLT14getElementTypeEv" data-ref-filename="_ZNK4llvm3LLT14getElementTypeEv">getElementType</a>();</td></tr>
<tr><th id="571">571</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="151ScalarSize" title='ScalarSize' data-type='unsigned int' data-ref="151ScalarSize" data-ref-filename="151ScalarSize">ScalarSize</dfn> = <a class="local col0 ref" href="#150ScalarTy" title='ScalarTy' data-ref="150ScalarTy" data-ref-filename="150ScalarTy">ScalarTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT13getSizeInBitsEv" title='llvm::LLT::getSizeInBits' data-ref="_ZNK4llvm3LLT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3LLT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="152Opc" title='Opc' data-type='unsigned int' data-ref="152Opc" data-ref-filename="152Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="574">574</th><td>  <b>switch</b> (<a class="local col7 ref" href="#147SrcTy" title='SrcTy' data-ref="147SrcTy" data-ref-filename="147SrcTy">SrcTy</a>.<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZNK4llvm3LLT14getNumElementsEv" title='llvm::LLT::getNumElements' data-ref="_ZNK4llvm3LLT14getNumElementsEv" data-ref-filename="_ZNK4llvm3LLT14getNumElementsEv">getNumElements</a>()) {</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="576">576</th><td>    <b>if</b> (<a class="local col1 ref" href="#151ScalarSize" title='ScalarSize' data-ref="151ScalarSize" data-ref-filename="151ScalarSize">ScalarSize</a> == <var>64</var>)</td></tr>
<tr><th id="577">577</th><td>      <a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUPLANE64" title='llvm::AArch64::G_DUPLANE64' data-ref="llvm::AArch64::G_DUPLANE64" data-ref-filename="llvm..AArch64..G_DUPLANE64">G_DUPLANE64</a>;</td></tr>
<tr><th id="578">578</th><td>    <b>break</b>;</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="580">580</th><td>    <b>if</b> (<a class="local col1 ref" href="#151ScalarSize" title='ScalarSize' data-ref="151ScalarSize" data-ref-filename="151ScalarSize">ScalarSize</a> == <var>32</var>)</td></tr>
<tr><th id="581">581</th><td>      <a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUPLANE32" title='llvm::AArch64::G_DUPLANE32' data-ref="llvm::AArch64::G_DUPLANE32" data-ref-filename="llvm..AArch64..G_DUPLANE32">G_DUPLANE32</a>;</td></tr>
<tr><th id="582">582</th><td>    <b>break</b>;</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (<a class="local col1 ref" href="#151ScalarSize" title='ScalarSize' data-ref="151ScalarSize" data-ref-filename="151ScalarSize">ScalarSize</a> == <var>16</var>)</td></tr>
<tr><th id="585">585</th><td>      <a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUPLANE16" title='llvm::AArch64::G_DUPLANE16' data-ref="llvm::AArch64::G_DUPLANE16" data-ref-filename="llvm..AArch64..G_DUPLANE16">G_DUPLANE16</a>;</td></tr>
<tr><th id="586">586</th><td>    <b>break</b>;</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <var>16</var>:</td></tr>
<tr><th id="588">588</th><td>    <b>if</b> (<a class="local col1 ref" href="#151ScalarSize" title='ScalarSize' data-ref="151ScalarSize" data-ref-filename="151ScalarSize">ScalarSize</a> == <var>8</var>)</td></tr>
<tr><th id="589">589</th><td>      <a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::G_DUPLANE8" title='llvm::AArch64::G_DUPLANE8' data-ref="llvm::AArch64::G_DUPLANE8" data-ref-filename="llvm..AArch64..G_DUPLANE8">G_DUPLANE8</a>;</td></tr>
<tr><th id="590">590</th><td>    <b>break</b>;</td></tr>
<tr><th id="591">591</th><td>  <b>default</b>:</td></tr>
<tr><th id="592">592</th><td>    <b>break</b>;</td></tr>
<tr><th id="593">593</th><td>  }</td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (!<a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a>)</td></tr>
<tr><th id="595">595</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>  <a class="local col5 ref" href="#145MatchInfo" title='MatchInfo' data-ref="145MatchInfo" data-ref-filename="145MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span> = <a class="local col2 ref" href="#152Opc" title='Opc' data-ref="152Opc" data-ref-filename="152Opc">Opc</a>;</td></tr>
<tr><th id="598">598</th><td>  <a class="local col5 ref" href="#145MatchInfo" title='MatchInfo' data-ref="145MatchInfo" data-ref-filename="145MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span> = <a class="ref fn" href="../../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col9 ref" href="#149LaneIdx" title='LaneIdx' data-ref="149LaneIdx" data-ref-filename="149LaneIdx">LaneIdx</a>;</td></tr>
<tr><th id="599">599</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="600">600</th><td>}</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><em>bool</em> <dfn class="decl def fn" id="_Z12applyDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt4pairIjiE" title='applyDupLane' data-ref="_Z12applyDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt4pairIjiE" data-ref-filename="_Z12applyDupLaneRN4llvm12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERSt4pairIjiE">applyDupLane</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="153MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="153MI" data-ref-filename="153MI">MI</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="154MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="154MRI" data-ref-filename="154MRI">MRI</dfn>,</td></tr>
<tr><th id="603">603</th><td>                  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col5 decl" id="155B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="155B" data-ref-filename="155B">B</dfn>, <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>int</em>&gt; &amp;<dfn class="local col6 decl" id="156MatchInfo" title='MatchInfo' data-type='std::pair&lt;unsigned int, int&gt; &amp;' data-ref="156MatchInfo" data-ref-filename="156MatchInfo">MatchInfo</dfn>) {</td></tr>
<tr><th id="604">604</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == TargetOpcode::G_SHUFFLE_VECTOR);</td></tr>
<tr><th id="605">605</th><td>  <a class="local col5 ref" href="#155B" title='B' data-ref="155B" data-ref-filename="155B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" title='llvm::MachineIRBuilder::setInstrAndDebugLoc' data-ref="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE" data-ref-filename="_ZN4llvm16MachineIRBuilder19setInstrAndDebugLocERNS_12MachineInstrE">setInstrAndDebugLoc</a>(<span class='refarg'><a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a></span>);</td></tr>
<tr><th id="606">606</th><td>  <em>auto</em> <dfn class="local col7 decl" id="157Lane" title='Lane' data-type='llvm::MachineInstrBuilder' data-ref="157Lane" data-ref-filename="157Lane">Lane</dfn> = <a class="local col5 ref" href="#155B" title='B' data-ref="155B" data-ref-filename="155B">B</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" title='llvm::MachineIRBuilder::buildConstant' data-ref="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl" data-ref-filename="_ZN4llvm16MachineIRBuilder13buildConstantERKNS_5DstOpEl">buildConstant</a>(<a class="ref fn fake" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm5DstOpC1ENS_3LLTE" title='llvm::DstOp::DstOp' data-ref="_ZN4llvm5DstOpC1ENS_3LLTE" data-ref-filename="_ZN4llvm5DstOpC1ENS_3LLTE"></a><a class="type" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a>::<a class="ref fn" href="../../../../include/llvm/Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLT6scalarEj" title='llvm::LLT::scalar' data-ref="_ZN4llvm3LLT6scalarEj" data-ref-filename="_ZN4llvm3LLT6scalarEj">scalar</a>(<var>64</var>), <a class="local col6 ref" href="#156MatchInfo" title='MatchInfo' data-ref="156MatchInfo" data-ref-filename="156MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned int, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="607">607</th><td>  <a class="local col5 ref" href="#155B" title='B' data-ref="155B" data-ref-filename="155B">B</a>.<a class="virtual ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" title='llvm::MachineIRBuilder::buildInstr' data-ref="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE" data-ref-filename="_ZN4llvm16MachineIRBuilder10buildInstrEjNS_8ArrayRefINS_5DstOpEEENS1_INS_5SrcOpEEENS_8OptionalIjEE">buildInstr</a>(<a class="local col6 ref" href="#156MatchInfo" title='MatchInfo' data-ref="156MatchInfo" data-ref-filename="156MatchInfo">MatchInfo</a>.<span class='ref field' title='std::pair&lt;unsigned int, int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()},</td></tr>
<tr><th id="608">608</th><td>               <a class="ref fn fake" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt16initializer_listIT_E"></a>{<a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#157Lane" title='Lane' data-ref="157Lane" data-ref-filename="157Lane">Lane</a>});</td></tr>
<tr><th id="609">609</th><td>  <a class="local col3 ref" href="#153MI" title='MI' data-ref="153MI" data-ref-filename="153MI">MI</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="610">610</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</dfn></u></td></tr>
<tr><th id="614">614</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html">"AArch64GenPostLegalizeGILowering.inc"</a></u></td></tr>
<tr><th id="615">615</th><td><u>#undef <a class="macro" href="#613" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_DEPS</a></u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><b>namespace</b> {</td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</dfn></u></td></tr>
<tr><th id="619">619</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html">"AArch64GenPostLegalizeGILowering.inc"</a></u></td></tr>
<tr><th id="620">620</th><td><u>#undef <a class="macro" href="#618" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_H</a></u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo">AArch64PostLegalizerLoweringInfo</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a> {</td></tr>
<tr><th id="623">623</th><td><b>public</b>:</td></tr>
<tr><th id="624">624</th><td>  <a class="type" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html#(anonymousnamespace)::AArch64GenPostLegalizerLoweringHelperRuleConfig" title='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelperRuleConfig' data-ref="(anonymousnamespace)::AArch64GenPostLegalizerLoweringHelperRuleConfig" data-ref-filename="(anonymousnamespace)..AArch64GenPostLegalizerLoweringHelperRuleConfig">AArch64GenPostLegalizerLoweringHelperRuleConfig</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg' data-type='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelperRuleConfig' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo..GeneratedRuleCfg">GeneratedRuleCfg</dfn>;</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::AArch64PostLegalizerLoweringInfo' data-type='void (anonymous namespace)::AArch64PostLegalizerLoweringInfo::AArch64PostLegalizerLoweringInfo(bool OptSize, bool MinSize)' data-ref="_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb" data-ref-filename="_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb">AArch64PostLegalizerLoweringInfo</dfn>(<em>bool</em> <dfn class="local col2 decl" id="182OptSize" title='OptSize' data-type='bool' data-ref="182OptSize" data-ref-filename="182OptSize">OptSize</dfn>, <em>bool</em> <dfn class="local col3 decl" id="183MinSize" title='MinSize' data-type='bool' data-ref="183MinSize" data-ref-filename="183MinSize">MinSize</dfn>)</td></tr>
<tr><th id="627">627</th><td>      : <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#llvm::CombinerInfo" title='llvm::CombinerInfo' data-ref="llvm::CombinerInfo" data-ref-filename="llvm..CombinerInfo">CombinerInfo</a><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerInfo.h.html#_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" title='llvm::CombinerInfo::CombinerInfo' data-ref="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb" data-ref-filename="_ZN4llvm12CombinerInfoC1EbbPKNS_13LegalizerInfoEbbb">(</a><i>/*AllowIllegalOps*/</i> <b>true</b>, <i>/*ShouldLegalizeIllegal*/</i> <b>false</b>,</td></tr>
<tr><th id="628">628</th><td>                     <i>/*LegalizerInfo*/</i> <b>nullptr</b>, <i>/*OptEnabled = */</i> <b>true</b>, <a class="local col2 ref" href="#182OptSize" title='OptSize' data-ref="182OptSize" data-ref-filename="182OptSize">OptSize</a>,</td></tr>
<tr><th id="629">629</th><td>                     <a class="local col3 ref" href="#183MinSize" title='MinSize' data-ref="183MinSize" data-ref-filename="183MinSize">MinSize</a>) {</td></tr>
<tr><th id="630">630</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg' data-use='m' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>.<a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html#_ZN12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig22parseCommandLineOptionEv" title='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelperRuleConfig::parseCommandLineOption' data-ref="_ZN12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig22parseCommandLineOptionEv" data-ref-filename="_ZN12_GLOBAL__N_147AArch64GenPostLegalizerLoweringHelperRuleConfig22parseCommandLineOptionEv">parseCommandLineOption</a>())</td></tr>
<tr><th id="631">631</th><td>      <a class="ref fn" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Invalid rule identifier"</q>);</td></tr>
<tr><th id="632">632</th><td>  }</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::combine' data-type='bool (anonymous namespace)::AArch64PostLegalizerLoweringInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</a>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col4 decl" id="184Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="184Observer" data-ref-filename="184Observer">Observer</dfn>, <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="185MI" data-ref-filename="185MI">MI</dfn>,</td></tr>
<tr><th id="635">635</th><td>                       <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col6 decl" id="186B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="186B" data-ref-filename="186B">B</dfn>) <em>const</em> override;</td></tr>
<tr><th id="636">636</th><td>};</td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo">AArch64PostLegalizerLoweringInfo</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::combine' data-type='bool (anonymous namespace)::AArch64PostLegalizerLoweringInfo::combine(llvm::GISelChangeObserver &amp; Observer, llvm::MachineInstr &amp; MI, llvm::MachineIRBuilder &amp; B) const' data-ref="_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE" data-ref-filename="_ZNK12_GLOBAL__N_132AArch64PostLegalizerLoweringInfo7combineERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE">combine</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/GISelChangeObserver.h.html#llvm::GISelChangeObserver" title='llvm::GISelChangeObserver' data-ref="llvm::GISelChangeObserver" data-ref-filename="llvm..GISelChangeObserver">GISelChangeObserver</a> &amp;<dfn class="local col7 decl" id="187Observer" title='Observer' data-type='llvm::GISelChangeObserver &amp;' data-ref="187Observer" data-ref-filename="187Observer">Observer</dfn>,</td></tr>
<tr><th id="639">639</th><td>                                               <a class="type" href="../../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="188MI" data-ref-filename="188MI">MI</dfn>,</td></tr>
<tr><th id="640">640</th><td>                                               <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h.html#llvm::MachineIRBuilder" title='llvm::MachineIRBuilder' data-ref="llvm::MachineIRBuilder" data-ref-filename="llvm..MachineIRBuilder">MachineIRBuilder</a> &amp;<dfn class="local col9 decl" id="189B" title='B' data-type='llvm::MachineIRBuilder &amp;' data-ref="189B" data-ref-filename="189B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="641">641</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#llvm::CombinerHelper" title='llvm::CombinerHelper' data-ref="llvm::CombinerHelper" data-ref-filename="llvm..CombinerHelper">CombinerHelper</a> <dfn class="local col0 decl" id="190Helper" title='Helper' data-type='llvm::CombinerHelper' data-ref="190Helper" data-ref-filename="190Helper">Helper</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/CombinerHelper.h.html#_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" title='llvm::CombinerHelper::CombinerHelper' data-ref="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE" data-ref-filename="_ZN4llvm14CombinerHelperC1ERNS_19GISelChangeObserverERNS_16MachineIRBuilderEPNS_14GISelKnownBitsEPNS_20MachineDominatorTreeEPKNS_13LegalizerInfoE">(</a><a class="local col7 ref" href="#187Observer" title='Observer' data-ref="187Observer" data-ref-filename="187Observer">Observer</a>, <a class="local col9 ref" href="#189B" title='B' data-ref="189B" data-ref-filename="189B">B</a>);</td></tr>
<tr><th id="642">642</th><td>  <a class="type" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html#(anonymousnamespace)::AArch64GenPostLegalizerLoweringHelper" title='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelper' data-ref="(anonymousnamespace)::AArch64GenPostLegalizerLoweringHelper" data-ref-filename="(anonymousnamespace)..AArch64GenPostLegalizerLoweringHelper">AArch64GenPostLegalizerLoweringHelper</a> <dfn class="local col1 decl" id="191Generated" title='Generated' data-type='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelper' data-ref="191Generated" data-ref-filename="191Generated">Generated</dfn><a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html#_ZN12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelperC1ERKNS_47AArch64GenPostLegalizerLoweringHelperRuleConfigEDpOT_" title='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelper::AArch64GenPostLegalizerLoweringHelper' data-ref="_ZN12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelperC1ERKNS_47AArch64GenPostLegalizerLoweringHelperRuleConfigEDpOT_" data-ref-filename="_ZN12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelperC1ERKNS_47AArch64GenPostLegalizerLoweringHelperRuleConfigEDpOT_">(</a><a class="tu member field" href="#(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg' data-use='r' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo::GeneratedRuleCfg" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo..GeneratedRuleCfg">GeneratedRuleCfg</a>);</td></tr>
<tr><th id="643">643</th><td>  <b>return</b> <a class="local col1 ref" href="#191Generated" title='Generated' data-ref="191Generated" data-ref-filename="191Generated">Generated</a>.<a class="ref fn" href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html#_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE" title='(anonymous namespace)::AArch64GenPostLegalizerLoweringHelper::tryCombineAll' data-ref="_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE" data-ref-filename="_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE">tryCombineAll</a>(<span class='refarg'><a class="local col7 ref" href="#187Observer" title='Observer' data-ref="187Observer" data-ref-filename="187Observer">Observer</a></span>, <span class='refarg'><a class="local col8 ref" href="#188MI" title='MI' data-ref="188MI" data-ref-filename="188MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#189B" title='B' data-ref="189B" data-ref-filename="189B">B</a></span>, <span class='refarg'><a class="local col0 ref" href="#190Helper" title='Helper' data-ref="190Helper" data-ref-filename="190Helper">Helper</a></span>);</td></tr>
<tr><th id="644">644</th><td>}</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</dfn></u></td></tr>
<tr><th id="647">647</th><td><u>#include <a href="../../../../../build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc.html">"AArch64GenPostLegalizeGILowering.inc"</a></u></td></tr>
<tr><th id="648">648</th><td><u>#undef <a class="macro" href="#646" data-ref="_M/AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP">AARCH64POSTLEGALIZERLOWERINGHELPER_GENCOMBINERHELPER_CPP</a></u></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="651">651</th><td><b>public</b>:</td></tr>
<tr><th id="652">652</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64PostLegalizerLowering::ID" title='(anonymous namespace)::AArch64PostLegalizerLowering::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering..ID">ID</dfn>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <a class="tu decl fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" title='(anonymous namespace)::AArch64PostLegalizerLowering::AArch64PostLegalizerLowering' data-type='void (anonymous namespace)::AArch64PostLegalizerLowering::AArch64PostLegalizerLowering()' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev">AArch64PostLegalizerLowering</a>();</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering11getPassNameEv" title='(anonymous namespace)::AArch64PostLegalizerLowering::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64PostLegalizerLowering::getPassName() const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="657">657</th><td>    <b>return</b> <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64PostLegalizerLowering"</q>;</td></tr>
<tr><th id="658">658</th><td>  }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64PostLegalizerLowering::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64PostLegalizerLowering::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="216MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="216MF" data-ref-filename="216MF">MF</dfn>) override;</td></tr>
<tr><th id="661">661</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64PostLegalizerLowering::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64PostLegalizerLowering::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col7 decl" id="217AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="217AU" data-ref-filename="217AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="662">662</th><td>};</td></tr>
<tr><th id="663">663</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64PostLegalizerLowering::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64PostLegalizerLowering::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_128AArch64PostLegalizerLowering16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="218AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="218AU" data-ref-filename="218AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="666">666</th><td>  <a class="local col8 ref" href="#218AU" title='AU' data-ref="218AU" data-ref-filename="218AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="667">667</th><td>  <a class="local col8 ref" href="#218AU" title='AU' data-ref="218AU" data-ref-filename="218AU">AU</a>.<a class="ref fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="668">668</th><td>  <a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Utils.h.html#_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#218AU" title='AU' data-ref="218AU" data-ref-filename="218AU">AU</a></span>);</td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#218AU" title='AU' data-ref="218AU" data-ref-filename="218AU">AU</a></span>);</td></tr>
<tr><th id="670">670</th><td>}</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" title='(anonymous namespace)::AArch64PostLegalizerLowering::AArch64PostLegalizerLowering' data-type='void (anonymous namespace)::AArch64PostLegalizerLowering::AArch64PostLegalizerLowering()' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev">AArch64PostLegalizerLowering</dfn>()</td></tr>
<tr><th id="673">673</th><td>    : <a class="type" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64PostLegalizerLowering::ID" title='(anonymous namespace)::AArch64PostLegalizerLowering::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering..ID">ID</a>) {</td></tr>
<tr><th id="674">674</th><td>  <a class="ref fn" href="#696" title='llvm::initializeAArch64PostLegalizerLoweringPass' data-ref="_ZN4llvm42initializeAArch64PostLegalizerLoweringPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm42initializeAArch64PostLegalizerLoweringPassERNS_12PassRegistryE">initializeAArch64PostLegalizerLoweringPass</a>(<span class='refarg'>*<a class="type" href="../../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="675">675</th><td>}</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64PostLegalizerLowering::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64PostLegalizerLowering::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerLowering20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="219MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="219MF" data-ref-filename="219MF">MF</dfn>) {</td></tr>
<tr><th id="678">678</th><td>  <b>if</b> (<a class="local col9 ref" href="#219MF" title='MF' data-ref="219MF" data-ref-filename="219MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction13getPropertiesEv" title='llvm::MachineFunction::getProperties' data-ref="_ZN4llvm15MachineFunction13getPropertiesEv" data-ref-filename="_ZN4llvm15MachineFunction13getPropertiesEv">getProperties</a>().<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" title='llvm::MachineFunctionProperties::hasProperty' data-ref="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE" data-ref-filename="_ZNK4llvm25MachineFunctionProperties11hasPropertyENS0_8PropertyE">hasProperty</a>(</td></tr>
<tr><th id="679">679</th><td>          <a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::FailedISel" title='llvm::MachineFunctionProperties::Property::FailedISel' data-ref="llvm::MachineFunctionProperties::Property::FailedISel" data-ref-filename="llvm..MachineFunctionProperties..Property..FailedISel">FailedISel</a>))</td></tr>
<tr><th id="680">680</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="681">681</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getProperties().hasProperty(</td></tr>
<tr><th id="682">682</th><td>             MachineFunctionProperties::Property::Legalized) &amp;&amp;</td></tr>
<tr><th id="683">683</th><td>         <q>"Expected a legalized function?"</q>);</td></tr>
<tr><th id="684">684</th><td>  <em>auto</em> *<dfn class="local col0 decl" id="220TPC" title='TPC' data-type='llvm::TargetPassConfig *' data-ref="220TPC" data-ref-filename="220TPC">TPC</dfn> = &amp;<a class="member fn" href="../../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../../include/llvm/CodeGen/TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a>&gt;();</td></tr>
<tr><th id="685">685</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col1 decl" id="221F" title='F' data-type='const llvm::Function &amp;' data-ref="221F" data-ref-filename="221F">F</dfn> = <a class="local col9 ref" href="#219MF" title='MF' data-ref="219MF" data-ref-filename="219MF">MF</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="686">686</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo' data-ref="(anonymousnamespace)::AArch64PostLegalizerLoweringInfo" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLoweringInfo">AArch64PostLegalizerLoweringInfo</a> <dfn class="local col2 decl" id="222PCInfo" title='PCInfo' data-type='(anonymous namespace)::AArch64PostLegalizerLoweringInfo' data-ref="222PCInfo" data-ref-filename="222PCInfo">PCInfo</dfn><a class="tu ref fn" href="#_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb" title='(anonymous namespace)::AArch64PostLegalizerLoweringInfo::AArch64PostLegalizerLoweringInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb" data-ref-filename="_ZN12_GLOBAL__N_132AArch64PostLegalizerLoweringInfoC1Ebb">(</a><a class="local col1 ref" href="#221F" title='F' data-ref="221F" data-ref-filename="221F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>(), <a class="local col1 ref" href="#221F" title='F' data-ref="221F" data-ref-filename="221F">F</a>.<a class="ref fn" href="../../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>());</td></tr>
<tr><th id="687">687</th><td>  <a class="type" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#llvm::Combiner" title='llvm::Combiner' data-ref="llvm::Combiner" data-ref-filename="llvm..Combiner">Combiner</a> <dfn class="local col3 decl" id="223C" title='C' data-type='llvm::Combiner' data-ref="223C" data-ref-filename="223C">C</dfn><a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" title='llvm::Combiner::Combiner' data-ref="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE" data-ref-filename="_ZN4llvm8CombinerC1ERNS_12CombinerInfoEPKNS_16TargetPassConfigE">(</a><a class="local col2 ref" href="#222PCInfo" title='PCInfo' data-ref="222PCInfo" data-ref-filename="222PCInfo">PCInfo</a>, <a class="local col0 ref" href="#220TPC" title='TPC' data-ref="220TPC" data-ref-filename="220TPC">TPC</a>);</td></tr>
<tr><th id="688">688</th><td>  <b>return</b> <a class="local col3 ref" href="#223C" title='C' data-ref="223C" data-ref-filename="223C">C</a>.<a class="ref fn" href="../../../../include/llvm/CodeGen/GlobalISel/Combiner.h.html#_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" title='llvm::Combiner::combineMachineInstrs' data-ref="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE" data-ref-filename="_ZN4llvm8Combiner20combineMachineInstrsERNS_15MachineFunctionEPNS_12GISelCSEInfoE">combineMachineInstrs</a>(<span class='refarg'><a class="local col9 ref" href="#219MF" title='MF' data-ref="219MF" data-ref-filename="219MF">MF</a></span>, <i>/*CSEInfo*/</i> <b>nullptr</b>);</td></tr>
<tr><th id="689">689</th><td>}</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64PostLegalizerLowering::ID" title='(anonymous namespace)::AArch64PostLegalizerLowering::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering::ID" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="692">692</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#51" title="static void *initializeAArch64PostLegalizerLoweringPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(AArch64PostLegalizerLowering, DEBUG_TYPE,</td></tr>
<tr><th id="693">693</th><td>                      <q>"Lower AArch64 MachineInstrs after legalization"</q>, <b>false</b>,</td></tr>
<tr><th id="694">694</th><td>                      <b>false</b>)</td></tr>
<tr><th id="695">695</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#54" title="initializeTargetPassConfigPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(TargetPassConfig)</td></tr>
<tr><th id="696">696</th><td><a class="macro" href="../../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Lower AArch64 MachineInstrs after legalization&quot;, &quot;aarch64-postlegalizer-lowering&quot;, &amp;AArch64PostLegalizerLowering::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64PostLegalizerLowering&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64PostLegalizerLoweringPassFlag; void llvm::initializeAArch64PostLegalizerLoweringPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64PostLegalizerLoweringPassFlag, initializeAArch64PostLegalizerLoweringPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a>, <a class="macro" href="#39" title="&quot;aarch64-postlegalizer-lowering&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="697">697</th><td>                    <a class="ref fn fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Lower AArch64 MachineInstrs after legalization"</q>, <b>false</b>,</td></tr>
<tr><th id="698">698</th><td>                    <b>false</b>)</td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="701">701</th><td><a class="type" href="../../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<dfn class="decl def fn" id="_ZN4llvm34createAArch64PostLegalizerLoweringEv" title='llvm::createAArch64PostLegalizerLowering' data-ref="_ZN4llvm34createAArch64PostLegalizerLoweringEv" data-ref-filename="_ZN4llvm34createAArch64PostLegalizerLoweringEv">createAArch64PostLegalizerLowering</dfn>() {</td></tr>
<tr><th id="702">702</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64PostLegalizerLowering" title='(anonymous namespace)::AArch64PostLegalizerLowering' data-ref="(anonymousnamespace)::AArch64PostLegalizerLowering" data-ref-filename="(anonymousnamespace)..AArch64PostLegalizerLowering">AArch64PostLegalizerLowering</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" title='(anonymous namespace)::AArch64PostLegalizerLowering::AArch64PostLegalizerLowering' data-use='c' data-ref="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev" data-ref-filename="_ZN12_GLOBAL__N_128AArch64PostLegalizerLoweringC1Ev">(</a>);</td></tr>
<tr><th id="703">703</th><td>}</td></tr>
<tr><th id="704">704</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="705">705</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>