/* bench 12404.3.0 01b4f9113577 */
/* bench 12404.3.1 1b8b5294e966 */
/* bench 12404.3.2 21f9d3c0d13a */
/* bench 12404.3.3 48fc3e2c96db */
/* bench 12404.3.4 55a69635cbc0 */
/* bench 12404.3.5 b751f2638424 */
/* bench 12404.3.6 3b61383e6f59 */
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Wendell Lin <wendell.lin@mediatek.com>
 */

#include <linux/clk-provider.h>
/* bench 4585.0.0 daaf74ccf9b7 */
/* bench 4585.0.1 b1f7a9160add */
/* bench 4585.0.2 a835bcf24e3f */
/* bench 4585.0.3 c6995a42ac23 */
/* bench 4585.0.4 ee9b1b480e6b */
/* bench 4585.0.5 17af60f65ecd */
/* bench 4585.0.6 752290b9efc1 */
/* bench 4585.0.7 d8e56fb5fdde */
/* bench 4585.0.8 cdb3a362db24 */
#include "clk-gate.h"

#include <dt-bindings/clock/mt6779-clk.h>

static const struct mtk_gate_regs mfg_cg_regs = {
	.set_ofs = 0x4,
	.clr_ofs = 0x8,
	.sta_ofs = 0x0,
};

#define GATE_MFG(_id, _name, _parent, _shift)			\
	GATE_MTK(_id, _name, _parent, &mfg_cg_regs, _shift,	\
		&mtk_clk_gate_ops_setclr)

static const struct mtk_gate mfg_clks[] = {
/* bench 11118.0.0 95f3eb886ee1 */
};

static int clk_mt6779_mfg_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	struct device_node *node = pdev->dev.of_node;

	clk_data = mtk_alloc_clk_data(CLK_MFGCFG_NR_CLK);

	mtk_clk_register_gates(node, mfg_clks, ARRAY_SIZE(mfg_clks),
			       clk_data);

	return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
}

static const struct of_device_id of_match_clk_mt6779_mfg[] = {
	{ .compatible = "mediatek,mt6779-mfgcfg", },
	{}
};

static struct platform_driver clk_mt6779_mfg_drv = {
	.probe = clk_mt6779_mfg_probe,
	.driver = {
		.name = "clk-mt6779-mfg",
		.of_match_table = of_match_clk_mt6779_mfg,
	},
};

builtin_platform_driver(clk_mt6779_mfg_drv);
