
;; Function fbuf_init (fbuf_init, funcdef_no=0, decl_uid=4480, cgraph_uid=1, symbol_order=6)



try_optimize_cfg iteration 1



fbuf_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={1d} r2={12d,11u} r3={19d,18u} r11={3d,13u} r13={5d,14u} r14={1d,1u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 107{46d,61u,0e} in 57{57 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 3 1 78 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 78 3 79 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "vid.c":43:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 79 78 80 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "vid.c":43:1 -1
     (nil))
(insn/f 80 79 81 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "vid.c":43:1 -1
     (nil))
(insn 81 80 82 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":43:1 -1
     (nil))
(note 82 81 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 82 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [124])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":53:6 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg:SI 2 r2 [125])
        (const_int 3145728 [0x300000])) "vid.c":53:6 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (mem/f/c:SI (reg/f:SI 3 r3 [124]) [1 fb+0 S4 A32])
        (reg:SI 2 r2 [125])) "vid.c":53:6 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("font") [flags 0x2]  <var_decl 0x7fd4189cccf0 font>)) "vid.c":54:8 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 2 r2 [127])
        (symbol_ref:SI ("fonts0") [flags 0x2]  <var_decl 0x7fd417ce45a0 fonts0>)) "vid.c":54:8 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (mem/f/c:SI (reg/f:SI 3 r3 [126]) [2 font+0 S4 A32])
        (reg/f:SI 2 r2 [127])) "vid.c":54:8 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [orig:113 _1 ] [113])
        (const_int 268435484 [0x1000001c])) "vid.c":58:3 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2 [128])
        (const_int 11383 [0x2c77])) "vid.c":58:42 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:113 _1 ] [113]) [3 *_1+0 S4 A32])
        (reg:SI 2 r2 [128])) "vid.c":58:42 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 3 r3 [orig:114 _2 ] [114])
        (const_int 269615104 [0x10120000])) "vid.c":59:3 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 2 r2 [129])
        (const_int 1059012508 [0x3f1f3f9c])) "vid.c":59:42 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:114 _2 ] [114]) [3 *_2+0 S4 A32])
        (reg:SI 2 r2 [129])) "vid.c":59:42 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [orig:115 _3 ] [115])
        (const_int 269615108 [0x10120004])) "vid.c":60:3 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 2 r2 [130])
        (const_int 151740895 [0x90b61df])) "vid.c":60:42 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:115 _3 ] [115]) [3 *_3+0 S4 A32])
        (reg:SI 2 r2 [130])) "vid.c":60:42 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 3 r3 [orig:116 _4 ] [116])
        (const_int 269615112 [0x10120008])) "vid.c":61:3 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 2 r2 [131])
        (const_int 108992512 [0x67f1800])) "vid.c":61:42 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:116 _4 ] [116]) [3 *_4+0 S4 A32])
        (reg:SI 2 r2 [131])) "vid.c":61:42 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (const_int 269615120 [0x10120010])) "vid.c":65:3 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 2 (set (reg:SI 2 r2 [132])
        (const_int 3145728 [0x300000])) "vid.c":65:42 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [3 *_5+0 S4 A32])
        (reg:SI 2 r2 [132])) "vid.c":65:42 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 27 2 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (const_int 269615128 [0x10120018])) "vid.c":66:3 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 2 (set (reg:SI 2 r2 [133])
        (const_int 2091 [0x82b])) "vid.c":66:42 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [3 *_6+0 S4 A32])
        (reg:SI 2 r2 [133])) "vid.c":66:42 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 2 (set (reg:SI 3 r3 [134])
        (const_int 0 [0])) "vid.c":89:9 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 64 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 3 r3 [134])) "vid.c":89:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 64 30 65 2 (set (pc)
        (label_ref 44)) "vid.c":89:3 284 {*arm_jump}
     (nil)
 -> 44)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 65 64 46)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 46 65 33 3 3 (nil) [1 uses])
(note 33 46 34 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 3 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":90:7 253 {*arm_movsi_insn}
     (nil))
(insn 35 34 36 3 (set (reg/f:SI 2 r2 [orig:119 fb.0_7 ] [119])
        (mem/f/c:SI (reg/f:SI 3 r3 [135]) [1 fb+0 S4 A32])) "vid.c":90:7 253 {*arm_movsi_insn}
     (nil))
(insn 36 35 37 3 (set (reg:SI 3 r3 [orig:120 x.1_8 ] [120])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":90:7 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 3 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (ashift:SI (reg:SI 3 r3 [orig:120 x.1_8 ] [120])
            (const_int 2 [0x2]))) "vid.c":90:7 147 {*arm_shiftsi3}
     (nil))
(insn 38 37 39 3 (set (reg/f:SI 3 r3 [orig:122 _10 ] [122])
        (plus:SI (reg/f:SI 2 r2 [orig:119 fb.0_7 ] [119])
            (reg:SI 3 r3 [orig:121 _9 ] [121]))) "vid.c":90:7 7 {*arm_addsi3}
     (nil))
(insn 39 38 40 3 (set (reg:SI 2 r2 [136])
        (const_int 0 [0])) "vid.c":90:11 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 3 (set (mem/v:SI (reg/f:SI 3 r3 [orig:122 _10 ] [122]) [3 *_10+0 S4 A32])
        (reg:SI 2 r2 [136])) "vid.c":90:11 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 3 (set (reg:SI 3 r3 [138])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":89:25 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 3 (set (reg:SI 3 r3 [137])
        (plus:SI (reg:SI 3 r3 [138])
            (const_int 1 [0x1]))) "vid.c":89:25 7 {*arm_addsi3}
     (nil))
(insn 43 42 44 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 3 r3 [137])) "vid.c":89:25 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 44 43 45 4 2 (nil) [1 uses])
(note 45 44 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 49 45 50 4 (set (reg:SI 3 r3 [139])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":89:14 253 {*arm_movsi_insn}
     (nil))
(insn 50 49 51 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [139])
            (const_int 307200 [0x4b000]))) "vid.c":89:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "vid.c":89:14 273 {arm_cond_branch}
     (nil)
 -> 46)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 52 51 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 5 (set (reg/f:SI 3 r3 [140])
        (symbol_ref:SI ("cursor") [flags 0x2]  <var_decl 0x7fd4189ccbd0 cursor>)) "vid.c":91:10 253 {*arm_movsi_insn}
     (nil))
(insn 54 53 56 5 (set (reg:SI 2 r2 [141])
        (const_int 127 [0x7f])) "vid.c":91:10 253 {*arm_movsi_insn}
     (nil))
(insn 56 54 59 5 (set (mem/c:QI (reg/f:SI 3 r3 [140]) [0 cursor+0 S1 A8])
        (reg:QI 2 r2 [142])) "vid.c":91:10 263 {*arm_movqi_insn}
     (nil))
(insn 59 56 60 5 (clobber (reg/i:SI 0 r0)) "vid.c":92:1 -1
     (nil))
(insn 60 59 63 5 (clobber (reg:SI 3 r3 [orig:123 <retval> ] [123])) "vid.c":92:1 -1
     (nil))
(insn 63 60 58 5 (const_int 0 [0]) "vid.c":92:1 311 {nop}
     (nil))
(insn 58 63 61 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:123 <retval> ] [123])) "vid.c":92:1 253 {*arm_movsi_insn}
     (nil))
(insn 61 58 83 5 (use (reg/i:SI 0 r0)) "vid.c":92:1 -1
     (nil))
(note 83 61 84 5 NOTE_INSN_EPILOGUE_BEG)
(insn 84 83 85 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":92:1 -1
     (nil))
(insn/f 85 84 86 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "vid.c":92:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 86 85 87 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":92:1 -1
     (nil))
(insn/f 87 86 88 5 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [4  S4 A32])) "vid.c":92:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 88 87 89 5 (simple_return) "vid.c":92:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 89 88 77)
(note 77 89 0 NOTE_INSN_DELETED)

;; Function clrpix (clrpix, funcdef_no=1, decl_uid=4490, cgraph_uid=2, symbol_order=7)



try_optimize_cfg iteration 1



clrpix

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp]
;;  ref usage 	r0={3d,3u} r1={1d,1u} r2={5d,5u,1e} r3={12d,11u} r11={3d,11u} r13={5d,11u} r14={1d,1u} r102={1d,1u} 
;;    total ref usage 76{31d,44u,1e} in 32{32 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 5 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 5 33 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "vid.c":95:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 33 32 34 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "vid.c":95:1 -1
     (nil))
(insn/f 34 33 35 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "vid.c":95:1 -1
     (nil))
(insn 35 34 36 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":95:1 -1
     (nil))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 36 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":95:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 y+0 S4 A32])
        (reg:SI 1 r1 [ y ])) "vid.c":95:1 253 {*arm_movsi_insn}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 2 r2 [119])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 y+0 S4 A32])) "vid.c":96:14 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg:SI 3 r3 [120])
        (reg:SI 2 r2 [119])) "vid.c":96:14 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 r3 [120])
        (ashift:SI (reg:SI 3 r3 [120])
            (const_int 2 [0x2]))) "vid.c":96:14 147 {*arm_shiftsi3}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [120])
        (plus:SI (reg:SI 3 r3 [120])
            (reg:SI 2 r2 [119]))) "vid.c":96:14 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [119])
            (const_int 5 [0x5]))
        (nil)))
(insn 11 10 13 2 (set (reg:SI 3 r3 [121])
        (ashift:SI (reg:SI 3 r3 [120])
            (const_int 7 [0x7]))) "vid.c":96:14 147 {*arm_shiftsi3}
     (nil))
(insn 13 11 14 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (reg:SI 3 r3 [120])) "vid.c":96:14 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [123])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":96:7 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [122])
        (plus:SI (reg:SI 3 r3 [123])
            (reg:SI 2 r2 [orig:113 _1 ] [113]))) "vid.c":96:7 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])
        (reg:SI 3 r3 [122])) "vid.c":96:7 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [124])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":97:5 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg/f:SI 2 r2 [orig:114 fb.2_2 ] [114])
        (mem/f/c:SI (reg/f:SI 3 r3 [124]) [1 fb+0 S4 A32])) "vid.c":97:5 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:SI 3 r3 [orig:115 pix.3_3 ] [115])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":97:5 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 2 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (ashift:SI (reg:SI 3 r3 [orig:115 pix.3_3 ] [115])
            (const_int 2 [0x2]))) "vid.c":97:5 147 {*arm_shiftsi3}
     (nil))
(insn 21 20 22 2 (set (reg/f:SI 3 r3 [orig:117 _5 ] [117])
        (plus:SI (reg/f:SI 2 r2 [orig:114 fb.2_2 ] [114])
            (reg:SI 3 r3 [orig:116 _4 ] [116]))) "vid.c":97:5 7 {*arm_addsi3}
     (nil))
(insn 22 21 23 2 (set (reg:SI 2 r2 [125])
        (const_int 0 [0])) "vid.c":97:11 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 26 2 (set (mem/v:SI (reg/f:SI 3 r3 [orig:117 _5 ] [117]) [3 *_5+0 S4 A32])
        (reg:SI 2 r2 [125])) "vid.c":97:11 253 {*arm_movsi_insn}
     (nil))
(insn 26 23 27 2 (clobber (reg/i:SI 0 r0)) "vid.c":98:1 -1
     (nil))
(insn 27 26 30 2 (clobber (reg:SI 3 r3 [orig:118 <retval> ] [118])) "vid.c":98:1 -1
     (nil))
(insn 30 27 25 2 (const_int 0 [0]) "vid.c":98:1 311 {nop}
     (nil))
(insn 25 30 28 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:118 <retval> ] [118])) "vid.c":98:1 253 {*arm_movsi_insn}
     (nil))
(insn 28 25 37 2 (use (reg/i:SI 0 r0)) "vid.c":98:1 -1
     (nil))
(note 37 28 38 2 NOTE_INSN_EPILOGUE_BEG)
(insn 38 37 39 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":98:1 -1
     (nil))
(insn/f 39 38 40 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "vid.c":98:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 40 39 41 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":98:1 -1
     (nil))
(insn/f 41 40 42 2 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [4  S4 A32])) "vid.c":98:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 42 41 43 2 (simple_return) "vid.c":98:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 43 42 31)
(note 31 43 0 NOTE_INSN_DELETED)

;; Function setpix (setpix, funcdef_no=2, decl_uid=4495, cgraph_uid=3, symbol_order=8)



try_optimize_cfg iteration 1



setpix

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 100 [cc]
;;  ref usage 	r0={3d,3u} r1={1d,1u} r2={17d,17u,1e} r3={50d,49u} r11={3d,31u} r13={5d,25u} r14={1d,1u} r100={7d,7u} r102={1d,1u} 
;;    total ref usage 224{88d,135u,1e} in 102{102 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 5 1 126 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 126 5 127 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "vid.c":101:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 127 126 128 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "vid.c":101:1 -1
     (nil))
(insn/f 128 127 129 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -20 [0xffffffffffffffec]))) "vid.c":101:1 -1
     (nil))
(insn 129 128 130 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":101:1 -1
     (nil))
(note 130 129 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 130 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":101:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 y+0 S4 A32])
        (reg:SI 1 r1 [ y ])) "vid.c":101:1 253 {*arm_movsi_insn}
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 2 r2 [150])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 y+0 S4 A32])) "vid.c":102:14 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 9 2 (set (reg:SI 3 r3 [151])
        (reg:SI 2 r2 [150])) "vid.c":102:14 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 r3 [151])
        (ashift:SI (reg:SI 3 r3 [151])
            (const_int 2 [0x2]))) "vid.c":102:14 147 {*arm_shiftsi3}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [151])
        (plus:SI (reg:SI 3 r3 [151])
            (reg:SI 2 r2 [150]))) "vid.c":102:14 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [150])
            (const_int 5 [0x5]))
        (nil)))
(insn 11 10 13 2 (set (reg:SI 3 r3 [152])
        (ashift:SI (reg:SI 3 r3 [151])
            (const_int 7 [0x7]))) "vid.c":102:14 147 {*arm_shiftsi3}
     (nil))
(insn 13 11 14 2 (set (reg:SI 2 r2 [orig:113 _1 ] [113])
        (reg:SI 3 r3 [151])) "vid.c":102:14 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [154])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":102:7 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 3 r3 [153])
        (plus:SI (reg:SI 3 r3 [154])
            (reg:SI 2 r2 [orig:113 _1 ] [113]))) "vid.c":102:7 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])
        (reg:SI 3 r3 [153])) "vid.c":102:7 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 3 r3 [155])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":103:12 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 3 r3 [orig:114 color.4_2 ] [114])
        (mem/c:SI (reg/f:SI 3 r3 [155]) [3 color+0 S4 A32])) "vid.c":103:12 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:114 color.4_2 ] [114])
            (const_int 6 [0x6]))) "vid.c":103:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 20 19 21 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "vid.c":103:6 273 {arm_cond_branch}
     (nil)
 -> 29)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 21 20 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (set (reg/f:SI 3 r3 [156])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":104:8 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg/f:SI 2 r2 [orig:115 fb.5_3 ] [115])
        (mem/f/c:SI (reg/f:SI 3 r3 [156]) [1 fb+0 S4 A32])) "vid.c":104:8 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (reg:SI 3 r3 [orig:116 pix.6_4 ] [116])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":104:8 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 3 (set (reg:SI 3 r3 [orig:117 _5 ] [117])
        (ashift:SI (reg:SI 3 r3 [orig:116 pix.6_4 ] [116])
            (const_int 2 [0x2]))) "vid.c":104:8 147 {*arm_shiftsi3}
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (plus:SI (reg/f:SI 2 r2 [orig:115 fb.5_3 ] [115])
            (reg:SI 3 r3 [orig:117 _5 ] [117]))) "vid.c":104:8 7 {*arm_addsi3}
     (nil))
(insn 27 26 28 3 (set (reg:SI 2 r2 [157])
        (const_int 255 [0xff])) "vid.c":104:14 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 3 (set (mem/v:SI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [3 *_6+0 S4 A32])
        (reg:SI 2 r2 [157])) "vid.c":104:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 29 28 30 4 10 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 4 (set (reg/f:SI 3 r3 [158])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":105:12 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 4 (set (reg:SI 3 r3 [orig:119 color.7_7 ] [119])
        (mem/c:SI (reg/f:SI 3 r3 [158]) [3 color+0 S4 A32])) "vid.c":105:12 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:119 color.7_7 ] [119])
            (const_int 0 [0]))) "vid.c":105:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 43)
            (pc))) "vid.c":105:6 273 {arm_cond_branch}
     (nil)
 -> 43)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 35 34 36 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 5 (set (reg/f:SI 3 r3 [159])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":106:7 253 {*arm_movsi_insn}
     (nil))
(insn 37 36 38 5 (set (reg/f:SI 2 r2 [orig:120 fb.8_8 ] [120])
        (mem/f/c:SI (reg/f:SI 3 r3 [159]) [1 fb+0 S4 A32])) "vid.c":106:7 253 {*arm_movsi_insn}
     (nil))
(insn 38 37 39 5 (set (reg:SI 3 r3 [orig:121 pix.9_9 ] [121])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":106:7 253 {*arm_movsi_insn}
     (nil))
(insn 39 38 40 5 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (ashift:SI (reg:SI 3 r3 [orig:121 pix.9_9 ] [121])
            (const_int 2 [0x2]))) "vid.c":106:7 147 {*arm_shiftsi3}
     (nil))
(insn 40 39 41 5 (set (reg/f:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg/f:SI 2 r2 [orig:120 fb.8_8 ] [120])
            (reg:SI 3 r3 [orig:122 _10 ] [122]))) "vid.c":106:7 7 {*arm_addsi3}
     (nil))
(insn 41 40 42 5 (set (reg:SI 2 r2 [160])
        (const_int 16777215 [0xffffff])) "vid.c":106:13 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 5 (set (mem/v:SI (reg/f:SI 3 r3 [orig:123 _11 ] [123]) [3 *_11+0 S4 A32])
        (reg:SI 2 r2 [160])) "vid.c":106:13 253 {*arm_movsi_insn}
     (nil))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 43 42 44 6 11 (nil) [1 uses])
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 6 (set (reg/f:SI 3 r3 [161])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":107:12 253 {*arm_movsi_insn}
     (nil))
(insn 46 45 47 6 (set (reg:SI 3 r3 [orig:124 color.10_12 ] [124])
        (mem/c:SI (reg/f:SI 3 r3 [161]) [3 color+0 S4 A32])) "vid.c":107:12 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:124 color.10_12 ] [124])
            (const_int 1 [0x1]))) "vid.c":107:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 48 47 49 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) "vid.c":107:6 273 {arm_cond_branch}
     (nil)
 -> 57)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 49 48 50 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 7 (set (reg/f:SI 3 r3 [162])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":108:8 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 7 (set (reg/f:SI 2 r2 [orig:125 fb.11_13 ] [125])
        (mem/f/c:SI (reg/f:SI 3 r3 [162]) [1 fb+0 S4 A32])) "vid.c":108:8 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 7 (set (reg:SI 3 r3 [orig:126 pix.12_14 ] [126])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":108:8 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 7 (set (reg:SI 3 r3 [orig:127 _15 ] [127])
        (ashift:SI (reg:SI 3 r3 [orig:126 pix.12_14 ] [126])
            (const_int 2 [0x2]))) "vid.c":108:8 147 {*arm_shiftsi3}
     (nil))
(insn 54 53 55 7 (set (reg/f:SI 3 r3 [orig:128 _16 ] [128])
        (plus:SI (reg/f:SI 2 r2 [orig:125 fb.11_13 ] [125])
            (reg:SI 3 r3 [orig:127 _15 ] [127]))) "vid.c":108:8 7 {*arm_addsi3}
     (nil))
(insn 55 54 56 7 (set (reg:SI 2 r2 [163])
        (const_int 65280 [0xff00])) "vid.c":108:14 253 {*arm_movsi_insn}
     (nil))
(insn 56 55 57 7 (set (mem/v:SI (reg/f:SI 3 r3 [orig:128 _16 ] [128]) [3 *_16+0 S4 A32])
        (reg:SI 2 r2 [163])) "vid.c":108:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6
;;              7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 57 56 58 8 12 (nil) [1 uses])
(note 58 57 59 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 8 (set (reg/f:SI 3 r3 [164])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":109:12 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 61 8 (set (reg:SI 3 r3 [orig:129 color.13_17 ] [129])
        (mem/c:SI (reg/f:SI 3 r3 [164]) [3 color+0 S4 A32])) "vid.c":109:12 253 {*arm_movsi_insn}
     (nil))
(insn 61 60 62 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 color.13_17 ] [129])
            (const_int 2 [0x2]))) "vid.c":109:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 63 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "vid.c":109:6 273 {arm_cond_branch}
     (nil)
 -> 71)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 63 62 64 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 9 (set (reg/f:SI 3 r3 [165])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":110:8 253 {*arm_movsi_insn}
     (nil))
(insn 65 64 66 9 (set (reg/f:SI 2 r2 [orig:130 fb.14_18 ] [130])
        (mem/f/c:SI (reg/f:SI 3 r3 [165]) [1 fb+0 S4 A32])) "vid.c":110:8 253 {*arm_movsi_insn}
     (nil))
(insn 66 65 67 9 (set (reg:SI 3 r3 [orig:131 pix.15_19 ] [131])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":110:8 253 {*arm_movsi_insn}
     (nil))
(insn 67 66 68 9 (set (reg:SI 3 r3 [orig:132 _20 ] [132])
        (ashift:SI (reg:SI 3 r3 [orig:131 pix.15_19 ] [131])
            (const_int 2 [0x2]))) "vid.c":110:8 147 {*arm_shiftsi3}
     (nil))
(insn 68 67 69 9 (set (reg/f:SI 3 r3 [orig:133 _21 ] [133])
        (plus:SI (reg/f:SI 2 r2 [orig:130 fb.14_18 ] [130])
            (reg:SI 3 r3 [orig:132 _20 ] [132]))) "vid.c":110:8 7 {*arm_addsi3}
     (nil))
(insn 69 68 70 9 (set (reg:SI 2 r2 [166])
        (const_int 16776960 [0xffff00])) "vid.c":110:14 253 {*arm_movsi_insn}
     (nil))
(insn 70 69 71 9 (set (mem/v:SI (reg/f:SI 3 r3 [orig:133 _21 ] [133]) [3 *_21+0 S4 A32])
        (reg:SI 2 r2 [166])) "vid.c":110:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8
;;              9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 71 70 72 10 13 (nil) [1 uses])
(note 72 71 73 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 73 72 74 10 (set (reg/f:SI 3 r3 [167])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":111:12 253 {*arm_movsi_insn}
     (nil))
(insn 74 73 75 10 (set (reg:SI 3 r3 [orig:134 color.16_22 ] [134])
        (mem/c:SI (reg/f:SI 3 r3 [167]) [3 color+0 S4 A32])) "vid.c":111:12 253 {*arm_movsi_insn}
     (nil))
(insn 75 74 76 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:134 color.16_22 ] [134])
            (const_int 4 [0x4]))) "vid.c":111:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 76 75 77 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "vid.c":111:6 273 {arm_cond_branch}
     (nil)
 -> 85)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 77 76 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 11 (set (reg/f:SI 3 r3 [168])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":112:8 253 {*arm_movsi_insn}
     (nil))
(insn 79 78 80 11 (set (reg/f:SI 2 r2 [orig:135 fb.17_23 ] [135])
        (mem/f/c:SI (reg/f:SI 3 r3 [168]) [1 fb+0 S4 A32])) "vid.c":112:8 253 {*arm_movsi_insn}
     (nil))
(insn 80 79 81 11 (set (reg:SI 3 r3 [orig:136 pix.18_24 ] [136])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":112:8 253 {*arm_movsi_insn}
     (nil))
(insn 81 80 82 11 (set (reg:SI 3 r3 [orig:137 _25 ] [137])
        (ashift:SI (reg:SI 3 r3 [orig:136 pix.18_24 ] [136])
            (const_int 2 [0x2]))) "vid.c":112:8 147 {*arm_shiftsi3}
     (nil))
(insn 82 81 83 11 (set (reg/f:SI 3 r3 [orig:138 _26 ] [138])
        (plus:SI (reg/f:SI 2 r2 [orig:135 fb.17_23 ] [135])
            (reg:SI 3 r3 [orig:137 _25 ] [137]))) "vid.c":112:8 7 {*arm_addsi3}
     (nil))
(insn 83 82 84 11 (set (reg:SI 2 r2 [169])
        (const_int 16711935 [0xff00ff])) "vid.c":112:14 253 {*arm_movsi_insn}
     (nil))
(insn 84 83 85 11 (set (mem/v:SI (reg/f:SI 3 r3 [orig:138 _26 ] [138]) [3 *_26+0 S4 A32])
        (reg:SI 2 r2 [169])) "vid.c":112:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       10
;;              11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 85 84 86 12 14 (nil) [1 uses])
(note 86 85 87 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 12 (set (reg/f:SI 3 r3 [170])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":113:12 253 {*arm_movsi_insn}
     (nil))
(insn 88 87 89 12 (set (reg:SI 3 r3 [orig:139 color.19_27 ] [139])
        (mem/c:SI (reg/f:SI 3 r3 [170]) [3 color+0 S4 A32])) "vid.c":113:12 253 {*arm_movsi_insn}
     (nil))
(insn 89 88 90 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:139 color.19_27 ] [139])
            (const_int 3 [0x3]))) "vid.c":113:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 90 89 91 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 99)
            (pc))) "vid.c":113:6 273 {arm_cond_branch}
     (nil)
 -> 99)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 13 (set (reg/f:SI 3 r3 [171])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":114:8 253 {*arm_movsi_insn}
     (nil))
(insn 93 92 94 13 (set (reg/f:SI 2 r2 [orig:140 fb.20_28 ] [140])
        (mem/f/c:SI (reg/f:SI 3 r3 [171]) [1 fb+0 S4 A32])) "vid.c":114:8 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 13 (set (reg:SI 3 r3 [orig:141 pix.21_29 ] [141])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":114:8 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 96 13 (set (reg:SI 3 r3 [orig:142 _30 ] [142])
        (ashift:SI (reg:SI 3 r3 [orig:141 pix.21_29 ] [141])
            (const_int 2 [0x2]))) "vid.c":114:8 147 {*arm_shiftsi3}
     (nil))
(insn 96 95 97 13 (set (reg/f:SI 3 r3 [orig:143 _31 ] [143])
        (plus:SI (reg/f:SI 2 r2 [orig:140 fb.20_28 ] [140])
            (reg:SI 3 r3 [orig:142 _30 ] [142]))) "vid.c":114:8 7 {*arm_addsi3}
     (nil))
(insn 97 96 98 13 (set (reg:SI 2 r2 [172])
        (const_int 65535 [0xffff])) "vid.c":114:14 253 {*arm_movsi_insn}
     (nil))
(insn 98 97 99 13 (set (mem/v:SI (reg/f:SI 3 r3 [orig:143 _31 ] [143]) [3 *_31+0 S4 A32])
        (reg:SI 2 r2 [172])) "vid.c":114:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12
;;              13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 99 98 100 14 15 (nil) [1 uses])
(note 100 99 101 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 101 100 102 14 (set (reg/f:SI 3 r3 [173])
        (symbol_ref:SI ("color") [flags 0x40]  <var_decl 0x7fd4189cc480 color>)) "vid.c":115:12 253 {*arm_movsi_insn}
     (nil))
(insn 102 101 103 14 (set (reg:SI 3 r3 [orig:144 color.22_32 ] [144])
        (mem/c:SI (reg/f:SI 3 r3 [173]) [3 color+0 S4 A32])) "vid.c":115:12 253 {*arm_movsi_insn}
     (nil))
(insn 103 102 104 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:144 color.22_32 ] [144])
            (const_int 5 [0x5]))) "vid.c":115:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 105 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 113)
            (pc))) "vid.c":115:6 273 {arm_cond_branch}
     (nil)
 -> 113)
;;  succ:       15 (FALLTHRU)
;;              16
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 105 104 106 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 106 105 107 15 (set (reg/f:SI 3 r3 [174])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":116:8 253 {*arm_movsi_insn}
     (nil))
(insn 107 106 108 15 (set (reg/f:SI 2 r2 [orig:145 fb.23_33 ] [145])
        (mem/f/c:SI (reg/f:SI 3 r3 [174]) [1 fb+0 S4 A32])) "vid.c":116:8 253 {*arm_movsi_insn}
     (nil))
(insn 108 107 109 15 (set (reg:SI 3 r3 [orig:146 pix.24_34 ] [146])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 pix+0 S4 A32])) "vid.c":116:8 253 {*arm_movsi_insn}
     (nil))
(insn 109 108 110 15 (set (reg:SI 3 r3 [orig:147 _35 ] [147])
        (ashift:SI (reg:SI 3 r3 [orig:146 pix.24_34 ] [146])
            (const_int 2 [0x2]))) "vid.c":116:8 147 {*arm_shiftsi3}
     (nil))
(insn 110 109 111 15 (set (reg/f:SI 3 r3 [orig:148 _36 ] [148])
        (plus:SI (reg/f:SI 2 r2 [orig:145 fb.23_33 ] [145])
            (reg:SI 3 r3 [orig:147 _35 ] [147]))) "vid.c":116:8 7 {*arm_addsi3}
     (nil))
(insn 111 110 112 15 (set (reg:SI 2 r2 [175])
        (const_int 16777215 [0xffffff])) "vid.c":116:14 253 {*arm_movsi_insn}
     (nil))
(insn 112 111 113 15 (set (mem/v:SI (reg/f:SI 3 r3 [orig:148 _36 ] [148]) [3 *_36+0 S4 A32])
        (reg:SI 2 r2 [175])) "vid.c":116:14 253 {*arm_movsi_insn}
     (nil))
;;  succ:       16 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 16, loop depth 0, maybe hot
;;  prev block 15, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14
;;              15 (FALLTHRU)
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 113 112 114 16 16 (nil) [1 uses])
(note 114 113 117 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 117 114 118 16 (clobber (reg/i:SI 0 r0)) "vid.c":117:1 -1
     (nil))
(insn 118 117 121 16 (clobber (reg:SI 3 r3 [orig:149 <retval> ] [149])) "vid.c":117:1 -1
     (nil))
(insn 121 118 116 16 (const_int 0 [0]) "vid.c":117:1 311 {nop}
     (nil))
(insn 116 121 119 16 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:149 <retval> ] [149])) "vid.c":117:1 253 {*arm_movsi_insn}
     (nil))
(insn 119 116 131 16 (use (reg/i:SI 0 r0)) "vid.c":117:1 -1
     (nil))
(note 131 119 132 16 NOTE_INSN_EPILOGUE_BEG)
(insn 132 131 133 16 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":117:1 -1
     (nil))
(insn/f 133 132 134 16 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "vid.c":117:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 134 133 135 16 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":117:1 -1
     (nil))
(insn/f 135 134 136 16 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [4  S4 A32])) "vid.c":117:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 136 135 137 16 (simple_return) "vid.c":117:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 137 136 125)
(note 125 137 0 NOTE_INSN_DELETED)

;; Function dchar (dchar, funcdef_no=3, decl_uid=4501, cgraph_uid=4, symbol_order=9)



try_optimize_cfg iteration 1



dchar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={3d,2u} r2={8d,7u} r3={24d,22u} r11={3d,35u} r12={2d} r13={5d,23u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 246{147d,99u,0e} in 60{59 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 8 1 86 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 86 8 87 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":120:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 87 86 88 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":120:1 -1
     (nil))
(insn/f 88 87 89 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) "vid.c":120:1 -1
     (nil))
(insn 89 88 90 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":120:1 -1
     (nil))
(note 90 89 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 90 5 2 (set (reg:SI 3 r3 [125])
        (reg:SI 0 r0 [ c ])) "vid.c":120:1 253 {*arm_movsi_insn}
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [3 x+0 S4 A32])
        (reg:SI 1 r1 [ x ])) "vid.c":120:1 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [3 y+0 S4 A32])
        (reg:SI 2 r2 [ y ])) "vid.c":120:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 6 7 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -21 [0xffffffffffffffeb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [126])) "vid.c":120:1 263 {*arm_movqi_insn}
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:SI 3 r3 [127])
        (symbol_ref:SI ("font") [flags 0x2]  <var_decl 0x7fd4189cccf0 font>)) "vid.c":124:19 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [orig:113 font.25_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [127]) [2 font+0 S4 A32])) "vid.c":124:19 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -21 [0xffffffffffffffeb])) [0 c+0 S1 A8]))) "vid.c":124:22 175 {*arm_zero_extendqisi2}
     (nil))
(insn 13 12 15 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ashift:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 4 [0x4]))) "vid.c":124:22 147 {*arm_shiftsi3}
     (nil))
(insn 15 13 16 2 (set (reg:SI 3 r3 [128])
        (plus:SI (reg/f:SI 3 r3 [orig:113 font.25_1 ] [113])
            (reg:SI 2 r2 [orig:116 _4 ] [116]))) "vid.c":124:12 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 caddress+0 S4 A32])
        (reg:SI 3 r3 [128])) "vid.c":124:12 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 3 r3 [129])
        (const_int 0 [0])) "vid.c":127:9 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 81 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])
        (reg:SI 3 r3 [129])) "vid.c":127:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 81 18 82 2 (set (pc)
        (label_ref 65)) "vid.c":127:3 284 {*arm_jump}
     (nil)
 -> 65)
;;  succ:       9 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 82 81 67)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 67 82 21 3 24 (nil) [1 uses])
(note 21 67 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (set (reg:SI 3 r3 [orig:117 r.26_5 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])) "vid.c":128:23 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg:SI 2 r2 [130])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 caddress+0 S4 A32])) "vid.c":128:23 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (plus:SI (reg:SI 2 r2 [130])
            (reg:SI 3 r3 [orig:117 r.26_5 ] [117]))) "vid.c":128:23 7 {*arm_addsi3}
     (nil))
(insn 25 24 26 3 (set (reg:QI 3 r3 [131])
        (mem:QI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [0 *_6+0 S1 A8])) "vid.c":128:10 263 {*arm_movqi_insn}
     (nil))
(insn 26 25 27 3 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -17 [0xffffffffffffffef])) [0 byte+0 S1 A8])
        (reg:QI 3 r3 [131])) "vid.c":128:10 263 {*arm_movqi_insn}
     (nil))
(insn 27 26 28 3 (set (reg:SI 3 r3 [132])
        (const_int 0 [0])) "vid.c":130:13 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 83 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])
        (reg:SI 3 r3 [132])) "vid.c":130:13 253 {*arm_movsi_insn}
     (nil))
(jump_insn 83 28 84 3 (set (pc)
        (label_ref 53)) "vid.c":130:5 284 {*arm_jump}
     (nil)
 -> 53)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 84 83 55)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 55 84 31 4 23 (nil) [1 uses])
(note 31 55 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -17 [0xffffffffffffffef])) [0 byte+0 S1 A8]))) "vid.c":131:11 175 {*arm_zero_extendqisi2}
     (nil))
(insn 33 32 34 4 (set (reg:SI 3 r3 [133])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":131:11 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 4 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (ashiftrt:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (reg:SI 3 r3 [133]))) "vid.c":131:11 147 {*arm_shiftsi3}
     (nil))
(insn 35 34 36 4 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 1 [0x1]))) "vid.c":131:11 90 {*arm_andsi3_insn}
     (nil))
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:121 _9 ] [121])
            (const_int 0 [0]))) "vid.c":131:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "vid.c":131:10 273 {arm_cond_branch}
     (nil)
 -> 48)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:SI 2 r2 [134])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [3 x+0 S4 A32])) "vid.c":132:4 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 5 (set (reg:SI 3 r3 [135])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":132:4 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 5 (set (reg:SI 0 r0 [orig:122 _10 ] [122])
        (plus:SI (reg:SI 2 r2 [134])
            (reg:SI 3 r3 [135]))) "vid.c":132:4 7 {*arm_addsi3}
     (nil))
(insn 42 41 43 5 (set (reg:SI 2 r2 [136])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [3 y+0 S4 A32])) "vid.c":132:4 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 44 5 (set (reg:SI 3 r3 [137])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])) "vid.c":132:4 253 {*arm_movsi_insn}
     (nil))
(insn 44 43 45 5 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 2 r2 [136])
            (reg:SI 3 r3 [137]))) "vid.c":132:4 7 {*arm_addsi3}
     (nil))
(insn 45 44 47 5 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "vid.c":132:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 47 45 48 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("setpix") [flags 0x3]  <function_decl 0x7fd417ce1b00 setpix>) [0 setpix S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":132:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 48 47 49 6 22 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg:SI 3 r3 [139])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":130:27 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 6 (set (reg:SI 3 r3 [138])
        (plus:SI (reg:SI 3 r3 [139])
            (const_int 1 [0x1]))) "vid.c":130:27 7 {*arm_addsi3}
     (nil))
(insn 52 51 53 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])
        (reg:SI 3 r3 [138])) "vid.c":130:27 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              3 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 53 52 54 7 21 (nil) [1 uses])
(note 54 53 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 54 59 7 (set (reg:SI 3 r3 [140])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":130:20 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [140])
            (const_int 7 [0x7]))) "vid.c":130:20 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 60 59 61 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "vid.c":130:20 273 {arm_cond_branch}
     (nil)
 -> 55)
;;  succ:       4
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 8 (set (reg:SI 3 r3 [142])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])) "vid.c":127:20 253 {*arm_movsi_insn}
     (nil))
(insn 63 62 64 8 (set (reg:SI 3 r3 [141])
        (plus:SI (reg:SI 3 r3 [142])
            (const_int 1 [0x1]))) "vid.c":127:20 7 {*arm_addsi3}
     (nil))
(insn 64 63 65 8 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])
        (reg:SI 3 r3 [141])) "vid.c":127:20 253 {*arm_movsi_insn}
     (nil))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 65 64 66 9 20 (nil) [1 uses])
(note 66 65 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 70 66 71 9 (set (reg:SI 3 r3 [143])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 r+0 S4 A32])) "vid.c":127:14 253 {*arm_movsi_insn}
     (nil))
(insn 71 70 72 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 15 [0xf]))) "vid.c":127:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "vid.c":127:14 273 {arm_cond_branch}
     (nil)
 -> 67)
;;  succ:       3
;;              10 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 73 72 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 73 77 10 (clobber (reg/i:SI 0 r0)) "vid.c":135:1 -1
     (nil))
(insn 77 76 80 10 (clobber (reg:SI 3 r3 [orig:124 <retval> ] [124])) "vid.c":135:1 -1
     (nil))
(insn 80 77 75 10 (const_int 0 [0]) "vid.c":135:1 311 {nop}
     (nil))
(insn 75 80 78 10 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:124 <retval> ] [124])) "vid.c":135:1 253 {*arm_movsi_insn}
     (nil))
(insn 78 75 91 10 (use (reg/i:SI 0 r0)) "vid.c":135:1 -1
     (nil))
(note 91 78 92 10 NOTE_INSN_EPILOGUE_BEG)
(insn 92 91 93 10 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":135:1 -1
     (nil))
(insn/f 93 92 94 10 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":135:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 94 93 95 10 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":135:1 -1
     (nil))
(jump_insn 95 94 96 10 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":135:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 96 95 85)
(note 85 96 0 NOTE_INSN_DELETED)

;; Function undchar (undchar, funcdef_no=4, decl_uid=4518, cgraph_uid=5, symbol_order=10)



try_optimize_cfg iteration 1



undchar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={3d,2u} r2={8d,7u} r3={24d,22u} r11={3d,35u} r12={2d} r13={5d,23u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={4d,3u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 246{147d,99u,0e} in 60{59 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(note 8 1 86 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 86 8 87 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":138:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 87 86 88 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":138:1 -1
     (nil))
(insn/f 88 87 89 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -32 [0xffffffffffffffe0]))) "vid.c":138:1 -1
     (nil))
(insn 89 88 90 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":138:1 -1
     (nil))
(note 90 89 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 90 5 2 (set (reg:SI 3 r3 [125])
        (reg:SI 0 r0 [ c ])) "vid.c":138:1 253 {*arm_movsi_insn}
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [3 x+0 S4 A32])
        (reg:SI 1 r1 [ x ])) "vid.c":138:1 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [3 y+0 S4 A32])
        (reg:SI 2 r2 [ y ])) "vid.c":138:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 6 7 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -21 [0xffffffffffffffeb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [126])) "vid.c":138:1 263 {*arm_movqi_insn}
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg/f:SI 3 r3 [127])
        (symbol_ref:SI ("font") [flags 0x2]  <var_decl 0x7fd4189cccf0 font>)) "vid.c":142:19 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 3 r3 [orig:113 font.27_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [127]) [2 font+0 S4 A32])) "vid.c":142:19 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -21 [0xffffffffffffffeb])) [0 c+0 S1 A8]))) "vid.c":142:22 175 {*arm_zero_extendqisi2}
     (nil))
(insn 13 12 15 2 (set (reg:SI 2 r2 [orig:115 _3 ] [115])
        (ashift:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 4 [0x4]))) "vid.c":142:22 147 {*arm_shiftsi3}
     (nil))
(insn 15 13 16 2 (set (reg:SI 3 r3 [128])
        (plus:SI (reg/f:SI 3 r3 [orig:113 font.27_1 ] [113])
            (reg:SI 2 r2 [orig:116 _4 ] [116]))) "vid.c":142:12 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 caddress+0 S4 A32])
        (reg:SI 3 r3 [128])) "vid.c":142:12 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 2 (set (reg:SI 3 r3 [129])
        (const_int 0 [0])) "vid.c":145:11 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 81 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])
        (reg:SI 3 r3 [129])) "vid.c":145:11 253 {*arm_movsi_insn}
     (nil))
(jump_insn 81 18 82 2 (set (pc)
        (label_ref 65)) "vid.c":145:3 284 {*arm_jump}
     (nil)
 -> 65)
;;  succ:       9 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 82 81 67)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 67 82 21 3 32 (nil) [1 uses])
(note 21 67 22 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 23 3 (set (reg:SI 3 r3 [orig:117 row.28_5 ] [117])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])) "vid.c":146:23 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg:SI 2 r2 [130])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [2 caddress+0 S4 A32])) "vid.c":146:23 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (reg/f:SI 3 r3 [orig:118 _6 ] [118])
        (plus:SI (reg:SI 2 r2 [130])
            (reg:SI 3 r3 [orig:117 row.28_5 ] [117]))) "vid.c":146:23 7 {*arm_addsi3}
     (nil))
(insn 25 24 26 3 (set (reg:QI 3 r3 [131])
        (mem:QI (reg/f:SI 3 r3 [orig:118 _6 ] [118]) [0 *_6+0 S1 A8])) "vid.c":146:10 263 {*arm_movqi_insn}
     (nil))
(insn 26 25 27 3 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -17 [0xffffffffffffffef])) [0 byte+0 S1 A8])
        (reg:QI 3 r3 [131])) "vid.c":146:10 263 {*arm_movqi_insn}
     (nil))
(insn 27 26 28 3 (set (reg:SI 3 r3 [132])
        (const_int 0 [0])) "vid.c":148:13 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 83 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])
        (reg:SI 3 r3 [132])) "vid.c":148:13 253 {*arm_movsi_insn}
     (nil))
(jump_insn 83 28 84 3 (set (pc)
        (label_ref 53)) "vid.c":148:5 284 {*arm_jump}
     (nil)
 -> 53)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 84 83 55)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 55 84 31 4 31 (nil) [1 uses])
(note 31 55 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 4 (set (reg:SI 2 r2 [orig:119 _7 ] [119])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -17 [0xffffffffffffffef])) [0 byte+0 S1 A8]))) "vid.c":149:11 175 {*arm_zero_extendqisi2}
     (nil))
(insn 33 32 34 4 (set (reg:SI 3 r3 [133])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":149:11 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 35 4 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (ashiftrt:SI (reg:SI 2 r2 [orig:119 _7 ] [119])
            (reg:SI 3 r3 [133]))) "vid.c":149:11 147 {*arm_shiftsi3}
     (nil))
(insn 35 34 36 4 (set (reg:SI 3 r3 [orig:121 _9 ] [121])
        (and:SI (reg:SI 3 r3 [orig:120 _8 ] [120])
            (const_int 1 [0x1]))) "vid.c":149:11 90 {*arm_andsi3_insn}
     (nil))
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:121 _9 ] [121])
            (const_int 0 [0]))) "vid.c":149:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) "vid.c":149:10 273 {arm_cond_branch}
     (nil)
 -> 48)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:SI 2 r2 [134])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -28 [0xffffffffffffffe4])) [3 x+0 S4 A32])) "vid.c":150:4 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 5 (set (reg:SI 3 r3 [135])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":150:4 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 5 (set (reg:SI 0 r0 [orig:122 _10 ] [122])
        (plus:SI (reg:SI 2 r2 [134])
            (reg:SI 3 r3 [135]))) "vid.c":150:4 7 {*arm_addsi3}
     (nil))
(insn 42 41 43 5 (set (reg:SI 2 r2 [136])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -32 [0xffffffffffffffe0])) [3 y+0 S4 A32])) "vid.c":150:4 253 {*arm_movsi_insn}
     (nil))
(insn 43 42 44 5 (set (reg:SI 3 r3 [137])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])) "vid.c":150:4 253 {*arm_movsi_insn}
     (nil))
(insn 44 43 45 5 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (plus:SI (reg:SI 2 r2 [136])
            (reg:SI 3 r3 [137]))) "vid.c":150:4 7 {*arm_addsi3}
     (nil))
(insn 45 44 47 5 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:123 _11 ] [123])) "vid.c":150:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 47 45 48 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("clrpix") [flags 0x3]  <function_decl 0x7fd417ce1900 clrpix>) [0 clrpix S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":150:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 48 47 49 6 30 (nil) [1 uses])
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 6 (set (reg:SI 3 r3 [139])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":148:27 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 6 (set (reg:SI 3 r3 [138])
        (plus:SI (reg:SI 3 r3 [139])
            (const_int 1 [0x1]))) "vid.c":148:27 7 {*arm_addsi3}
     (nil))
(insn 52 51 53 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])
        (reg:SI 3 r3 [138])) "vid.c":148:27 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              3 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 53 52 54 7 29 (nil) [1 uses])
(note 54 53 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 54 59 7 (set (reg:SI 3 r3 [140])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 bit+0 S4 A64])) "vid.c":148:20 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 60 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [140])
            (const_int 7 [0x7]))) "vid.c":148:20 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 60 59 61 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 55)
            (pc))) "vid.c":148:20 273 {arm_cond_branch}
     (nil)
 -> 55)
;;  succ:       4
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 61 60 62 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 8 (set (reg:SI 3 r3 [142])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])) "vid.c":145:26 253 {*arm_movsi_insn}
     (nil))
(insn 63 62 64 8 (set (reg:SI 3 r3 [141])
        (plus:SI (reg:SI 3 r3 [142])
            (const_int 1 [0x1]))) "vid.c":145:26 7 {*arm_addsi3}
     (nil))
(insn 64 63 65 8 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])
        (reg:SI 3 r3 [141])) "vid.c":145:26 253 {*arm_movsi_insn}
     (nil))
;;  succ:       9 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 65 64 66 9 28 (nil) [1 uses])
(note 66 65 70 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 70 66 71 9 (set (reg:SI 3 r3 [143])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 row+0 S4 A32])) "vid.c":145:18 253 {*arm_movsi_insn}
     (nil))
(insn 71 70 72 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [143])
            (const_int 15 [0xf]))) "vid.c":145:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 72 71 73 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 67)
            (pc))) "vid.c":145:18 273 {arm_cond_branch}
     (nil)
 -> 67)
;;  succ:       3
;;              10 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 73 72 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 73 77 10 (clobber (reg/i:SI 0 r0)) "vid.c":153:1 -1
     (nil))
(insn 77 76 80 10 (clobber (reg:SI 3 r3 [orig:124 <retval> ] [124])) "vid.c":153:1 -1
     (nil))
(insn 80 77 75 10 (const_int 0 [0]) "vid.c":153:1 311 {nop}
     (nil))
(insn 75 80 78 10 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:124 <retval> ] [124])) "vid.c":153:1 253 {*arm_movsi_insn}
     (nil))
(insn 78 75 91 10 (use (reg/i:SI 0 r0)) "vid.c":153:1 -1
     (nil))
(note 91 78 92 10 NOTE_INSN_EPILOGUE_BEG)
(insn 92 91 93 10 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":153:1 -1
     (nil))
(insn/f 93 92 94 10 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":153:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 94 93 95 10 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":153:1 -1
     (nil))
(jump_insn 95 94 96 10 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":153:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 96 95 85)
(note 85 96 0 NOTE_INSN_DELETED)

;; Function dstring (dstring, funcdef_no=5, decl_uid=4535, cgraph_uid=6, symbol_order=11)



try_optimize_cfg iteration 1



dstring

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={3d,2u} r2={3d,2u} r3={11d,9u} r11={3d,19u} r12={2d} r13={5d,18u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 185{127d,58u,0e} in 33{32 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	
(note 6 1 41 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 41 6 42 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":156:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 42 41 43 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":156:1 -1
     (nil))
(insn/f 43 42 44 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "vid.c":156:1 -1
     (nil))
(insn 44 43 45 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":156:1 -1
     (nil))
(note 45 44 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 45 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 0 r0 [ s ])) "vid.c":156:1 253 {*arm_movsi_insn}
     (nil))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A32])
        (reg:SI 1 r1 [ x ])) "vid.c":156:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 3 5 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 y+0 S4 A32])
        (reg:SI 2 r2 [ y ])) "vid.c":156:1 253 {*arm_movsi_insn}
     (nil))
(note 5 4 38 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 38 5 39 2 (set (pc)
        (label_ref 23)) "vid.c":157:8 284 {*arm_jump}
     (nil)
 -> 23)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 39 38 27)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 27 39 10 3 37 (nil) [1 uses])
(note 10 27 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 3 r3 [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":158:5 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 3 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [116]) [0 *s_3+0 S1 A8]))) "vid.c":158:5 175 {*arm_zero_extendqisi2}
     (nil))
(insn 13 12 14 3 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 y+0 S4 A32])) "vid.c":158:5 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 3 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A32])) "vid.c":158:5 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:113 _1 ] [113])) "vid.c":158:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 16 15 17 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("dchar") [flags 0x3]  <function_decl 0x7fd417ce1d00 dchar>) [0 dchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":158:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 17 16 18 3 (set (reg:SI 3 r3 [118])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A32])) "vid.c":159:6 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 3 (set (reg:SI 3 r3 [117])
        (plus:SI (reg:SI 3 r3 [118])
            (const_int 8 [0x8]))) "vid.c":159:6 7 {*arm_addsi3}
     (nil))
(insn 19 18 20 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A32])
        (reg:SI 3 r3 [117])) "vid.c":159:6 253 {*arm_movsi_insn}
     (nil))
(insn 20 19 21 3 (set (reg:SI 3 r3 [120])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":160:6 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 3 (set (reg:SI 3 r3 [119])
        (plus:SI (reg:SI 3 r3 [120])
            (const_int 1 [0x1]))) "vid.c":160:6 7 {*arm_addsi3}
     (nil))
(insn 22 21 23 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 3 r3 [119])) "vid.c":160:6 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 23 22 24 4 36 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 4 (set (reg/f:SI 3 r3 [121])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":157:9 253 {*arm_movsi_insn}
     (nil))
(insn 26 25 28 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [121]) [0 *s_3+0 S1 A8]))) "vid.c":157:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 28 26 29 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 0 [0]))) "vid.c":157:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 29 28 30 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) "vid.c":157:9 273 {arm_cond_branch}
     (nil)
 -> 27)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 30 29 33 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 33 30 34 5 (clobber (reg/i:SI 0 r0)) "vid.c":162:1 -1
     (nil))
(insn 34 33 37 5 (clobber (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":162:1 -1
     (nil))
(insn 37 34 32 5 (const_int 0 [0]) "vid.c":162:1 311 {nop}
     (nil))
(insn 32 37 35 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":162:1 253 {*arm_movsi_insn}
     (nil))
(insn 35 32 46 5 (use (reg/i:SI 0 r0)) "vid.c":162:1 -1
     (nil))
(note 46 35 47 5 NOTE_INSN_EPILOGUE_BEG)
(insn 47 46 48 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":162:1 -1
     (nil))
(insn/f 48 47 49 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":162:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 49 48 50 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":162:1 -1
     (nil))
(jump_insn 50 49 51 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":162:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 51 50 40)
(note 40 51 0 NOTE_INSN_DELETED)

;; Function scroll (scroll, funcdef_no=6, decl_uid=4540, cgraph_uid=7, symbol_order=12)



try_optimize_cfg iteration 1



scroll

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 100 [cc]
;;  ref usage 	r0={3d,2u} r1={2d,1u} r2={5d,4u} r3={14d,13u} r11={3d,14u} r13={5d,14u} r14={1d,1u} r100={1d,1u} r102={1d,1u} 
;;    total ref usage 86{35d,51u,0e} in 37{37 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 3 1 47 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 47 3 48 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -4 [0xfffffffffffffffc]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
        ]) "vid.c":165:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -4 [0xfffffffffffffffc])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
            ])
        (nil)))
(insn/f 48 47 49 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 0 [0]))) "vid.c":165:1 -1
     (nil))
(insn/f 49 48 50 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -12 [0xfffffffffffffff4]))) "vid.c":165:1 -1
     (nil))
(insn 50 49 51 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":165:1 -1
     (nil))
(note 51 50 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 51 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 3 r3 [124])
        (const_int 0 [0])) "vid.c":167:9 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 43 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])
        (reg:SI 3 r3 [124])) "vid.c":167:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 43 6 44 2 (set (pc)
        (label_ref 26)) "vid.c":167:3 284 {*arm_jump}
     (nil)
 -> 26)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 44 43 28)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 1 [r1] 2 [r2] 3 [r3]
(code_label 28 44 9 3 40 (nil) [1 uses])
(note 9 28 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg/f:SI 3 r3 [125])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 3 (set (reg/f:SI 2 r2 [orig:113 fb.29_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [125]) [1 fb+0 S4 A32])) "vid.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 13 3 (set (reg:SI 3 r3 [orig:114 i.30_2 ] [114])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])) "vid.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 3 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (plus:SI (reg:SI 3 r3 [orig:114 i.30_2 ] [114])
            (const_int 10240 [0x2800]))) "vid.c":168:15 7 {*arm_addsi3}
     (nil))
(insn 14 13 15 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (ashift:SI (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int 2 [0x2]))) "vid.c":168:15 147 {*arm_shiftsi3}
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 2 r2 [orig:117 _5 ] [117])
        (plus:SI (reg/f:SI 2 r2 [orig:113 fb.29_1 ] [113])
            (reg:SI 3 r3 [orig:116 _4 ] [116]))) "vid.c":168:15 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("fb") [flags 0x2]  <var_decl 0x7fd4189ccc60 fb>)) "vid.c":168:7 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg/f:SI 1 r1 [orig:118 fb.31_6 ] [118])
        (mem/f/c:SI (reg/f:SI 3 r3 [126]) [1 fb+0 S4 A32])) "vid.c":168:7 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 3 (set (reg:SI 3 r3 [orig:119 i.32_7 ] [119])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])) "vid.c":168:7 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 3 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (ashift:SI (reg:SI 3 r3 [orig:119 i.32_7 ] [119])
            (const_int 2 [0x2]))) "vid.c":168:7 147 {*arm_shiftsi3}
     (nil))
(insn 20 19 21 3 (set (reg/f:SI 3 r3 [orig:121 _9 ] [121])
        (plus:SI (reg/f:SI 1 r1 [orig:118 fb.31_6 ] [118])
            (reg:SI 3 r3 [orig:120 _8 ] [120]))) "vid.c":168:7 7 {*arm_addsi3}
     (nil))
(insn 21 20 22 3 (set (reg:SI 2 r2 [orig:122 _10 ] [122])
        (mem/v:SI (reg/f:SI 2 r2 [orig:117 _5 ] [117]) [3 *_5+0 S4 A32])) "vid.c":168:15 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 3 (set (mem/v:SI (reg/f:SI 3 r3 [orig:121 _9 ] [121]) [3 *_9+0 S4 A32])
        (reg:SI 2 r2 [orig:122 _10 ] [122])) "vid.c":168:11 253 {*arm_movsi_insn}
     (nil))
(insn 23 22 24 3 (set (reg:SI 3 r3 [128])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])) "vid.c":167:32 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 3 (set (reg:SI 3 r3 [127])
        (plus:SI (reg:SI 3 r3 [128])
            (const_int 1 [0x1]))) "vid.c":167:32 7 {*arm_addsi3}
     (nil))
(insn 25 24 26 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])
        (reg:SI 3 r3 [127])) "vid.c":167:32 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(code_label 26 25 27 4 39 (nil) [1 uses])
(note 27 26 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 27 32 4 (set (reg:SI 3 r3 [129])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 i+0 S4 A32])) "vid.c":167:14 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 4 (set (reg:SI 2 r2 [130])
        (const_int 296960 [0x48800])) "vid.c":167:14 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [129])
            (reg:SI 2 r2 [130]))) "vid.c":167:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 34 33 35 4 (set (pc)
        (if_then_else (lt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "vid.c":167:14 273 {arm_cond_branch}
     (nil)
 -> 28)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 35 34 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 38 35 39 5 (clobber (reg/i:SI 0 r0)) "vid.c":170:1 -1
     (nil))
(insn 39 38 42 5 (clobber (reg:SI 3 r3 [orig:123 <retval> ] [123])) "vid.c":170:1 -1
     (nil))
(insn 42 39 37 5 (const_int 0 [0]) "vid.c":170:1 311 {nop}
     (nil))
(insn 37 42 40 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:123 <retval> ] [123])) "vid.c":170:1 253 {*arm_movsi_insn}
     (nil))
(insn 40 37 52 5 (use (reg/i:SI 0 r0)) "vid.c":170:1 -1
     (nil))
(note 52 40 53 5 NOTE_INSN_EPILOGUE_BEG)
(insn 53 52 54 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":170:1 -1
     (nil))
(insn/f 54 53 55 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int 0 [0]))) "vid.c":170:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (reg/f:SI 11 fp))
        (nil)))
(insn 55 54 56 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":170:1 -1
     (nil))
(insn/f 56 55 57 5 (set (reg/f:SI 11 fp)
        (mem:SI (post_inc:SI (reg/f:SI 13 sp)) [4  S4 A32])) "vid.c":170:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])))
        (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
            (nil))))
(jump_insn 57 56 58 5 (simple_return) "vid.c":170:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 58 57 46)
(note 46 58 0 NOTE_INSN_DELETED)

;; Function kpchar (kpchar, funcdef_no=7, decl_uid=4550, cgraph_uid=8, symbol_order=13)



try_optimize_cfg iteration 1



kpchar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,4u} r1={3d,2u} r2={3d,2u} r3={9d,7u} r11={3d,15u} r12={2d} r13={5d,15u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 172{124d,48u,0e} in 28{27 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 8 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 8 30 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":173:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 30 29 31 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":173:1 -1
     (nil))
(insn/f 31 30 32 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) "vid.c":173:1 -1
     (nil))
(insn 32 31 33 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":173:1 -1
     (nil))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 33 5 2 (set (reg:SI 3 r3 [114])
        (reg:SI 0 r0 [ c ])) "vid.c":173:1 253 {*arm_movsi_insn}
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 ro+0 S4 A32])
        (reg:SI 1 r1 [ ro ])) "vid.c":173:1 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [3 co+0 S4 A32])
        (reg:SI 2 r2 [ co ])) "vid.c":173:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 6 7 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -13 [0xfffffffffffffff3])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [115])) "vid.c":173:1 263 {*arm_movqi_insn}
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:SI 3 r3 [117])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [3 co+0 S4 A32])) "vid.c":175:6 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 3 r3 [116])
        (ashift:SI (reg:SI 3 r3 [117])
            (const_int 3 [0x3]))) "vid.c":175:6 147 {*arm_shiftsi3}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])
        (reg:SI 3 r3 [116])) "vid.c":175:6 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 3 r3 [119])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 ro+0 S4 A32])) "vid.c":176:6 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [118])
        (ashift:SI (reg:SI 3 r3 [119])
            (const_int 4 [0x4]))) "vid.c":176:6 147 {*arm_shiftsi3}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])
        (reg:SI 3 r3 [118])) "vid.c":176:6 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg:SI 3 r3 [120])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -13 [0xfffffffffffffff3])) [0 c+0 S1 A8]))) "vid.c":178:4 175 {*arm_zero_extendqisi2}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])) "vid.c":178:4 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])) "vid.c":178:4 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [120])) "vid.c":178:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 20 19 23 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("dchar") [flags 0x3]  <function_decl 0x7fd417ce1d00 dchar>) [0 dchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":178:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 23 20 24 2 (clobber (reg/i:SI 0 r0)) "vid.c":180:1 -1
     (nil))
(insn 24 23 27 2 (clobber (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":180:1 -1
     (nil))
(insn 27 24 22 2 (const_int 0 [0]) "vid.c":180:1 311 {nop}
     (nil))
(insn 22 27 25 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":180:1 253 {*arm_movsi_insn}
     (nil))
(insn 25 22 34 2 (use (reg/i:SI 0 r0)) "vid.c":180:1 -1
     (nil))
(note 34 25 35 2 NOTE_INSN_EPILOGUE_BEG)
(insn 35 34 36 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":180:1 -1
     (nil))
(insn/f 36 35 37 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":180:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 37 36 38 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":180:1 -1
     (nil))
(jump_insn 38 37 39 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":180:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 39 38 28)
(note 28 39 0 NOTE_INSN_DELETED)

;; Function unkpchar (unkpchar, funcdef_no=8, decl_uid=4557, cgraph_uid=9, symbol_order=14)



try_optimize_cfg iteration 1



unkpchar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,4u} r1={3d,2u} r2={3d,2u} r3={9d,7u} r11={3d,15u} r12={2d} r13={5d,15u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 172{124d,48u,0e} in 28{27 regular + 1 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 8 1 29 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 29 8 30 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":183:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 30 29 31 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":183:1 -1
     (nil))
(insn/f 31 30 32 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -24 [0xffffffffffffffe8]))) "vid.c":183:1 -1
     (nil))
(insn 32 31 33 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":183:1 -1
     (nil))
(note 33 32 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 33 5 2 (set (reg:SI 3 r3 [114])
        (reg:SI 0 r0 [ c ])) "vid.c":183:1 253 {*arm_movsi_insn}
     (nil))
(insn 5 2 6 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 ro+0 S4 A32])
        (reg:SI 1 r1 [ ro ])) "vid.c":183:1 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [3 co+0 S4 A32])
        (reg:SI 2 r2 [ co ])) "vid.c":183:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 6 7 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -13 [0xfffffffffffffff3])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [115])) "vid.c":183:1 263 {*arm_movqi_insn}
     (nil))
(note 7 4 10 2 NOTE_INSN_FUNCTION_BEG)
(insn 10 7 11 2 (set (reg:SI 3 r3 [117])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -24 [0xffffffffffffffe8])) [3 co+0 S4 A32])) "vid.c":185:6 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 3 r3 [116])
        (ashift:SI (reg:SI 3 r3 [117])
            (const_int 3 [0x3]))) "vid.c":185:6 147 {*arm_shiftsi3}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])
        (reg:SI 3 r3 [116])) "vid.c":185:6 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 3 r3 [119])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 ro+0 S4 A32])) "vid.c":186:6 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3 [118])
        (ashift:SI (reg:SI 3 r3 [119])
            (const_int 4 [0x4]))) "vid.c":186:6 147 {*arm_shiftsi3}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])
        (reg:SI 3 r3 [118])) "vid.c":186:6 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 2 (set (reg:SI 3 r3 [120])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -13 [0xfffffffffffffff3])) [0 c+0 S1 A8]))) "vid.c":188:4 175 {*arm_zero_extendqisi2}
     (nil))
(insn 17 16 18 2 (set (reg:SI 2 r2)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])) "vid.c":188:4 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])) "vid.c":188:4 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [120])) "vid.c":188:4 253 {*arm_movsi_insn}
     (nil))
(call_insn 20 19 23 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("undchar") [flags 0x3]  <function_decl 0x7fd417ce1f00 undchar>) [0 undchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":188:4 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 23 20 24 2 (clobber (reg/i:SI 0 r0)) "vid.c":189:1 -1
     (nil))
(insn 24 23 27 2 (clobber (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":189:1 -1
     (nil))
(insn 27 24 22 2 (const_int 0 [0]) "vid.c":189:1 311 {nop}
     (nil))
(insn 22 27 25 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":189:1 253 {*arm_movsi_insn}
     (nil))
(insn 25 22 34 2 (use (reg/i:SI 0 r0)) "vid.c":189:1 -1
     (nil))
(note 34 25 35 2 NOTE_INSN_EPILOGUE_BEG)
(insn 35 34 36 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":189:1 -1
     (nil))
(insn/f 36 35 37 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":189:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 37 36 38 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":189:1 -1
     (nil))
(jump_insn 38 37 39 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":189:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 39 38 28)
(note 28 39 0 NOTE_INSN_DELETED)

;; Function erasechar (erasechar, funcdef_no=9, decl_uid=4561, cgraph_uid=10, symbol_order=15)



try_optimize_cfg iteration 1



erasechar

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,3u} r1={3d,1u} r2={4d,2u} r3={20d,18u} r11={3d,25u} r12={2d} r13={5d,21u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={3d,2u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 213{138d,75u,0e} in 47{46 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 3 1 68 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 68 3 69 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":192:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 69 68 70 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":192:1 -1
     (nil))
(insn/f 70 69 71 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "vid.c":192:1 -1
     (nil))
(insn 71 70 72 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":192:1 -1
     (nil))
(note 72 71 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 72 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":197:10 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg:SI 3 r3 [orig:113 col.33_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [118]) [3 col+0 S4 A32])) "vid.c":197:10 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [119])
        (ashift:SI (reg:SI 3 r3 [orig:113 col.33_1 ] [113])
            (const_int 3 [0x3]))) "vid.c":197:5 147 {*arm_shiftsi3}
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])
        (reg:SI 3 r3 [119])) "vid.c":197:5 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 3 r3 [120])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":198:10 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg:SI 3 r3 [orig:114 row.34_2 ] [114])
        (mem/c:SI (reg/f:SI 3 r3 [120]) [3 row+0 S4 A32])) "vid.c":198:10 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 3 r3 [121])
        (ashift:SI (reg:SI 3 r3 [orig:114 row.34_2 ] [114])
            (const_int 4 [0x4]))) "vid.c":198:5 147 {*arm_shiftsi3}
     (nil))
(insn 12 11 13 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])
        (reg:SI 3 r3 [121])) "vid.c":198:5 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 3 r3 [122])
        (const_int 0 [0])) "vid.c":202:9 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 63 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 r+0 S4 A64])
        (reg:SI 3 r3 [122])) "vid.c":202:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 63 14 64 2 (set (pc)
        (label_ref 47)) "vid.c":202:3 284 {*arm_jump}
     (nil)
 -> 47)
;;  succ:       7 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 64 63 49)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 49 64 17 3 49 (nil) [1 uses])
(note 17 49 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg:SI 3 r3 [123])
        (const_int 0 [0])) "vid.c":203:14 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 65 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 bit+0 S4 A32])
        (reg:SI 3 r3 [123])) "vid.c":203:14 253 {*arm_movsi_insn}
     (nil))
(jump_insn 65 19 66 3 (set (pc)
        (label_ref 35)) "vid.c":203:6 284 {*arm_jump}
     (nil)
 -> 35)
;;  succ:       5 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 66 65 37)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 37 66 22 4 48 (nil) [1 uses])
(note 22 37 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 23 22 24 4 (set (reg:SI 2 r2 [124])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [3 x+0 S4 A64])) "vid.c":204:9 253 {*arm_movsi_insn}
     (nil))
(insn 24 23 25 4 (set (reg:SI 3 r3 [125])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 bit+0 S4 A32])) "vid.c":204:9 253 {*arm_movsi_insn}
     (nil))
(insn 25 24 26 4 (set (reg:SI 0 r0 [orig:115 _3 ] [115])
        (plus:SI (reg:SI 2 r2 [124])
            (reg:SI 3 r3 [125]))) "vid.c":204:9 7 {*arm_addsi3}
     (nil))
(insn 26 25 27 4 (set (reg:SI 2 r2 [126])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 y+0 S4 A32])) "vid.c":204:9 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 28 4 (set (reg:SI 3 r3 [127])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 r+0 S4 A64])) "vid.c":204:9 253 {*arm_movsi_insn}
     (nil))
(insn 28 27 29 4 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (plus:SI (reg:SI 2 r2 [126])
            (reg:SI 3 r3 [127]))) "vid.c":204:9 7 {*arm_addsi3}
     (nil))
(insn 29 28 31 4 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "vid.c":204:9 253 {*arm_movsi_insn}
     (nil))
(call_insn 31 29 32 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("clrpix") [flags 0x3]  <function_decl 0x7fd417ce1900 clrpix>) [0 clrpix S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":204:9 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 32 31 33 4 (set (reg:SI 3 r3 [129])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 bit+0 S4 A32])) "vid.c":203:28 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 4 (set (reg:SI 3 r3 [128])
        (plus:SI (reg:SI 3 r3 [129])
            (const_int 1 [0x1]))) "vid.c":203:28 7 {*arm_addsi3}
     (nil))
(insn 34 33 35 4 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 bit+0 S4 A32])
        (reg:SI 3 r3 [128])) "vid.c":203:28 253 {*arm_movsi_insn}
     (nil))
;;  succ:       5 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU,DFS_BACK)
;;              3 [always] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 35 34 36 5 47 (nil) [1 uses])
(note 36 35 40 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 40 36 41 5 (set (reg:SI 3 r3 [130])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 bit+0 S4 A32])) "vid.c":203:21 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [130])
            (const_int 7 [0x7]))) "vid.c":203:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 42 41 43 5 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) "vid.c":203:21 273 {arm_cond_branch}
     (nil)
 -> 37)
;;  succ:       4
;;              6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 43 42 44 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 6 (set (reg:SI 3 r3 [132])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 r+0 S4 A64])) "vid.c":202:20 253 {*arm_movsi_insn}
     (nil))
(insn 45 44 46 6 (set (reg:SI 3 r3 [131])
        (plus:SI (reg:SI 3 r3 [132])
            (const_int 1 [0x1]))) "vid.c":202:20 7 {*arm_addsi3}
     (nil))
(insn 46 45 47 6 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 r+0 S4 A64])
        (reg:SI 3 r3 [131])) "vid.c":202:20 253 {*arm_movsi_insn}
     (nil))
;;  succ:       7 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       6 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 47 46 48 7 46 (nil) [1 uses])
(note 48 47 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 52 48 53 7 (set (reg:SI 3 r3 [133])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -20 [0xffffffffffffffec])) [3 r+0 S4 A64])) "vid.c":202:14 253 {*arm_movsi_insn}
     (nil))
(insn 53 52 54 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [133])
            (const_int 15 [0xf]))) "vid.c":202:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 54 53 55 7 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 49)
            (pc))) "vid.c":202:14 273 {arm_cond_branch}
     (nil)
 -> 49)
;;  succ:       3
;;              8 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 (FALLTHRU)
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 55 54 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 58 55 59 8 (clobber (reg/i:SI 0 r0)) "vid.c":207:1 -1
     (nil))
(insn 59 58 62 8 (clobber (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":207:1 -1
     (nil))
(insn 62 59 57 8 (const_int 0 [0]) "vid.c":207:1 311 {nop}
     (nil))
(insn 57 62 60 8 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":207:1 253 {*arm_movsi_insn}
     (nil))
(insn 60 57 73 8 (use (reg/i:SI 0 r0)) "vid.c":207:1 -1
     (nil))
(note 73 60 74 8 NOTE_INSN_EPILOGUE_BEG)
(insn 74 73 75 8 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":207:1 -1
     (nil))
(insn/f 75 74 76 8 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":207:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 76 75 77 8 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":207:1 -1
     (nil))
(jump_insn 77 76 78 8 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":207:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 78 77 67)
(note 67 78 0 NOTE_INSN_DELETED)

;; Function clrcursor (clrcursor, funcdef_no=10, decl_uid=4577, cgraph_uid=11, symbol_order=16)



try_optimize_cfg iteration 1



clrcursor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,3u} r1={3d,1u} r2={4d,2u} r3={5d,3u} r11={2d,3u} r12={2d} r13={2d,6u} r14={2d,2u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 137{116d,21u,0e} in 15{14 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 3 1 21 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 21 3 22 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":210:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 22 21 23 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":210:1 -1
     (nil))
(note 23 22 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 23 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [116])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (reg:SI 3 r3 [orig:113 row.35_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [116]) [3 row+0 S4 A32])) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 2 r2 [117])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(insn 8 7 10 2 (set (reg:SI 2 r2 [orig:114 col.36_2 ] [114])
        (mem/c:SI (reg/f:SI 2 r2 [117]) [3 col+0 S4 A32])) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(insn 10 8 11 2 (set (reg:SI 1 r1)
        (reg:SI 3 r3 [orig:113 row.35_1 ] [113])) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (const_int 127 [0x7f])) "vid.c":211:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 12 11 15 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("unkpchar") [flags 0x3]  <function_decl 0x7fd417cfe700 unkpchar>) [0 unkpchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":211:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 15 12 16 2 (clobber (reg/i:SI 0 r0)) "vid.c":212:1 -1
     (nil))
(insn 16 15 19 2 (clobber (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":212:1 -1
     (nil))
(insn 19 16 14 2 (const_int 0 [0]) "vid.c":212:1 311 {nop}
     (nil))
(insn 14 19 17 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":212:1 253 {*arm_movsi_insn}
     (nil))
(insn 17 14 24 2 (use (reg/i:SI 0 r0)) "vid.c":212:1 -1
     (nil))
(note 24 17 25 2 NOTE_INSN_EPILOGUE_BEG)
(jump_insn 25 24 26 2 (return) "vid.c":212:1 -1
     (nil)
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 26 25 20)
(note 20 26 0 NOTE_INSN_DELETED)

;; Function putcursor (putcursor, funcdef_no=11, decl_uid=4580, cgraph_uid=12, symbol_order=17)



try_optimize_cfg iteration 1



putcursor

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,4u} r1={3d,1u} r2={3d,1u} r3={7d,5u} r11={3d,7u} r12={2d} r13={5d,15u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 158{122d,36u,0e} in 22{21 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 6 1 25 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 25 6 26 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":215:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 26 25 27 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":215:1 -1
     (nil))
(insn/f 27 26 28 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":215:1 -1
     (nil))
(insn 28 27 29 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":215:1 -1
     (nil))
(note 29 28 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 29 4 2 (set (reg:SI 3 r3 [116])
        (reg:SI 0 r0 [ c ])) "vid.c":215:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 2 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [117])) "vid.c":215:1 263 {*arm_movqi_insn}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:SI 3 r3 [118])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":216:3 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:SI 1 r1 [orig:113 row.37_1 ] [113])
        (mem/c:SI (reg/f:SI 3 r3 [118]) [3 row+0 S4 A32])) "vid.c":216:3 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 2 (set (reg/f:SI 3 r3 [119])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":216:3 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:SI 2 r2 [orig:114 col.38_2 ] [114])
        (mem/c:SI (reg/f:SI 3 r3 [119]) [3 col+0 S4 A32])) "vid.c":216:3 253 {*arm_movsi_insn}
     (nil))
(insn 12 11 15 2 (set (reg:SI 3 r3 [120])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":216:3 175 {*arm_zero_extendqisi2}
     (nil))
(insn 15 12 16 2 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [120])) "vid.c":216:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 16 15 19 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kpchar") [flags 0x3]  <function_decl 0x7fd417cfe500 kpchar>) [0 kpchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":216:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 19 16 20 2 (clobber (reg/i:SI 0 r0)) "vid.c":217:1 -1
     (nil))
(insn 20 19 23 2 (clobber (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":217:1 -1
     (nil))
(insn 23 20 18 2 (const_int 0 [0]) "vid.c":217:1 311 {nop}
     (nil))
(insn 18 23 21 2 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":217:1 253 {*arm_movsi_insn}
     (nil))
(insn 21 18 30 2 (use (reg/i:SI 0 r0)) "vid.c":217:1 -1
     (nil))
(note 30 21 31 2 NOTE_INSN_EPILOGUE_BEG)
(insn 31 30 32 2 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":217:1 -1
     (nil))
(insn/f 32 31 33 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":217:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 33 32 34 2 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":217:1 -1
     (nil))
(jump_insn 34 33 35 2 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":217:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 35 34 24)
(note 24 35 0 NOTE_INSN_DELETED)

;; Function kputc (kputc, funcdef_no=12, decl_uid=4583, cgraph_uid=13, symbol_order=18)



try_optimize_cfg iteration 1



kputc

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,8u} r1={11d,1u} r2={19d,9u} r3={50d,40u} r11={3d,24u} r12={18d} r13={5d,37u} r14={10d,2u} r15={10d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={16d,7u} r101={9d} r102={1d,1u} r104={9d} r105={9d} r106={9d} 
;;    total ref usage 1081{952d,129u,0e} in 103{94 regular + 9 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 6 1 147 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 147 6 148 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":220:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 148 147 149 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":220:1 -1
     (nil))
(insn/f 149 148 150 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":220:1 -1
     (nil))
(insn 150 149 151 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":220:1 -1
     (nil))
(note 151 150 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 151 4 2 (set (reg:SI 3 r3 [132])
        (reg:SI 0 r0 [ c ])) "vid.c":220:1 253 {*arm_movsi_insn}
     (nil))
(insn 4 2 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [133])) "vid.c":220:1 263 {*arm_movqi_insn}
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 8 5 9 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("clrcursor") [flags 0x3]  <function_decl 0x7fd417cfeb00 clrcursor>) [0 clrcursor S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":221:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 3 r3 [134])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":222:6 175 {*arm_zero_extendqisi2}
     (nil))
(insn 10 9 11 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [134])
            (const_int 13 [0xd]))) "vid.c":222:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "vid.c":222:6 273 {arm_cond_branch}
     (nil)
 -> 22)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 12 11 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 3 (set (reg/f:SI 3 r3 [135])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":223:8 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 3 (set (reg:SI 2 r2 [136])
        (const_int 0 [0])) "vid.c":223:8 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 3 (set (mem/c:SI (reg/f:SI 3 r3 [135]) [3 col+0 S4 A32])
        (reg:SI 2 r2 [136])) "vid.c":223:8 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 3 (set (reg/f:SI 3 r3 [137])
        (symbol_ref:SI ("cursor") [flags 0x2]  <var_decl 0x7fd4189ccbd0 cursor>)) "vid.c":225:5 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg:SI 3 r3 [orig:113 cursor.39_1 ] [113])
        (zero_extend:SI (mem/c:QI (reg/f:SI 3 r3 [137]) [0 cursor+0 S1 A8]))) "vid.c":225:5 175 {*arm_zero_extendqisi2}
     (nil))
(insn 18 17 19 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:113 cursor.39_1 ] [113])) "vid.c":225:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 19 18 135 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("putcursor") [flags 0x3]  <function_decl 0x7fd417cfed00 putcursor>) [0 putcursor S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":225:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 135 19 136 3 (set (pc)
        (label_ref 127)) "vid.c":226:5 284 {*arm_jump}
     (nil)
 -> 127)
;;  succ:       16 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 136 135 22)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 22 136 23 4 59 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 4 (set (reg:SI 3 r3 [138])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":228:6 175 {*arm_zero_extendqisi2}
     (nil))
(insn 25 24 26 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [138])
            (const_int 10 [0xa]))) "vid.c":228:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 26 25 27 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 52)
            (pc))) "vid.c":228:6 273 {arm_cond_branch}
     (nil)
 -> 52)
;;  succ:       5 (FALLTHRU)
;;              8
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 5 (set (reg/f:SI 3 r3 [139])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":229:8 253 {*arm_movsi_insn}
     (nil))
(insn 29 28 30 5 (set (reg:SI 3 r3 [orig:114 row.40_2 ] [114])
        (mem/c:SI (reg/f:SI 3 r3 [139]) [3 row+0 S4 A32])) "vid.c":229:8 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 5 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (plus:SI (reg:SI 3 r3 [orig:114 row.40_2 ] [114])
            (const_int 1 [0x1]))) "vid.c":229:8 7 {*arm_addsi3}
     (nil))
(insn 31 30 32 5 (set (reg/f:SI 2 r2 [140])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":229:8 253 {*arm_movsi_insn}
     (nil))
(insn 32 31 33 5 (set (mem/c:SI (reg/f:SI 2 r2 [140]) [3 row+0 S4 A32])
        (reg:SI 3 r3 [orig:115 _3 ] [115])) "vid.c":229:8 253 {*arm_movsi_insn}
     (nil))
(insn 33 32 34 5 (set (reg/f:SI 3 r3 [141])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":230:12 253 {*arm_movsi_insn}
     (nil))
(insn 34 33 37 5 (set (reg:SI 3 r3 [orig:116 row.41_4 ] [116])
        (mem/c:SI (reg/f:SI 3 r3 [141]) [3 row+0 S4 A32])) "vid.c":230:12 253 {*arm_movsi_insn}
     (nil))
(insn 37 34 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:116 row.41_4 ] [116])
            (const_int 24 [0x18]))) "vid.c":230:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 44)
            (pc))) "vid.c":230:8 273 {arm_cond_branch}
     (nil)
 -> 44)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 6 (set (reg/f:SI 3 r3 [142])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":231:11 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 42 6 (set (reg:SI 2 r2 [143])
        (const_int 24 [0x18])) "vid.c":231:11 253 {*arm_movsi_insn}
     (nil))
(insn 42 41 43 6 (set (mem/c:SI (reg/f:SI 3 r3 [142]) [3 row+0 S4 A32])
        (reg:SI 2 r2 [143])) "vid.c":231:11 253 {*arm_movsi_insn}
     (nil))
(call_insn 43 42 44 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("scroll") [flags 0x3]  <function_decl 0x7fd417cfe300 scroll>) [0 scroll S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":232:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       5
;;              6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 44 43 45 7 62 (nil) [1 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 46 45 47 7 (set (reg/f:SI 3 r3 [144])
        (symbol_ref:SI ("cursor") [flags 0x2]  <var_decl 0x7fd4189ccbd0 cursor>)) "vid.c":235:5 253 {*arm_movsi_insn}
     (nil))
(insn 47 46 48 7 (set (reg:SI 3 r3 [orig:117 cursor.42_5 ] [117])
        (zero_extend:SI (mem/c:QI (reg/f:SI 3 r3 [144]) [0 cursor+0 S1 A8]))) "vid.c":235:5 175 {*arm_zero_extendqisi2}
     (nil))
(insn 48 47 49 7 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:117 cursor.42_5 ] [117])) "vid.c":235:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 49 48 137 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("putcursor") [flags 0x3]  <function_decl 0x7fd417cfed00 putcursor>) [0 putcursor S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":235:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 137 49 138 7 (set (pc)
        (label_ref 127)) "vid.c":236:5 284 {*arm_jump}
     (nil)
 -> 127)
;;  succ:       16 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 138 137 52)
;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 52 138 53 8 61 (nil) [1 uses])
(note 53 52 54 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 54 53 55 8 (set (reg:SI 3 r3 [145])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":238:6 175 {*arm_zero_extendqisi2}
     (nil))
(insn 55 54 56 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [145])
            (const_int 8 [0x8]))) "vid.c":238:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 56 55 57 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "vid.c":238:6 273 {arm_cond_branch}
     (nil)
 -> 79)
;;  succ:       9 (FALLTHRU)
;;              11
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 57 56 58 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 58 57 59 9 (set (reg/f:SI 3 r3 [146])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":239:12 253 {*arm_movsi_insn}
     (nil))
(insn 59 58 62 9 (set (reg:SI 3 r3 [orig:118 col.43_6 ] [118])
        (mem/c:SI (reg/f:SI 3 r3 [146]) [3 col+0 S4 A32])) "vid.c":239:12 253 {*arm_movsi_insn}
     (nil))
(insn 62 59 63 9 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:118 col.43_6 ] [118])
            (const_int 0 [0]))) "vid.c":239:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 63 62 64 9 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 144)
            (pc))) "vid.c":239:8 273 {arm_cond_branch}
     (nil)
 -> 144)
;;  succ:       10 (FALLTHRU)
;;              15
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 64 63 65 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 65 64 66 10 (set (reg/f:SI 3 r3 [147])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":240:10 253 {*arm_movsi_insn}
     (nil))
(insn 66 65 67 10 (set (reg:SI 3 r3 [orig:119 col.44_7 ] [119])
        (mem/c:SI (reg/f:SI 3 r3 [147]) [3 col+0 S4 A32])) "vid.c":240:10 253 {*arm_movsi_insn}
     (nil))
(insn 67 66 68 10 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (plus:SI (reg:SI 3 r3 [orig:119 col.44_7 ] [119])
            (const_int -1 [0xffffffffffffffff]))) "vid.c":240:10 7 {*arm_addsi3}
     (nil))
(insn 68 67 69 10 (set (reg/f:SI 2 r2 [148])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":240:10 253 {*arm_movsi_insn}
     (nil))
(insn 69 68 70 10 (set (mem/c:SI (reg/f:SI 2 r2 [148]) [3 col+0 S4 A32])
        (reg:SI 3 r3 [orig:120 _8 ] [120])) "vid.c":240:10 253 {*arm_movsi_insn}
     (nil))
(call_insn 70 69 71 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("erasechar") [flags 0x3]  <function_decl 0x7fd417cfe900 erasechar>) [0 erasechar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":241:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 71 70 72 10 (set (reg/f:SI 3 r3 [149])
        (symbol_ref:SI ("cursor") [flags 0x2]  <var_decl 0x7fd4189ccbd0 cursor>)) "vid.c":242:7 253 {*arm_movsi_insn}
     (nil))
(insn 72 71 73 10 (set (reg:SI 3 r3 [orig:121 cursor.45_9 ] [121])
        (zero_extend:SI (mem/c:QI (reg/f:SI 3 r3 [149]) [0 cursor+0 S1 A8]))) "vid.c":242:7 175 {*arm_zero_extendqisi2}
     (nil))
(insn 73 72 74 10 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:121 cursor.45_9 ] [121])) "vid.c":242:7 253 {*arm_movsi_insn}
     (nil))
(call_insn 74 73 139 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("putcursor") [flags 0x3]  <function_decl 0x7fd417cfed00 putcursor>) [0 putcursor S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":242:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 139 74 140 10 (set (pc)
        (label_ref:SI 144)) "vid.c":244:5 284 {*arm_jump}
     (nil)
 -> 144)
;;  succ:       15 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 140 139 79)
;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       8
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 79 140 80 11 63 (nil) [1 uses])
(note 80 79 81 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 11 (set (reg/f:SI 3 r3 [150])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":247:3 253 {*arm_movsi_insn}
     (nil))
(insn 82 81 83 11 (set (reg:SI 1 r1 [orig:122 row.46_10 ] [122])
        (mem/c:SI (reg/f:SI 3 r3 [150]) [3 row+0 S4 A32])) "vid.c":247:3 253 {*arm_movsi_insn}
     (nil))
(insn 83 82 84 11 (set (reg/f:SI 3 r3 [151])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":247:3 253 {*arm_movsi_insn}
     (nil))
(insn 84 83 85 11 (set (reg:SI 2 r2 [orig:123 col.47_11 ] [123])
        (mem/c:SI (reg/f:SI 3 r3 [151]) [3 col+0 S4 A32])) "vid.c":247:3 253 {*arm_movsi_insn}
     (nil))
(insn 85 84 88 11 (set (reg:SI 3 r3 [152])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":247:3 175 {*arm_zero_extendqisi2}
     (nil))
(insn 88 85 89 11 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [152])) "vid.c":247:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 89 88 90 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kpchar") [flags 0x3]  <function_decl 0x7fd417cfe500 kpchar>) [0 kpchar S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":247:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 90 89 91 11 (set (reg/f:SI 3 r3 [153])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":248:6 253 {*arm_movsi_insn}
     (nil))
(insn 91 90 92 11 (set (reg:SI 3 r3 [orig:124 col.48_12 ] [124])
        (mem/c:SI (reg/f:SI 3 r3 [153]) [3 col+0 S4 A32])) "vid.c":248:6 253 {*arm_movsi_insn}
     (nil))
(insn 92 91 93 11 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (plus:SI (reg:SI 3 r3 [orig:124 col.48_12 ] [124])
            (const_int 1 [0x1]))) "vid.c":248:6 7 {*arm_addsi3}
     (nil))
(insn 93 92 94 11 (set (reg/f:SI 2 r2 [154])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":248:6 253 {*arm_movsi_insn}
     (nil))
(insn 94 93 95 11 (set (mem/c:SI (reg/f:SI 2 r2 [154]) [3 col+0 S4 A32])
        (reg:SI 3 r3 [orig:125 _13 ] [125])) "vid.c":248:6 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 96 11 (set (reg/f:SI 3 r3 [155])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":249:10 253 {*arm_movsi_insn}
     (nil))
(insn 96 95 99 11 (set (reg:SI 3 r3 [orig:126 col.49_14 ] [126])
        (mem/c:SI (reg/f:SI 3 r3 [155]) [3 col+0 S4 A32])) "vid.c":249:10 253 {*arm_movsi_insn}
     (nil))
(insn 99 96 100 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:126 col.49_14 ] [126])
            (const_int 79 [0x4f]))) "vid.c":249:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 100 99 101 11 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) "vid.c":249:6 273 {arm_cond_branch}
     (nil)
 -> 121)
;;  succ:       12 (FALLTHRU)
;;              14
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 100 [cc]
(note 101 100 102 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 102 101 103 12 (set (reg/f:SI 3 r3 [156])
        (symbol_ref:SI ("col") [flags 0x2]  <var_decl 0x7fd4189cce10 col>)) "vid.c":250:9 253 {*arm_movsi_insn}
     (nil))
(insn 103 102 104 12 (set (reg:SI 2 r2 [157])
        (const_int 0 [0])) "vid.c":250:9 253 {*arm_movsi_insn}
     (nil))
(insn 104 103 105 12 (set (mem/c:SI (reg/f:SI 3 r3 [156]) [3 col+0 S4 A32])
        (reg:SI 2 r2 [157])) "vid.c":250:9 253 {*arm_movsi_insn}
     (nil))
(insn 105 104 106 12 (set (reg/f:SI 3 r3 [158])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":251:8 253 {*arm_movsi_insn}
     (nil))
(insn 106 105 107 12 (set (reg:SI 3 r3 [orig:127 row.50_15 ] [127])
        (mem/c:SI (reg/f:SI 3 r3 [158]) [3 row+0 S4 A32])) "vid.c":251:8 253 {*arm_movsi_insn}
     (nil))
(insn 107 106 108 12 (set (reg:SI 3 r3 [orig:128 _16 ] [128])
        (plus:SI (reg:SI 3 r3 [orig:127 row.50_15 ] [127])
            (const_int 1 [0x1]))) "vid.c":251:8 7 {*arm_addsi3}
     (nil))
(insn 108 107 109 12 (set (reg/f:SI 2 r2 [159])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":251:8 253 {*arm_movsi_insn}
     (nil))
(insn 109 108 110 12 (set (mem/c:SI (reg/f:SI 2 r2 [159]) [3 row+0 S4 A32])
        (reg:SI 3 r3 [orig:128 _16 ] [128])) "vid.c":251:8 253 {*arm_movsi_insn}
     (nil))
(insn 110 109 111 12 (set (reg/f:SI 3 r3 [160])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":252:13 253 {*arm_movsi_insn}
     (nil))
(insn 111 110 114 12 (set (reg:SI 3 r3 [orig:129 row.51_17 ] [129])
        (mem/c:SI (reg/f:SI 3 r3 [160]) [3 row+0 S4 A32])) "vid.c":252:13 253 {*arm_movsi_insn}
     (nil))
(insn 114 111 115 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:129 row.51_17 ] [129])
            (const_int 24 [0x18]))) "vid.c":252:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 115 114 116 12 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) "vid.c":252:8 273 {arm_cond_branch}
     (nil)
 -> 121)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 116 115 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 13 (set (reg/f:SI 3 r3 [161])
        (symbol_ref:SI ("row") [flags 0x2]  <var_decl 0x7fd4189ccd80 row>)) "vid.c":253:11 253 {*arm_movsi_insn}
     (nil))
(insn 118 117 119 13 (set (reg:SI 2 r2 [162])
        (const_int 24 [0x18])) "vid.c":253:11 253 {*arm_movsi_insn}
     (nil))
(insn 119 118 120 13 (set (mem/c:SI (reg/f:SI 3 r3 [161]) [3 row+0 S4 A32])
        (reg:SI 2 r2 [162])) "vid.c":253:11 253 {*arm_movsi_insn}
     (nil))
(call_insn 120 119 121 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("scroll") [flags 0x3]  <function_decl 0x7fd417cfe300 scroll>) [0 scroll S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":254:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       11
;;              12
;;              13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 121 120 122 14 65 (nil) [2 uses])
(note 122 121 123 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 14 (set (reg/f:SI 3 r3 [163])
        (symbol_ref:SI ("cursor") [flags 0x2]  <var_decl 0x7fd4189ccbd0 cursor>)) "vid.c":257:3 253 {*arm_movsi_insn}
     (nil))
(insn 124 123 125 14 (set (reg:SI 3 r3 [orig:130 cursor.52_18 ] [130])
        (zero_extend:SI (mem/c:QI (reg/f:SI 3 r3 [163]) [0 cursor+0 S1 A8]))) "vid.c":257:3 175 {*arm_zero_extendqisi2}
     (nil))
(insn 125 124 126 14 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:130 cursor.52_18 ] [130])) "vid.c":257:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 126 125 141 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("putcursor") [flags 0x3]  <function_decl 0x7fd417cfed00 putcursor>) [0 putcursor S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":257:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 141 126 142 14 (set (pc)
        (label_ref 127)) 284 {*arm_jump}
     (nil)
 -> 127)
;;  succ:       16
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 142 141 144)
;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 16, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       9
;;              10 [always] 
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 144 142 143 15 66 (nil) [2 uses])
(note 143 144 145 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 145 143 127 15 (const_int 0 [0]) "vid.c":244:5 311 {nop}
     (nil))
;;  succ:       16 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 16, loop depth 0, maybe hot
;;  prev block 15, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       15 [always]  (FALLTHRU)
;;              3 [always] 
;;              7 [always] 
;;              14
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 127 145 128 16 60 (nil) [3 uses])
(note 128 127 131 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 131 128 132 16 (clobber (reg/i:SI 0 r0)) "vid.c":259:1 -1
     (nil))
(insn 132 131 130 16 (clobber (reg:SI 3 r3 [orig:131 <retval> ] [131])) "vid.c":259:1 -1
     (nil))
(insn 130 132 133 16 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:131 <retval> ] [131])) "vid.c":259:1 253 {*arm_movsi_insn}
     (nil))
(insn 133 130 152 16 (use (reg/i:SI 0 r0)) "vid.c":259:1 -1
     (nil))
(note 152 133 153 16 NOTE_INSN_EPILOGUE_BEG)
(insn 153 152 154 16 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":259:1 -1
     (nil))
(insn/f 154 153 155 16 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":259:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 155 154 156 16 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":259:1 -1
     (nil))
(jump_insn 156 155 157 16 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":259:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 157 156 146)
(note 146 157 0 NOTE_INSN_DELETED)

;; Function kprints (kprints, funcdef_no=13, decl_uid=4586, cgraph_uid=14, symbol_order=19)



try_optimize_cfg iteration 1



kprints

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={2d} r2={2d} r3={9d,7u} r11={3d,13u} r12={2d} r13={5d,18u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 169{123d,46u,0e} in 26{25 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	
(note 4 1 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 34 4 35 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":262:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 35 34 36 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":262:1 -1
     (nil))
(insn/f 36 35 37 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":262:1 -1
     (nil))
(insn 37 36 38 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":262:1 -1
     (nil))
(note 38 37 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 38 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 0 r0 [ s ])) "vid.c":262:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 31 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 31 3 32 2 (set (pc)
        (label_ref 16)) "vid.c":263:8 284 {*arm_jump}
     (nil)
 -> 16)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 32 31 20)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 20 32 8 3 71 (nil) [1 uses])
(note 8 20 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:SI 3 r3 [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":264:5 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 3 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [116]) [0 *s_3+0 S1 A8]))) "vid.c":264:5 175 {*arm_zero_extendqisi2}
     (nil))
(insn 11 10 12 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:113 _1 ] [113])) "vid.c":264:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 12 11 13 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":264:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 13 12 14 3 (set (reg:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":265:6 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 3 (set (reg:SI 3 r3 [117])
        (plus:SI (reg:SI 3 r3 [118])
            (const_int 1 [0x1]))) "vid.c":265:6 7 {*arm_addsi3}
     (nil))
(insn 15 14 16 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 3 r3 [117])) "vid.c":265:6 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 16 15 17 4 70 (nil) [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg/f:SI 3 r3 [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":263:9 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 21 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [119]) [0 *s_3+0 S1 A8]))) "vid.c":263:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 21 19 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 0 [0]))) "vid.c":263:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "vid.c":263:9 273 {arm_cond_branch}
     (nil)
 -> 20)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 23 22 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 23 27 5 (clobber (reg/i:SI 0 r0)) "vid.c":267:1 -1
     (nil))
(insn 27 26 30 5 (clobber (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":267:1 -1
     (nil))
(insn 30 27 25 5 (const_int 0 [0]) "vid.c":267:1 311 {nop}
     (nil))
(insn 25 30 28 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":267:1 253 {*arm_movsi_insn}
     (nil))
(insn 28 25 39 5 (use (reg/i:SI 0 r0)) "vid.c":267:1 -1
     (nil))
(note 39 28 40 5 NOTE_INSN_EPILOGUE_BEG)
(insn 40 39 41 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":267:1 -1
     (nil))
(insn/f 41 40 42 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":267:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 42 41 43 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":267:1 -1
     (nil))
(jump_insn 43 42 44 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":267:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 44 43 33)
(note 33 44 0 NOTE_INSN_DELETED)

;; Function prints (prints, funcdef_no=14, decl_uid=4592, cgraph_uid=15, symbol_order=20)



try_optimize_cfg iteration 1



prints

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,4u} r1={2d} r2={2d} r3={9d,7u} r11={3d,13u} r12={2d} r13={5d,18u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 169{123d,46u,0e} in 26{25 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	
(note 4 1 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 34 4 35 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":269:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 35 34 36 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":269:1 -1
     (nil))
(insn/f 36 35 37 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":269:1 -1
     (nil))
(insn 37 36 38 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":269:1 -1
     (nil))
(note 38 37 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 38 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 0 r0 [ s ])) "vid.c":269:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 31 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 31 3 32 2 (set (pc)
        (label_ref 16)) "vid.c":270:8 284 {*arm_jump}
     (nil)
 -> 16)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 32 31 20)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 20 32 8 3 74 (nil) [1 uses])
(note 8 20 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:SI 3 r3 [116])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":271:5 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 3 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [116]) [0 *s_3+0 S1 A8]))) "vid.c":271:5 175 {*arm_zero_extendqisi2}
     (nil))
(insn 11 10 12 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:113 _1 ] [113])) "vid.c":271:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 12 11 13 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":271:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 13 12 14 3 (set (reg:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":272:6 253 {*arm_movsi_insn}
     (nil))
(insn 14 13 15 3 (set (reg:SI 3 r3 [117])
        (plus:SI (reg:SI 3 r3 [118])
            (const_int 1 [0x1]))) "vid.c":272:6 7 {*arm_addsi3}
     (nil))
(insn 15 14 16 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])
        (reg:SI 3 r3 [117])) "vid.c":272:6 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 16 15 17 4 73 (nil) [1 uses])
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 4 (set (reg/f:SI 3 r3 [119])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 s+0 S4 A32])) "vid.c":270:9 253 {*arm_movsi_insn}
     (nil))
(insn 19 18 21 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [119]) [0 *s_3+0 S1 A8]))) "vid.c":270:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 21 19 22 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:114 _2 ] [114])
            (const_int 0 [0]))) "vid.c":270:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 22 21 23 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "vid.c":270:9 273 {arm_cond_branch}
     (nil)
 -> 20)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 23 22 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 23 27 5 (clobber (reg/i:SI 0 r0)) "vid.c":274:1 -1
     (nil))
(insn 27 26 30 5 (clobber (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":274:1 -1
     (nil))
(insn 30 27 25 5 (const_int 0 [0]) "vid.c":274:1 311 {nop}
     (nil))
(insn 25 30 28 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:115 <retval> ] [115])) "vid.c":274:1 253 {*arm_movsi_insn}
     (nil))
(insn 28 25 39 5 (use (reg/i:SI 0 r0)) "vid.c":274:1 -1
     (nil))
(note 39 28 40 5 NOTE_INSN_EPILOGUE_BEG)
(insn 40 39 41 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":274:1 -1
     (nil))
(insn/f 41 40 42 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":274:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 42 41 43 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":274:1 -1
     (nil))
(jump_insn 43 42 44 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":274:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 44 43 33)
(note 33 44 0 NOTE_INSN_DELETED)

;; Function krpx (krpx, funcdef_no=15, decl_uid=4598, cgraph_uid=16, symbol_order=21)



try_optimize_cfg iteration 1



krpx

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={3d} r2={4d,1u} r3={13d,10u,1e} r11={3d,14u} r12={4d} r13={5d,19u} r14={3d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 279{225d,53u,1e} in 32{30 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 4 1 42 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 42 4 43 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":277:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 43 42 44 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":277:1 -1
     (nil))
(insn/f 44 43 45 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "vid.c":277:1 -1
     (nil))
(insn 45 44 46 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":277:1 -1
     (nil))
(note 46 45 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 46 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":277:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 3 r3 [118])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":279:6 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [118])
            (const_int 0 [0]))) "vid.c":279:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 8 7 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 39)
            (pc))) "vid.c":279:6 273 {arm_cond_branch}
     (nil)
 -> 39)
;;  succ:       4
;;              3 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 13 8 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:SI 3 r3 [119])
        (symbol_ref:SI ("tab") [flags 0x40]  <var_decl 0x7fd4189cc510 tab>)) "vid.c":281:10 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 2 r2 [orig:113 tab.53_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [119]) [5 tab+0 S4 A32])) "vid.c":281:10 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 3 (set (reg:SI 3 r3 [120])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":281:13 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (and:SI (reg:SI 3 r3 [120])
            (const_int 15 [0xf]))) "vid.c":281:13 90 {*arm_andsi3_insn}
     (nil))
(insn 18 17 19 3 (set (reg/f:SI 3 r3 [orig:115 _3 ] [115])
        (plus:SI (reg/f:SI 2 r2 [orig:113 tab.53_1 ] [113])
            (reg:SI 3 r3 [orig:114 _2 ] [114]))) "vid.c":281:10 7 {*arm_addsi3}
     (nil))
(insn 19 18 20 3 (set (reg:QI 3 r3 [121])
        (mem:QI (reg/f:SI 3 r3 [orig:115 _3 ] [115]) [0 *_3+0 S1 A8])) "vid.c":281:5 263 {*arm_movqi_insn}
     (nil))
(insn 20 19 21 3 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [121])) "vid.c":281:5 263 {*arm_movqi_insn}
     (nil))
(insn 21 20 22 3 (set (reg:SI 3 r3 [122])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":282:3 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (lshiftrt:SI (reg:SI 3 r3 [122])
            (const_int 4 [0x4]))) "vid.c":282:3 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 3 r3 [122])
            (const_int 16 [0x10]))
        (nil)))
(insn 23 22 24 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "vid.c":282:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 24 23 25 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("krpx") [flags 0x3]  <function_decl 0x7fd417d04500 krpx>) [0 krpx S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":282:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 25 24 26 3 (set (reg:SI 3 r3 [123])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":283:3 175 {*arm_zero_extendqisi2}
     (nil))
(insn 26 25 27 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [123])) "vid.c":283:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 27 26 36 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":283:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 36 27 37 3 (set (pc)
        (label_ref 28)) 284 {*arm_jump}
     (nil)
 -> 28)
;;  succ:       5
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 37 36 39)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 39 37 38 4 78 (nil) [1 uses])
(note 38 39 40 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 40 38 28 4 (const_int 0 [0]) "vid.c":280:6 311 {nop}
     (nil))
;;  succ:       5 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [always]  (FALLTHRU)
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 28 40 29 5 77 (nil) [1 uses])
(note 29 28 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 29 33 5 (clobber (reg/i:SI 0 r0)) "vid.c":284:1 -1
     (nil))
(insn 33 32 31 5 (clobber (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":284:1 -1
     (nil))
(insn 31 33 34 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":284:1 253 {*arm_movsi_insn}
     (nil))
(insn 34 31 47 5 (use (reg/i:SI 0 r0)) "vid.c":284:1 -1
     (nil))
(note 47 34 48 5 NOTE_INSN_EPILOGUE_BEG)
(insn 48 47 49 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":284:1 -1
     (nil))
(insn/f 49 48 50 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":284:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 50 49 51 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":284:1 -1
     (nil))
(jump_insn 51 50 52 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":284:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 52 51 41)
(note 41 52 0 NOTE_INSN_DELETED)

;; Function kprintx (kprintx, funcdef_no=16, decl_uid=4602, cgraph_uid=17, symbol_order=22)



try_optimize_cfg iteration 1



kprintx

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,8u} r1={6d} r2={6d} r3={8d,2u} r11={3d,11u} r12={10d} r13={5d,22u} r14={6d,2u} r15={6d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d,1u} r101={5d} r102={1d,1u} r104={5d} r105={5d} r106={5d} 
;;    total ref usage 557{510d,47u,0e} in 28{23 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 4 1 36 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 36 4 37 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":287:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 37 36 38 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":287:1 -1
     (nil))
(insn/f 38 37 39 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":287:1 -1
     (nil))
(insn 39 38 40 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":287:1 -1
     (nil))
(note 40 39 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 40 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":287:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 0 r0)
        (const_int 48 [0x30])) "vid.c":288:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":288:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "vid.c":288:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 9 8 10 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":288:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 10 9 11 2 (set (reg:SI 3 r3 [114])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":289:6 253 {*arm_movsi_insn}
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [114])
            (const_int 0 [0]))) "vid.c":289:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) "vid.c":289:6 273 {arm_cond_branch}
     (nil)
 -> 18)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 48 [0x30])) "vid.c":290:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 15 14 33 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":290:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 33 15 34 3 (set (pc)
        (label_ref 22)) 284 {*arm_jump}
     (nil)
 -> 22)
;;  succ:       5 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 34 33 18)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 18 34 19 4 82 (nil) [1 uses])
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":292:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 21 20 22 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("krpx") [flags 0x3]  <function_decl 0x7fd417d04500 krpx>) [0 krpx S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":292:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [always] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 22 21 23 5 83 (nil) [1 uses])
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 5 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) "vid.c":293:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 25 24 28 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":293:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 28 25 29 5 (clobber (reg/i:SI 0 r0)) "vid.c":294:1 -1
     (nil))
(insn 29 28 32 5 (clobber (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":294:1 -1
     (nil))
(insn 32 29 27 5 (const_int 0 [0]) "vid.c":294:1 311 {nop}
     (nil))
(insn 27 32 30 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":294:1 253 {*arm_movsi_insn}
     (nil))
(insn 30 27 41 5 (use (reg/i:SI 0 r0)) "vid.c":294:1 -1
     (nil))
(note 41 30 42 5 NOTE_INSN_EPILOGUE_BEG)
(insn 42 41 43 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":294:1 -1
     (nil))
(insn/f 43 42 44 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":294:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 44 43 45 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":294:1 -1
     (nil))
(jump_insn 45 44 46 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":294:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 46 45 35)
(note 35 46 0 NOTE_INSN_DELETED)

;; Function krpu (krpu, funcdef_no=17, decl_uid=4605, cgraph_uid=18, symbol_order=23)



try_optimize_cfg iteration 1



krpu

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,6u} r1={5d,2u,1e} r2={7d,4u,1e} r3={18d,15u} r11={3d,14u} r12={4d} r13={5d,19u} r14={3d,2u} r15={3d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,1u} r104={2d} r105={2d} r106={2d} 
;;    total ref usage 302{236d,64u,2e} in 41{39 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 4 1 58 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 58 4 59 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":297:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 59 58 60 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":297:1 -1
     (nil))
(insn/f 60 59 61 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "vid.c":297:1 -1
     (nil))
(insn 61 60 62 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":297:1 -1
     (nil))
(note 62 61 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 62 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":297:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 3 r3 [118])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":299:6 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [118])
            (const_int 0 [0]))) "vid.c":299:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 8 7 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 49)
            (pc))) "vid.c":299:6 273 {arm_cond_branch}
     (nil)
 -> 49)
;;  succ:       4
;;              3 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 13 8 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg/f:SI 3 r3 [119])
        (symbol_ref:SI ("tab") [flags 0x40]  <var_decl 0x7fd4189cc510 tab>)) "vid.c":301:10 253 {*arm_movsi_insn}
     (nil))
(insn 15 14 16 3 (set (reg/f:SI 0 r0 [orig:113 tab.54_1 ] [113])
        (mem/f/c:SI (reg/f:SI 3 r3 [119]) [5 tab+0 S4 A32])) "vid.c":301:10 253 {*arm_movsi_insn}
     (nil))
(insn 16 15 17 3 (set (reg:SI 1 r1 [120])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":301:13 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg:SI 3 r3 [122])
        (const_int -858993459 [0xffffffffcccccccd])) "vid.c":301:13 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 3 (parallel [
            (set (reg:SI 3 r3 [121])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 3 r3 [121]))
                            (zero_extend:DI (reg:SI 1 r1 [120])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 2 r2 [130]))
        ]) "vid.c":301:13 72 {*umull_high}
     (nil))
(insn 19 18 20 3 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (lshiftrt:SI (reg:SI 3 r3 [121])
            (const_int 3 [0x3]))) "vid.c":301:13 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 1 r1 [120])
            (const_int 10 [0xa]))
        (nil)))
(insn 20 19 21 3 (set (reg:SI 3 r3 [123])
        (reg:SI 2 r2 [orig:114 _2 ] [114])) "vid.c":301:13 253 {*arm_movsi_insn}
     (nil))
(insn 21 20 22 3 (set (reg:SI 3 r3 [123])
        (ashift:SI (reg:SI 3 r3 [123])
            (const_int 2 [0x2]))) "vid.c":301:13 147 {*arm_shiftsi3}
     (nil))
(insn 22 21 23 3 (set (reg:SI 3 r3 [123])
        (plus:SI (reg:SI 3 r3 [123])
            (reg:SI 2 r2 [orig:114 _2 ] [114]))) "vid.c":301:13 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (mult:SI (reg:SI 2 r2 [orig:114 _2 ] [114])
            (const_int 5 [0x5]))
        (nil)))
(insn 23 22 25 3 (set (reg:SI 3 r3 [124])
        (ashift:SI (reg:SI 3 r3 [123])
            (const_int 1 [0x1]))) "vid.c":301:13 147 {*arm_shiftsi3}
     (nil))
(insn 25 23 26 3 (set (reg:SI 2 r2 [orig:114 _2 ] [114])
        (minus:SI (reg:SI 1 r1 [120])
            (reg:SI 3 r3 [123]))) "vid.c":301:13 45 {*arm_subsi3_insn}
     (nil))
(insn 26 25 27 3 (set (reg/f:SI 3 r3 [orig:115 _3 ] [115])
        (plus:SI (reg/f:SI 0 r0 [orig:113 tab.54_1 ] [113])
            (reg:SI 2 r2 [orig:114 _2 ] [114]))) "vid.c":301:10 7 {*arm_addsi3}
     (nil))
(insn 27 26 28 3 (set (reg:QI 3 r3 [125])
        (mem:QI (reg/f:SI 3 r3 [orig:115 _3 ] [115]) [0 *_3+0 S1 A8])) "vid.c":301:5 263 {*arm_movqi_insn}
     (nil))
(insn 28 27 29 3 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [125])) "vid.c":301:5 263 {*arm_movqi_insn}
     (nil))
(insn 29 28 30 3 (set (reg:SI 3 r3 [126])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [3 x+0 S4 A32])) "vid.c":302:3 253 {*arm_movsi_insn}
     (nil))
(insn 30 29 31 3 (set (reg:SI 2 r2 [128])
        (const_int -858993459 [0xffffffffcccccccd])) "vid.c":302:3 253 {*arm_movsi_insn}
     (nil))
(insn 31 30 32 3 (parallel [
            (set (reg:SI 3 r3 [127])
                (truncate:SI (lshiftrt:DI (mult:DI (zero_extend:DI (reg:SI 3 r3 [127]))
                            (zero_extend:DI (reg:SI 2 r2 [128])))
                        (const_int 32 [0x20]))))
            (clobber (reg:SI 1 r1 [131]))
        ]) "vid.c":302:3 72 {*umull_high}
     (nil))
(insn 32 31 33 3 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (lshiftrt:SI (reg:SI 3 r3 [127])
            (const_int 3 [0x3]))) "vid.c":302:3 147 {*arm_shiftsi3}
     (nil))
(insn 33 32 34 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:116 _4 ] [116])) "vid.c":302:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 34 33 35 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("krpu") [flags 0x3]  <function_decl 0x7fd417d04900 krpu>) [0 krpu S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":302:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 35 34 36 3 (set (reg:SI 3 r3 [129])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":303:3 175 {*arm_zero_extendqisi2}
     (nil))
(insn 36 35 37 3 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [129])) "vid.c":303:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 37 36 46 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":303:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 46 37 47 3 (set (pc)
        (label_ref 38)) 284 {*arm_jump}
     (nil)
 -> 38)
;;  succ:       5
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 47 46 49)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	
(code_label 49 47 48 4 87 (nil) [1 uses])
(note 48 49 50 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 50 48 38 4 (const_int 0 [0]) "vid.c":300:6 311 {nop}
     (nil))
;;  succ:       5 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 [always]  (FALLTHRU)
;;              3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(code_label 38 50 39 5 86 (nil) [1 uses])
(note 39 38 42 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 42 39 43 5 (clobber (reg/i:SI 0 r0)) "vid.c":304:1 -1
     (nil))
(insn 43 42 41 5 (clobber (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":304:1 -1
     (nil))
(insn 41 43 44 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:117 <retval> ] [117])) "vid.c":304:1 253 {*arm_movsi_insn}
     (nil))
(insn 44 41 63 5 (use (reg/i:SI 0 r0)) "vid.c":304:1 -1
     (nil))
(note 63 44 64 5 NOTE_INSN_EPILOGUE_BEG)
(insn 64 63 65 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":304:1 -1
     (nil))
(insn/f 65 64 66 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":304:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 66 65 67 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":304:1 -1
     (nil))
(jump_insn 67 66 68 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":304:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 68 67 53)
(note 53 68 0 NOTE_INSN_DELETED)

;; Function kprintu (kprintu, funcdef_no=18, decl_uid=4609, cgraph_uid=19, symbol_order=24)



try_optimize_cfg iteration 1



kprintu

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,6u} r1={4d} r2={4d} r3={6d,2u} r11={3d,11u} r12={6d} r13={5d,20u} r14={4d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,1u} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 357{314d,43u,0e} in 24{21 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 4 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 4 33 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":307:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 33 32 34 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":307:1 -1
     (nil))
(insn/f 34 33 35 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":307:1 -1
     (nil))
(insn 35 34 36 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":307:1 -1
     (nil))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 36 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":307:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 3 r3 [114])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":308:6 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [114])
            (const_int 0 [0]))) "vid.c":308:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 14)
            (pc))) "vid.c":308:6 273 {arm_cond_branch}
     (nil)
 -> 14)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 9 8 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 3 (set (reg:SI 0 r0)
        (const_int 48 [0x30])) "vid.c":309:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 11 10 29 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":309:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 29 11 30 3 (set (pc)
        (label_ref 18)) 284 {*arm_jump}
     (nil)
 -> 18)
;;  succ:       5 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 30 29 14)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 14 30 15 4 91 (nil) [1 uses])
(note 15 14 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 4 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":312:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 17 16 18 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("krpu") [flags 0x3]  <function_decl 0x7fd417d04900 krpu>) [0 krpu S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":312:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;;              3 [always] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 18 17 19 5 92 (nil) [1 uses])
(note 19 18 20 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 5 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) "vid.c":313:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 21 20 24 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":313:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 24 21 25 5 (clobber (reg/i:SI 0 r0)) "vid.c":314:1 -1
     (nil))
(insn 25 24 28 5 (clobber (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":314:1 -1
     (nil))
(insn 28 25 23 5 (const_int 0 [0]) "vid.c":314:1 311 {nop}
     (nil))
(insn 23 28 26 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:113 <retval> ] [113])) "vid.c":314:1 253 {*arm_movsi_insn}
     (nil))
(insn 26 23 37 5 (use (reg/i:SI 0 r0)) "vid.c":314:1 -1
     (nil))
(note 37 26 38 5 NOTE_INSN_EPILOGUE_BEG)
(insn 38 37 39 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":314:1 -1
     (nil))
(insn/f 39 38 40 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":314:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 40 39 41 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":314:1 -1
     (nil))
(jump_insn 41 40 42 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":314:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 42 41 31)
(note 31 42 0 NOTE_INSN_DELETED)

;; Function kprinti (kprinti, funcdef_no=19, decl_uid=4612, cgraph_uid=20, symbol_order=25)



try_optimize_cfg iteration 1



kprinti

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={9d,6u} r1={4d} r2={4d} r3={9d,5u} r11={3d,12u} r12={6d} r13={5d,19u} r14={4d,2u} r15={4d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d,1u} r101={3d} r102={1d,1u} r104={3d} r105={3d} r106={3d} 
;;    total ref usage 363{317d,46u,0e} in 27{24 regular + 3 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(note 4 1 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 32 4 33 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":317:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 33 32 34 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":317:1 -1
     (nil))
(insn/f 34 33 35 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":317:1 -1
     (nil))
(insn 35 34 36 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":317:1 -1
     (nil))
(note 36 35 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 36 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 0 r0 [ x ])) "vid.c":317:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 3 9 2 (set (reg:SI 3 r3 [115])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":318:6 253 {*arm_movsi_insn}
     (nil))
(insn 9 8 10 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [115])
            (const_int 0 [0]))) "vid.c":318:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 10 9 11 2 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "vid.c":318:6 273 {arm_cond_branch}
     (nil)
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 11 10 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) "vid.c":319:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 13 12 14 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":319:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 45 [0x2d])) "vid.c":320:5 253 {*arm_movsi_insn}
     (nil))
(call_insn 15 14 16 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":320:5 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 16 15 17 3 (set (reg:SI 3 r3 [117])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":321:7 253 {*arm_movsi_insn}
     (nil))
(insn 17 16 18 3 (set (reg:SI 3 r3 [116])
        (neg:SI (reg:SI 3 r3 [117]))) "vid.c":321:7 164 {*arm_negsi2}
     (nil))
(insn 18 17 19 3 (set (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])
        (reg:SI 3 r3 [116])) "vid.c":321:7 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 19 18 20 4 94 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:SI 3 r3 [orig:113 x.55_1 ] [113])
        (mem/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [3 x+0 S4 A32])) "vid.c":323:3 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 4 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:113 x.55_1 ] [113])) "vid.c":323:3 253 {*arm_movsi_insn}
     (nil))
(call_insn 23 22 26 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintu") [flags 0x3]  <function_decl 0x7fd417d04b00 kprintu>) [0 kprintu S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":323:3 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 26 23 27 4 (clobber (reg/i:SI 0 r0)) "vid.c":324:1 -1
     (nil))
(insn 27 26 30 4 (clobber (reg:SI 3 r3 [orig:114 <retval> ] [114])) "vid.c":324:1 -1
     (nil))
(insn 30 27 25 4 (const_int 0 [0]) "vid.c":324:1 311 {nop}
     (nil))
(insn 25 30 28 4 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:114 <retval> ] [114])) "vid.c":324:1 253 {*arm_movsi_insn}
     (nil))
(insn 28 25 37 4 (use (reg/i:SI 0 r0)) "vid.c":324:1 -1
     (nil))
(note 37 28 38 4 NOTE_INSN_EPILOGUE_BEG)
(insn 38 37 39 4 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":324:1 -1
     (nil))
(insn/f 39 38 40 4 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":324:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 40 39 41 4 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":324:1 -1
     (nil))
(jump_insn 41 40 42 4 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":324:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 42 41 31)
(note 31 42 0 NOTE_INSN_DELETED)

;; Function kprintf (kprintf, funcdef_no=20, decl_uid=4615, cgraph_uid=21, symbol_order=26)



try_optimize_cfg iteration 1



kprintf

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,10u} r1={8d,1u} r2={8d,1u} r3={41d,35u} r11={3d,40u} r12={14d} r13={7d,38u} r14={9d,2u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={11d,3u} r101={7d} r102={1d,1u} r104={7d} r105={7d} r106={7d} 
;;    total ref usage 873{742d,131u,0e} in 82{75 regular + 7 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(note 3 1 128 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 128 3 129 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -16 [0xfffffffffffffff0]))) [4  A8])
                (unspec:BLK [
                        (reg:SI 0 r0)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 1 r1))
            (use (reg:SI 2 r2))
            (use (reg:SI 3 r3))
        ]) "vid.c":327:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -16 [0xfffffffffffffff0])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg:SI 0 r0))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 1 r1))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 8 [0x8])) [4  S4 A32])
                    (reg:SI 2 r2))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 12 [0xc])) [4  S4 A32])
                    (reg:SI 3 r3))
            ])
        (nil)))
(insn/f 129 128 130 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":327:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 130 129 131 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":327:1 -1
     (nil))
(insn/f 131 130 132 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -8 [0xfffffffffffffff8]))) "vid.c":327:1 -1
     (nil))
(insn 132 131 133 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":327:1 -1
     (nil))
(note 133 132 2 2 NOTE_INSN_PROLOGUE_END)
(note 2 133 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 3 r3 [129])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int 4 [0x4])) [5 fmt+0 S4 A64])) "vid.c":330:6 253 {*arm_movsi_insn}
     (nil))
(insn 6 5 7 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])
        (reg/f:SI 3 r3 [129])) "vid.c":330:6 253 {*arm_movsi_insn}
     (nil))
(insn 7 6 8 2 (set (reg:SI 3 r3 [130])
        (plus:SI (reg/f:SI 11 fp)
            (const_int 8 [0x8]))) "vid.c":331:6 7 {*arm_addsi3}
     (nil))
(insn 8 7 113 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])
        (reg:SI 3 r3 [130])) "vid.c":331:6 253 {*arm_movsi_insn}
     (nil))
(jump_insn 113 8 114 2 (set (pc)
        (label_ref 98)) "vid.c":333:8 284 {*arm_jump}
     (nil)
 -> 98)
;;  succ:       14 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 114 113 102)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 102 114 11 3 106 (nil) [1 uses])
(note 11 102 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 12 11 13 3 (set (reg/f:SI 3 r3 [131])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":334:9 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 3 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [131]) [0 *cp_17+0 S1 A8]))) "vid.c":334:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 14 13 15 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:113 _1 ] [113])
            (const_int 37 [0x25]))) "vid.c":334:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 35)
            (pc))) "vid.c":334:8 273 {arm_cond_branch}
     (nil)
 -> 35)
;;  succ:       4 (FALLTHRU)
;;              7
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (set (reg/f:SI 3 r3 [132])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":335:7 253 {*arm_movsi_insn}
     (nil))
(insn 18 17 19 4 (set (reg:SI 3 r3 [orig:114 _2 ] [114])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [132]) [0 *cp_17+0 S1 A8]))) "vid.c":335:7 175 {*arm_zero_extendqisi2}
     (nil))
(insn 19 18 20 4 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:114 _2 ] [114])) "vid.c":335:7 253 {*arm_movsi_insn}
     (nil))
(call_insn 20 19 21 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":335:7 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 21 20 22 4 (set (reg/f:SI 3 r3 [133])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":336:11 253 {*arm_movsi_insn}
     (nil))
(insn 22 21 23 4 (set (reg:SI 3 r3 [orig:115 _3 ] [115])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [133]) [0 *cp_17+0 S1 A8]))) "vid.c":336:11 175 {*arm_zero_extendqisi2}
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:115 _3 ] [115])
            (const_int 10 [0xa]))) "vid.c":336:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "vid.c":336:10 273 {arm_cond_branch}
     (nil)
 -> 28)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg:SI 0 r0)
        (const_int 13 [0xd])) "vid.c":337:2 253 {*arm_movsi_insn}
     (nil))
(call_insn 27 26 28 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":337:2 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;;              5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 28 27 29 6 98 (nil) [1 uses])
(note 29 28 30 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 6 (set (reg:SI 3 r3 [135])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":338:9 253 {*arm_movsi_insn}
     (nil))
(insn 31 30 32 6 (set (reg:SI 3 r3 [134])
        (plus:SI (reg:SI 3 r3 [135])
            (const_int 1 [0x1]))) "vid.c":338:9 7 {*arm_addsi3}
     (nil))
(insn 32 31 115 6 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])
        (reg:SI 3 r3 [134])) "vid.c":338:9 253 {*arm_movsi_insn}
     (nil))
(jump_insn 115 32 116 6 (set (pc)
        (label_ref 98)) "vid.c":339:7 284 {*arm_jump}
     (nil)
 -> 98)
;;  succ:       14 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 116 115 35)
;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 35 116 36 7 97 (nil) [1 uses])
(note 36 35 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 37 36 38 7 (set (reg:SI 3 r3 [137])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":341:7 253 {*arm_movsi_insn}
     (nil))
(insn 38 37 39 7 (set (reg:SI 3 r3 [136])
        (plus:SI (reg:SI 3 r3 [137])
            (const_int 1 [0x1]))) "vid.c":341:7 7 {*arm_addsi3}
     (nil))
(insn 39 38 40 7 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])
        (reg:SI 3 r3 [136])) "vid.c":341:7 253 {*arm_movsi_insn}
     (nil))
(insn 40 39 41 7 (set (reg/f:SI 3 r3 [138])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":342:12 253 {*arm_movsi_insn}
     (nil))
(insn 41 40 43 7 (set (reg:SI 3 r3 [orig:116 _4 ] [116])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [138]) [0 *cp_24+0 S1 A8]))) "vid.c":342:12 175 {*arm_zero_extendqisi2}
     (nil))
(insn 43 41 44 7 (set (reg:SI 3 r3 [139])
        (plus:SI (reg:SI 3 r3 [orig:117 _5 ] [117])
            (const_int -99 [0xffffffffffffff9d]))) "vid.c":342:5 7 {*arm_addsi3}
     (nil))
(jump_insn 44 43 45 7 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 3 r3 [139])
                        (const_int 21 [0x15]))
                    (mem/u/c:SI (plus:SI (mult:SI (reg:SI 3 r3 [139])
                                (const_int 4 [0x4]))
                            (label_ref:SI 45)) [0  S4 A32])
                    (label_ref:SI 90)))
            (clobber (reg:CC 100 cc))
            (use (label_ref:SI 45))
        ]) "vid.c":342:5 308 {*arm_casesi_internal}
     (insn_list:REG_LABEL_TARGET 90 (nil))
 -> 45)
;;  succ:       13 [63.0% (adjusted)] 
;;              8 [7.4% (adjusted)] 
;;              10 [7.4% (adjusted)] 
;;              9 [7.4% (adjusted)] 
;;              11 [7.4% (adjusted)] 
;;              12 [7.4% (adjusted)] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; Insn is not within a basic block
(code_label 45 44 46 101 (nil) [2 uses])
;; Insn is not within a basic block
(jump_table_data 46 45 47 (addr_vec:SI [
            (label_ref:SI 48)
            (label_ref:SI 66)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 57)
            (label_ref:SI 90)
            (label_ref:SI 74)
            (label_ref:SI 90)
            (label_ref:SI 90)
            (label_ref:SI 83)
        ]))
(barrier 47 46 48)
;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [7.4% (adjusted)] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 48 47 49 8 105 (nil) [1 uses])
(note 49 48 50 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 8 (set (reg/f:SI 3 r3 [140])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":343:27 253 {*arm_movsi_insn}
     (nil))
(insn 51 50 52 8 (set (reg:SI 3 r3 [orig:118 _6 ] [118])
        (mem:SI (reg/f:SI 3 r3 [140]) [3 *ip_16+0 S4 A32])) "vid.c":343:27 253 {*arm_movsi_insn}
     (nil))
(insn 52 51 53 8 (set (reg:SI 3 r3 [orig:119 _7 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _6 ] [118])
            (const_int 255 [0xff]))) "vid.c":343:15 90 {*arm_andsi3_insn}
     (nil))
(insn 53 52 54 8 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:119 _7 ] [119])) "vid.c":343:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 54 53 117 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kputc") [flags 0x3]  <function_decl 0x7fd417cfef00 kputc>) [0 kputc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":343:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 117 54 118 8 (set (pc)
        (label_ref 90)) "vid.c":343:38 284 {*arm_jump}
     (nil)
 -> 90)
;;  succ:       13 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 118 117 57)
;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [7.4% (adjusted)] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 57 118 58 9 103 (nil) [1 uses])
(note 58 57 59 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 9 (set (reg/f:SI 3 r3 [141])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":344:31 253 {*arm_movsi_insn}
     (nil))
(insn 60 59 62 9 (set (reg:SI 3 r3 [orig:120 _8 ] [120])
        (mem:SI (reg/f:SI 3 r3 [141]) [3 *ip_16+0 S4 A32])) "vid.c":344:31 253 {*arm_movsi_insn}
     (nil))
(insn 62 60 63 9 (set (reg:SI 0 r0)
        (reg/f:SI 3 r3 [orig:121 _9 ] [121])) "vid.c":344:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 63 62 119 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprints") [flags 0x3]  <function_decl 0x7fd417d04100 kprints>) [0 kprints S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":344:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 119 63 120 9 (set (pc)
        (label_ref 90)) "vid.c":344:38 284 {*arm_jump}
     (nil)
 -> 90)
;;  succ:       13 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 120 119 66)
;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [7.4% (adjusted)] 
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 66 120 67 10 104 (nil) [1 uses])
(note 67 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 10 (set (reg/f:SI 3 r3 [142])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":345:15 253 {*arm_movsi_insn}
     (nil))
(insn 69 68 70 10 (set (reg:SI 3 r3 [orig:122 _10 ] [122])
        (mem:SI (reg/f:SI 3 r3 [142]) [3 *ip_16+0 S4 A32])) "vid.c":345:15 253 {*arm_movsi_insn}
     (nil))
(insn 70 69 71 10 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:122 _10 ] [122])) "vid.c":345:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 71 70 121 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprinti") [flags 0x3]  <function_decl 0x7fd417d04d00 kprinti>) [0 kprinti S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":345:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 121 71 122 10 (set (pc)
        (label_ref 90)) "vid.c":345:38 284 {*arm_jump}
     (nil)
 -> 90)
;;  succ:       13 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 122 121 74)
;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [7.4% (adjusted)] 
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 74 122 75 11 102 (nil) [1 uses])
(note 75 74 76 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 11 (set (reg/f:SI 3 r3 [143])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":346:23 253 {*arm_movsi_insn}
     (nil))
(insn 77 76 79 11 (set (reg:SI 3 r3 [orig:123 _11 ] [123])
        (mem:SI (reg/f:SI 3 r3 [143]) [3 *ip_16+0 S4 A32])) "vid.c":346:23 253 {*arm_movsi_insn}
     (nil))
(insn 79 77 80 11 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:124 _12 ] [124])) "vid.c":346:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 80 79 123 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintu") [flags 0x3]  <function_decl 0x7fd417d04b00 kprintu>) [0 kprintu S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":346:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 123 80 124 11 (set (pc)
        (label_ref 90)) "vid.c":346:38 284 {*arm_jump}
     (nil)
 -> 90)
;;  succ:       13 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 124 123 83)
;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [7.4% (adjusted)] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 83 124 84 12 100 (nil) [1 uses])
(note 84 83 85 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 12 (set (reg/f:SI 3 r3 [144])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":347:23 253 {*arm_movsi_insn}
     (nil))
(insn 86 85 88 12 (set (reg:SI 3 r3 [orig:125 _13 ] [125])
        (mem:SI (reg/f:SI 3 r3 [144]) [3 *ip_16+0 S4 A32])) "vid.c":347:23 253 {*arm_movsi_insn}
     (nil))
(insn 88 86 89 12 (set (reg:SI 0 r0)
        (reg:SI 3 r3 [orig:126 _14 ] [126])) "vid.c":347:15 253 {*arm_movsi_insn}
     (nil))
(call_insn 89 88 126 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kprintx") [flags 0x3]  <function_decl 0x7fd417d04700 kprintx>) [0 kprintx S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":347:15 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 126 89 90 12 (const_int 0 [0]) "vid.c":347:38 311 {nop}
     (nil))
;;  succ:       13 [always]  (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       7 [63.0% (adjusted)] 
;;              12 [always]  (FALLTHRU)
;;              8 [always] 
;;              9 [always] 
;;              10 [always] 
;;              11 [always] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3]
(code_label 90 126 91 13 99 (nil) [22 uses])
(note 91 90 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 92 91 93 13 (set (reg:SI 3 r3 [146])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":349:7 253 {*arm_movsi_insn}
     (nil))
(insn 93 92 94 13 (set (reg:SI 3 r3 [145])
        (plus:SI (reg:SI 3 r3 [146])
            (const_int 1 [0x1]))) "vid.c":349:7 7 {*arm_addsi3}
     (nil))
(insn 94 93 95 13 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])
        (reg:SI 3 r3 [145])) "vid.c":349:7 253 {*arm_movsi_insn}
     (nil))
(insn 95 94 96 13 (set (reg:SI 3 r3 [148])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])) "vid.c":349:13 253 {*arm_movsi_insn}
     (nil))
(insn 96 95 97 13 (set (reg:SI 3 r3 [147])
        (plus:SI (reg:SI 3 r3 [148])
            (const_int 4 [0x4]))) "vid.c":349:13 7 {*arm_addsi3}
     (nil))
(insn 97 96 98 13 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -12 [0xfffffffffffffff4])) [1 ip+0 S4 A64])
        (reg:SI 3 r3 [147])) "vid.c":349:13 253 {*arm_movsi_insn}
     (nil))
;;  succ:       14 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       13 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;;              6 [always] 
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 3 [r3] 100 [cc]
(code_label 98 97 99 14 96 (nil) [2 uses])
(note 99 98 100 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 101 14 (set (reg/f:SI 3 r3 [149])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -8 [0xfffffffffffffff8])) [5 cp+0 S4 A32])) "vid.c":333:9 253 {*arm_movsi_insn}
     (nil))
(insn 101 100 103 14 (set (reg:SI 3 r3 [orig:127 _15 ] [127])
        (zero_extend:SI (mem:QI (reg/f:SI 3 r3 [149]) [0 *cp_17+0 S1 A8]))) "vid.c":333:9 175 {*arm_zero_extendqisi2}
     (nil))
(insn 103 101 104 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:127 _15 ] [127])
            (const_int 0 [0]))) "vid.c":333:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 104 103 105 14 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) "vid.c":333:9 273 {arm_cond_branch}
     (nil)
 -> 102)
;;  succ:       3
;;              15 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       14 (FALLTHRU)
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3]
(note 105 104 108 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 108 105 109 15 (clobber (reg/i:SI 0 r0)) "vid.c":351:1 -1
     (nil))
(insn 109 108 112 15 (clobber (reg:SI 3 r3 [orig:128 <retval> ] [128])) "vid.c":351:1 -1
     (nil))
(insn 112 109 107 15 (const_int 0 [0]) "vid.c":351:1 311 {nop}
     (nil))
(insn 107 112 110 15 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:128 <retval> ] [128])) "vid.c":351:1 253 {*arm_movsi_insn}
     (nil))
(insn 110 107 134 15 (use (reg/i:SI 0 r0)) "vid.c":351:1 -1
     (nil))
(note 134 110 135 15 NOTE_INSN_EPILOGUE_BEG)
(insn 135 134 136 15 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":351:1 -1
     (nil))
(insn/f 136 135 137 15 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":351:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 137 136 138 15 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":351:1 -1
     (nil))
(insn/f 138 137 139 15 (parallel [
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 14 lr)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":351:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])))
        (expr_list:REG_CFA_RESTORE (reg:SI 14 lr)
            (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
                (nil)))))
(insn/f 139 138 140 15 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 16 [0x10]))) "vid.c":351:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])))
        (expr_list:REG_CFA_RESTORE (reg:SI 3 r3)
            (expr_list:REG_CFA_RESTORE (reg:SI 2 r2)
                (expr_list:REG_CFA_RESTORE (reg:SI 1 r1)
                    (expr_list:REG_CFA_RESTORE (reg:SI 0 r0)
                        (nil)))))))
(jump_insn 140 139 141 15 (simple_return) "vid.c":351:1 -1
     (nil)
 -> simple_return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 141 140 127)
(note 127 141 0 NOTE_INSN_DELETED)

;; Function stestring (stestring, funcdef_no=21, decl_uid=4629, cgraph_uid=22, symbol_order=27)



try_optimize_cfg iteration 1



stestring

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 11 [fp] 13 [sp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 102 [sfp]
;;  regs ever live 	 0 [r0] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,4u} r1={2d} r2={4d,2u} r3={9d,7u} r11={3d,16u} r12={2d} r13={5d,18u} r14={2d,2u} r15={2d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,1u} r104={1d} r105={1d} r106={1d} 
;;    total ref usage 175{124d,51u,0e} in 30{29 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp]
;; lr  def 	
(note 4 1 40 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn/f 40 4 41 2 (parallel [
            (set (mem/c:BLK (pre_modify:SI (reg/f:SI 13 sp)
                        (plus:SI (reg/f:SI 13 sp)
                            (const_int -8 [0xfffffffffffffff8]))) [4  A8])
                (unspec:BLK [
                        (reg/f:SI 11 fp)
                    ] UNSPEC_PUSH_MULT))
            (use (reg:SI 14 lr))
        ]) "vid.c":354:1 -1
     (expr_list:REG_FRAME_RELATED_EXPR (sequence [
                (set/f (reg/f:SI 13 sp)
                    (plus:SI (reg/f:SI 13 sp)
                        (const_int -8 [0xfffffffffffffff8])))
                (set/f (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32])
                    (reg/f:SI 11 fp))
                (set/f (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                            (const_int 4 [0x4])) [4  S4 A32])
                    (reg:SI 14 lr))
            ])
        (nil)))
(insn/f 41 40 42 2 (set (reg/f:SI 11 fp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4]))) "vid.c":354:1 -1
     (nil))
(insn/f 42 41 43 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -16 [0xfffffffffffffff0]))) "vid.c":354:1 -1
     (nil))
(insn 43 42 44 2 (set (mem:BLK (scratch) [0  A8])
        (unspec:BLK [
                (reg/f:SI 13 sp)
                (reg/f:SI 11 fp)
            ] UNSPEC_PRLG_STK)) "vid.c":354:1 -1
     (nil))
(note 44 43 2 2 NOTE_INSN_PROLOGUE_END)
(insn 2 44 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 s+0 S4 A32])
        (reg:SI 0 r0 [ s ])) "vid.c":354:1 253 {*arm_movsi_insn}
     (nil))
(note 3 2 37 2 NOTE_INSN_FUNCTION_BEG)
(jump_insn 37 3 38 2 (set (pc)
        (label_ref 15)) "vid.c":356:8 284 {*arm_jump}
     (nil)
 -> 15)
;;  succ:       4 [always] 
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

(barrier 38 37 21)
;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3]
(code_label 21 38 8 3 109 (nil) [1 uses])
(note 8 21 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 9 8 10 3 (set (reg/f:SI 3 r3 [115])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 s+0 S4 A32])) "vid.c":357:8 253 {*arm_movsi_insn}
     (nil))
(insn 10 9 11 3 (set (reg:QI 2 r2 [116])
        (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])) "vid.c":357:8 263 {*arm_movqi_insn}
     (nil))
(insn 11 10 12 3 (set (mem:QI (reg/f:SI 3 r3 [115]) [0 *s_2+0 S1 A8])
        (reg:QI 2 r2 [116])) "vid.c":357:8 263 {*arm_movqi_insn}
     (nil))
(insn 12 11 13 3 (set (reg:SI 3 r3 [118])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 s+0 S4 A32])) "vid.c":358:6 253 {*arm_movsi_insn}
     (nil))
(insn 13 12 14 3 (set (reg:SI 3 r3 [117])
        (plus:SI (reg:SI 3 r3 [118])
            (const_int 1 [0x1]))) "vid.c":358:6 7 {*arm_addsi3}
     (nil))
(insn 14 13 15 3 (set (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 s+0 S4 A32])
        (reg:SI 3 r3 [117])) "vid.c":358:6 253 {*arm_movsi_insn}
     (nil))
;;  succ:       4 (FALLTHRU,DFS_BACK)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       3 (FALLTHRU,DFS_BACK)
;;              2 [always] 
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 40 [s24] 41 [s25] 42 [s26] 43 [s27] 44 [s28] 45 [s29] 46 [s30] 47 [s31] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 15 14 16 4 108 (nil) [1 uses])
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(call_insn 17 16 18 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kgetc") [flags 0x41]  <function_decl 0x7fd417d0a300 kgetc>) [0 kgetc S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "vid.c":356:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 18 17 20 4 (set (reg:SI 3 r3 [orig:113 _1 ] [113])
        (reg:SI 0 r0)) "vid.c":356:12 253 {*arm_movsi_insn}
     (nil))
(insn 20 18 22 4 (set (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8])
        (reg:QI 3 r3 [119])) "vid.c":356:11 263 {*arm_movqi_insn}
     (nil))
(insn 22 20 23 4 (set (reg:SI 3 r3 [120])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 11 fp)
                    (const_int -5 [0xfffffffffffffffb])) [0 c+0 S1 A8]))) "vid.c":356:21 175 {*arm_zero_extendqisi2}
     (nil))
(insn 23 22 24 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [120])
            (const_int 13 [0xd]))) "vid.c":356:21 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 24 23 25 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 21)
            (pc))) "vid.c":356:21 273 {arm_cond_branch}
     (nil)
 -> 21)
;;  succ:       3
;;              5 (FALLTHRU)
;; lr  out 	 11 [fp] 13 [sp] 102 [sfp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(11){ }u-1(13){ }}
;; lr  in  	 11 [fp] 13 [sp] 102 [sfp]
;; lr  use 	 11 [fp] 13 [sp]
;; lr  def 	 0 [r0] 2 [r2] 3 [r3]
(note 25 24 26 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 5 (set (reg/f:SI 3 r3 [121])
        (mem/f/c:SI (plus:SI (reg/f:SI 11 fp)
                (const_int -16 [0xfffffffffffffff0])) [5 s+0 S4 A32])) "vid.c":360:6 253 {*arm_movsi_insn}
     (nil))
(insn 27 26 29 5 (set (reg:SI 2 r2 [122])
        (const_int 0 [0])) "vid.c":360:6 253 {*arm_movsi_insn}
     (nil))
(insn 29 27 32 5 (set (mem:QI (reg/f:SI 3 r3 [121]) [0 *s_2+0 S1 A8])
        (reg:QI 2 r2 [123])) "vid.c":360:6 263 {*arm_movqi_insn}
     (nil))
(insn 32 29 33 5 (clobber (reg/i:SI 0 r0)) "vid.c":361:1 -1
     (nil))
(insn 33 32 36 5 (clobber (reg:SI 3 r3 [orig:114 <retval> ] [114])) "vid.c":361:1 -1
     (nil))
(insn 36 33 31 5 (const_int 0 [0]) "vid.c":361:1 311 {nop}
     (nil))
(insn 31 36 34 5 (set (reg/i:SI 0 r0)
        (reg:SI 3 r3 [orig:114 <retval> ] [114])) "vid.c":361:1 253 {*arm_movsi_insn}
     (nil))
(insn 34 31 45 5 (use (reg/i:SI 0 r0)) "vid.c":361:1 -1
     (nil))
(note 45 34 46 5 NOTE_INSN_EPILOGUE_BEG)
(insn 46 45 47 5 (unspec_volatile [
            (const_int 0 [0])
        ] VUNSPEC_BLOCKAGE) "vid.c":361:1 -1
     (nil))
(insn/f 47 46 48 5 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 11 fp)
            (const_int -4 [0xfffffffffffffffc]))) "vid.c":361:1 -1
     (expr_list:REG_CFA_ADJUST_CFA (set (reg/f:SI 13 sp)
            (plus:SI (reg/f:SI 11 fp)
                (const_int -4 [0xfffffffffffffffc])))
        (nil)))
(insn 48 47 49 5 (unspec:SI [
            (reg/f:SI 13 sp)
        ] UNSPEC_REGISTER_USE) "vid.c":361:1 -1
     (nil))
(jump_insn 49 48 50 5 (parallel [
            (return)
            (set/f (reg/f:SI 13 sp)
                (plus:SI (reg/f:SI 13 sp)
                    (const_int 8 [0x8])))
            (set/f (reg/f:SI 11 fp)
                (mem/c:SI (reg/f:SI 13 sp) [4  S4 A32]))
            (set/f (reg:SI 15 pc)
                (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                        (const_int 4 [0x4])) [4  S4 A32]))
        ]) "vid.c":361:1 -1
     (expr_list:REG_CFA_RESTORE (reg/f:SI 11 fp)
        (nil))
 -> return)
;;  succ:       EXIT [always] 
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 102 [sfp]

(barrier 50 49 39)
(note 39 50 0 NOTE_INSN_DELETED)
