I"Œ<p>When compile Linux kernel, we could output files to a split directory with ‚Äúmake O=‚Äù. The kernel‚Äôs way to do it is a little tricky. Since kernel‚Äôs Makefile is very big, we could have a simpler version to analyse:</p>

<pre><code>ifeq ($(KBUILD_SRC),)
ifeq ("$(origin O)", "command line")
	KBUILD_OUTPUT := $(O)
endif

ifneq ($(KBUILD_OUTPUT),)
$(filter-out submake $(CURDIR)/Makefile, $(MAKECMDGOALS)): sub-make
	@:

sub-make:
	make -C $(KBUILD_OUTPUT) -f /home/wangbin/maketest/Makefile \
		KBUILD_SRC=$(PWD) \
		$(MAKECMDGOALS)
	@echo " sub-make KBUILD_OUTPUT: $(KBUILD_OUTPUT)"
skip-makefile := 1
endif #end KBUILD_OUTPUT
endif #end KBUILD_SRC

ifeq ($(skip-makefile),)

target1:
	touch target1
	@echo "target KBUILD_OUTPUT: $(KBUILD_OUTPUT)"

target2:
	touch target2
	@echo "target KBUILD_OUTPUT: $(KBUILD_OUTPUT)"
endif
</code></pre>

<p>You could try to execute <code>make O=../build target1</code>, it will output files to <code>../build</code>. Let‚Äôs see how it works.</p>

<p>When you execute make, <code>KBUILD_SRC</code> is not defined at first, so it will make <code>sub-make</code> as a dependency of any target you input(except some <code>filter-out</code> target such as <code>sub-make</code>). Change the directory to <code>KBUILD_OUTPUT</code>(<code>-C</code> option), set <code>KBUILD_SRC</code> and then invoke itself again(<code>-f</code> option).</p>

<p>At the second time, <code>KBUILD_SRC</code> is defined so it will make the real targets.</p>

<p>The thing to notice is, while you make the real <code>target1</code>, <strong>variables between <code>ifeq ($(KBUILD_SRC),)</code> is not defined</strong>. You could see the output:</p>

<pre><code>make -C ../build -f /home/wangbin/maketest/Makefile \
                KBUILD_SRC=/home/wangbin/maketest \
                target1
make[1]: Entering directory `/home/wangbin/build'
touch target1
target KBUILD_OUTPUT: 
make[1]: Leaving directory `/home/wangbin/build'
sub-make KBUILD_OUTPUT: ../build
</code></pre>

:ET