{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607448942427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607448942439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 19:35:42 2020 " "Processing started: Tue Dec 08 19:35:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607448942439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448942439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448942439 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607448942981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607448942981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.v 1 1 " "Found 1 design units, including 1 entities, in source file ex1.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX1 " "Found entity 1: EX1" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607448958224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "Verilog2.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607448958226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "Verilog3.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607448958228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl " "Found entity 1: srl" {  } { { "Verilog4.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607448958230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958230 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Verilog5.v " "Entity \"mux\" obtained from \"Verilog5.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1607448958232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog5.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607448958232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EX1 " "Elaborating entity \"EX1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607448958329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add " "Elaborating entity \"add\" for hierarchy \"add:add\"" {  } { { "EX1.v" "add" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607448958357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub sub:sub " "Elaborating entity \"sub\" for hierarchy \"sub:sub\"" {  } { { "EX1.v" "sub" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607448958389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl srl:srl " "Elaborating entity \"srl\" for hierarchy \"srl:srl\"" {  } { { "EX1.v" "srl" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607448958400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux " "Elaborating entity \"mux\" for hierarchy \"mux:mux\"" {  } { { "EX1.v" "mux" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607448958409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp Verilog5.v(9) " "Verilog HDL Always Construct warning at Verilog5.v(9): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607448958423 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Verilog5.v(9) " "Inferred latch for \"temp\[0\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Verilog5.v(9) " "Inferred latch for \"temp\[1\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Verilog5.v(9) " "Inferred latch for \"temp\[2\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Verilog5.v(9) " "Inferred latch for \"temp\[3\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] Verilog5.v(9) " "Inferred latch for \"temp\[4\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] Verilog5.v(9) " "Inferred latch for \"temp\[5\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] Verilog5.v(9) " "Inferred latch for \"temp\[6\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] Verilog5.v(9) " "Inferred latch for \"temp\[7\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958425 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] Verilog5.v(9) " "Inferred latch for \"temp\[8\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] Verilog5.v(9) " "Inferred latch for \"temp\[9\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] Verilog5.v(9) " "Inferred latch for \"temp\[10\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] Verilog5.v(9) " "Inferred latch for \"temp\[11\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] Verilog5.v(9) " "Inferred latch for \"temp\[12\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] Verilog5.v(9) " "Inferred latch for \"temp\[13\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958426 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] Verilog5.v(9) " "Inferred latch for \"temp\[14\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] Verilog5.v(9) " "Inferred latch for \"temp\[15\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] Verilog5.v(9) " "Inferred latch for \"temp\[16\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] Verilog5.v(9) " "Inferred latch for \"temp\[17\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] Verilog5.v(9) " "Inferred latch for \"temp\[18\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] Verilog5.v(9) " "Inferred latch for \"temp\[19\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958427 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] Verilog5.v(9) " "Inferred latch for \"temp\[20\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958428 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] Verilog5.v(9) " "Inferred latch for \"temp\[21\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958428 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] Verilog5.v(9) " "Inferred latch for \"temp\[22\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958428 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] Verilog5.v(9) " "Inferred latch for \"temp\[23\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958428 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] Verilog5.v(9) " "Inferred latch for \"temp\[24\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958428 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] Verilog5.v(9) " "Inferred latch for \"temp\[25\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958429 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] Verilog5.v(9) " "Inferred latch for \"temp\[26\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958429 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] Verilog5.v(9) " "Inferred latch for \"temp\[27\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958429 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] Verilog5.v(9) " "Inferred latch for \"temp\[28\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958429 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] Verilog5.v(9) " "Inferred latch for \"temp\[29\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958430 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] Verilog5.v(9) " "Inferred latch for \"temp\[30\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958430 "|EX1|mux:mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] Verilog5.v(9) " "Inferred latch for \"temp\[31\]\" at Verilog5.v(9)" {  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448958430 "|EX1|mux:mux"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[0\] " "Latch mux:mux\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[1\] " "Latch mux:mux\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[2\] " "Latch mux:mux\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[3\] " "Latch mux:mux\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[4\] " "Latch mux:mux\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[5\] " "Latch mux:mux\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959261 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[6\] " "Latch mux:mux\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[7\] " "Latch mux:mux\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[8\] " "Latch mux:mux\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[9\] " "Latch mux:mux\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[10\] " "Latch mux:mux\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[11\] " "Latch mux:mux\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[12\] " "Latch mux:mux\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[13\] " "Latch mux:mux\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959262 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[14\] " "Latch mux:mux\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[15\] " "Latch mux:mux\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[16\] " "Latch mux:mux\|temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[17\] " "Latch mux:mux\|temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[18\] " "Latch mux:mux\|temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[19\] " "Latch mux:mux\|temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[20\] " "Latch mux:mux\|temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[21\] " "Latch mux:mux\|temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[22\] " "Latch mux:mux\|temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959263 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[23\] " "Latch mux:mux\|temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[24\] " "Latch mux:mux\|temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[25\] " "Latch mux:mux\|temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[26\] " "Latch mux:mux\|temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[27\] " "Latch mux:mux\|temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[28\] " "Latch mux:mux\|temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[29\] " "Latch mux:mux\|temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[30\] " "Latch mux:mux\|temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:mux\|temp\[31\] " "Latch mux:mux\|temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[5\] " "Ports D and ENA on the latch are fed by the same signal funct\[5\]" {  } { { "EX1.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/EX1.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1607448959264 ""}  } { { "Verilog5.v" "" { Text "C:/QuartusLiteSetup-/PRACTICE/6/Verilog5.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1607448959264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607448959561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607448960473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607448960473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607448960539 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607448960539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "293 " "Implemented 293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607448960539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607448960539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607448960598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 19:36:00 2020 " "Processing ended: Tue Dec 08 19:36:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607448960598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607448960598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607448960598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607448960598 ""}
