<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Reference//EN?><?doctype-system reference.dtd?><reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" domains="(topic reference) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="ste1452075087151" xml:lang="en-us" xtrc="reference:1;4:194" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">
  <title class="- topic/title " xtrc="title:1;5:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">AArch32 PMU registers</title><titlealts class="- topic/titlealts "/>
  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;6:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">This chapter describes the AArch32 PMU registers and shows examples of
    how to use them.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;8:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>
 
  </prolog>
  <refbody class="- topic/body        reference/refbody " xtrc="refbody:1;12:59" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">
    <section class="- topic/section " xtrc="section:1;13:40" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"/>
  </refbody>
<related-links class="- topic/related-links " xtrc="related-links:1;15:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;15:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;15:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><link class="- topic/link " format="dita" href="joh1440673893072.xml" role="child" scope="local" type="reference" xtrc="link:1;15:262" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;15:298" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">AArch32 PMU register summary</linktext><desc class="- topic/desc " xtrc="desc:1;15:365" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">The PMU counters and their associated control registers are accessible     in the AArch32 Execution state from the internal CP15 system register interface with <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:1;15:565" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">MCR</codeph> and <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:2;15:622" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">MRC</codeph> instructions for 32-bit     registers and <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:3;15:717" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">MCRR</codeph> and <codeph class="+ topic/ph pr-d/codeph " xtrc="codeph:4;15:775" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">MRRC</codeph> for     64-bit registers.</desc></link><link class="- topic/link " format="dita" href="fvd1477940426136.xml" role="child" scope="local" type="reference" xtrc="link:2;15:942" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;15:978" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">PMCEID0, Performance Monitors Common Event Identification Register 0 (Ares/Enyo Specific)</linktext><desc class="- topic/desc " xtrc="desc:2;15:1106" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">The PMCEID0 defines which common architectural and common     microarchitectural feature events are implemented.</desc></link><link class="- topic/link " format="dita" href="dsh1478112495083.xml" role="child" scope="local" type="reference" xtrc="link:3;15:1346" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:3;15:1382" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">PMCEID1, Performance Monitors Common Event Identification Register 1 (Ares/Enyo Specific)</linktext><desc class="- topic/desc " xtrc="desc:3;15:1510" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">The PMCEID1 defines which common architectural and common     microarchitectural feature events are implemented.</desc></link><link class="- topic/link " format="dita" href="vwh1474025890586.xml" role="child" scope="local" type="reference" xtrc="link:4;15:1750" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:4;15:1786" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">PMCR, Performance Monitors Control Register</linktext><desc class="- topic/desc " xtrc="desc:4;15:1868" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1452075087151.xml">The PMCR provides details of the Performance Monitors implementation,     including the number of counters implemented, and configures and controls the     counters.</desc></link></linkpool></linkpool></related-links></reference>