

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 16:20:19 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  764|  764|  764|  764|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  254|  254|         2|          -|          -|   127|    no    |
        |- Loop 2  |  508|  508|         4|          -|          -|   127|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    175|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        1|      -|       5|     10|
|Multiplexer      |        -|      -|       -|    110|
|Register         |        -|      -|     168|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      3|     285|    463|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+------------------+---------+-------+-----+-----+
    |      Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+------------------+---------+-------+-----+-----+
    |fir_mul_io_s_axi_U  |fir_mul_io_s_axi  |        0|      0|  112|  168|
    +--------------------+------------------+---------+-------+-----+-----+
    |Total               |                  |        0|      0|  112|  168|
    +--------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+----------+---------+---+----+------+-----+------+-------------+
    | Memory |  Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+----------+---------+---+----+------+-----+------+-------------+
    |buff_U  |fir_buff  |        1|  0|   0|   128|   32|     1|         4096|
    |c_U     |fir_c     |        0|  5|  10|   128|    5|     1|          640|
    +--------+----------+---------+---+----+------+-----+------+-------------+
    |Total   |          |        1|  5|  10|   256|   37|     2|         4736|
    +--------+----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_202_p2  |     *    |      3|  0|  20|          32|           5|
    |j_1_fu_170_p2    |     +    |      0|  0|  15|           7|           2|
    |k_1_fu_142_p2    |     +    |      0|  0|  15|           7|           2|
    |tmp1_fu_186_p2   |     +    |      0|  0|  32|          32|          32|
    |tmp_8_fu_207_p2  |     +    |      0|  0|  39|          32|          32|
    |y                |     +    |      0|  0|  32|          32|          32|
    |tmp_5_fu_158_p2  |   icmp   |      0|  0|  11|           7|           1|
    |tmp_fu_136_p2    |   icmp   |      0|  0|  11|           7|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      3|  0| 175|         156|         107|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |buff_address0  |  27|          5|    7|         35|
    |buff_d0        |  15|          3|   32|         96|
    |j_reg_125      |   9|          2|    7|         14|
    |k_reg_101      |   9|          2|    7|         14|
    |tmp_4_reg_113  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 110|         22|   86|        231|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   7|   0|    7|          0|
    |buff_load_1_reg_250  |  32|   0|   32|          0|
    |c_load_reg_255       |   5|   0|    5|          0|
    |j_1_reg_245          |   7|   0|    7|          0|
    |j_reg_125            |   7|   0|    7|          0|
    |k_1_reg_222          |   7|   0|    7|          0|
    |k_reg_101            |   7|   0|    7|          0|
    |tmp_4_reg_113        |  32|   0|   32|          0|
    |tmp_7_reg_260        |  32|   0|   32|          0|
    |x_read_reg_212       |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 168|   0|  168|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_mul_io_AWVALID  |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_AWREADY  | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_AWADDR   |  in |    5|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WVALID   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WREADY   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WDATA    |  in |   32|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_WSTRB    |  in |    4|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARVALID  |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARREADY  | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_ARADDR   |  in |    5|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RVALID   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RREADY   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RDATA    | out |   32|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_RRESP    | out |    2|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BVALID   | out |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BREADY   |  in |    1|    s_axi   |    mul_io    |    scalar    |
|s_axi_mul_io_BRESP    | out |    2|    s_axi   |    mul_io    |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt             | out |    1| ap_ctrl_hs |      fir     | return value |
+----------------------+-----+-----+------------+--------------+--------------+

