{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440336478780 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440336478780 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440336478804 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440336478804 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v " "Source file: E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1440336478829 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1440336478829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440336480545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440336480545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 23:27:59 2015 " "Processing started: Sun Aug 23 23:27:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440336480545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440336480545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution " "Command: quartus_map --read_settings_files=on --write_settings_files=off convolution -c convolution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440336480545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1440336480815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fir_filter.v 2 2 " "Found 2 design units, including 2 entities, in source file source/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_FILTER_MultiplyBlock " "Found entity 1: FIR_FILTER_MultiplyBlock" {  } { { "Source/FIR_FILTER.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/FIR_FILTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440336480858 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIR_FILTER " "Found entity 2: FIR_FILTER" {  } { { "Source/FIR_FILTER.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/FIR_FILTER.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440336480858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440336480858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/convolution.v 1 1 " "Found 1 design units, including 1 entities, in source file source/convolution.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "Source/convolution.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440336480861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440336480861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "convolution " "Elaborating entity \"convolution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440336480888 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "outData convolution.v(20) " "Verilog HDL Port Connection error at convolution.v(20): output or inout port \"outData\" must be connected to a structural net expression" {  } { { "Source/convolution.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/Convolution/Source/convolution.v" 20 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Quartus II" 0 -1 1440336480908 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1440336480918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "440 " "Peak virtual memory: 440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440336480970 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 23 23:28:00 2015 " "Processing ended: Sun Aug 23 23:28:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440336480970 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440336480970 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440336480970 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440336480970 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440336481543 ""}
