{"vcs1":{"timestamp_begin":1759406785.936258313, "rt":0.80, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1759406786.806869903, "rt":0.55, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1759406787.407986433, "rt":0.20, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759406785.604751335}
{"VCS_COMP_START_TIME": 1759406785.604751335}
{"VCS_COMP_END_TIME": 1759406788.410915095}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3 +notimingcheck"}
{"vcs1": {"peak_mem": 368048}}
{"vcselab": {"peak_mem": 229968}}
