

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Tue May 10 10:12:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.408 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        ?|        ?|        31|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 34 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutputNeurons"   --->   Operation 37 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i_4"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i = load i16 %i_4" [HLS_Project/neural_layer.cpp:30]   --->   Operation 40 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.42ns)   --->   "%icmp_ln30 = icmp_eq  i16 %i, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:30]   --->   Operation 42 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.07ns)   --->   "%i_7 = add i16 %i, i16 1" [HLS_Project/neural_layer.cpp:30]   --->   Operation 43 'add' 'i_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i.split, void %_Z13sigmod_approxP8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_t.exit.i.loopexit.loopexit.exitStub" [HLS_Project/neural_layer.cpp:30]   --->   Operation 44 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i16 %i" [HLS_Project/neural_layer.cpp:32]   --->   Operation 45 'zext' 'zext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln32" [HLS_Project/neural_layer.cpp:32]   --->   Operation 46 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%x_V = load i7 %output_V_addr" [HLS_Project/neural_layer.cpp:32]   --->   Operation 47 'load' 'x_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln30 = store i16 %i_7, i16 %i_4" [HLS_Project/neural_layer.cpp:30]   --->   Operation 48 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.40>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%x_V = load i7 %output_V_addr" [HLS_Project/neural_layer.cpp:32]   --->   Operation 49 'load' 'x_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_V, i32 15"   --->   Operation 50 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.07ns)   --->   "%sub_ln712 = sub i16 0, i16 %x_V"   --->   Operation 51 'sub' 'sub_ln712' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%x_V_2 = select i1 %tmp, i16 %sub_ln712, i16 %x_V" [HLS_Project/neural_layer.cpp:7]   --->   Operation 52 'select' 'x_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712 = sext i16 %x_V_2"   --->   Operation 53 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.07ns) (out node of the LUT)   --->   "%ret_V = add i17 %sext_ln712, i17 256"   --->   Operation 54 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %x_V, i8 0"   --->   Operation 55 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1201 = sext i17 %ret_V"   --->   Operation 56 'sext' 'sext_ln1201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [28/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 57 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.10>
ST_4 : Operation 58 [27/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 58 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.10>
ST_5 : Operation 59 [26/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 59 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 60 [25/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 60 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 61 [24/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 61 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.10>
ST_8 : Operation 62 [23/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 62 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 63 [22/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 63 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.10>
ST_10 : Operation 64 [21/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 64 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.10>
ST_11 : Operation 65 [20/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 65 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.10>
ST_12 : Operation 66 [19/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 66 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 67 [18/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 67 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.10>
ST_14 : Operation 68 [17/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 68 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.10>
ST_15 : Operation 69 [16/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 69 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.10>
ST_16 : Operation 70 [15/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 70 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.10>
ST_17 : Operation 71 [14/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 71 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.10>
ST_18 : Operation 72 [13/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 72 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.10>
ST_19 : Operation 73 [12/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 73 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.10>
ST_20 : Operation 74 [11/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 74 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.10>
ST_21 : Operation 75 [10/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 75 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.10>
ST_22 : Operation 76 [9/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 76 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.10>
ST_23 : Operation 77 [8/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 77 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.10>
ST_24 : Operation 78 [7/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 78 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.10>
ST_25 : Operation 79 [6/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 79 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.10>
ST_26 : Operation 80 [5/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 80 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.10>
ST_27 : Operation 81 [4/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 81 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.10>
ST_28 : Operation 82 [3/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 82 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.10>
ST_29 : Operation 83 [2/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 83 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.41>
ST_30 : Operation 84 [1/28] (4.10ns)   --->   "%r_V = sdiv i24 %t_1, i24 %sext_ln1201"   --->   Operation 84 'sdiv' 'r_V' <Predicate = true> <Delay = 4.10> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 27> <II = 1> <Delay = 4.10> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r_V_2 = shl i24 %r_V, i24 7"   --->   Operation 85 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 86 [1/1] (2.31ns) (out node of the LUT)   --->   "%ret_V_4 = add i24 %r_V_2, i24 32768"   --->   Operation 86 'add' 'ret_V_4' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %ret_V_4, i32 8, i32 23"   --->   Operation 87 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [HLS_Project/neural_layer.cpp:30]   --->   Operation 88 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 89 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln32" [HLS_Project/neural_layer.cpp:32]   --->   Operation 89 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln32 = store i16 %trunc_ln717_1, i7 %output_r_addr" [HLS_Project/neural_layer.cpp:32]   --->   Operation 90 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 128> <RAM>
ST_31 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i71.i"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', HLS_Project/neural_layer.cpp:30) on local variable 'i' [11]  (0 ns)
	'add' operation ('i', HLS_Project/neural_layer.cpp:30) [14]  (2.08 ns)
	'store' operation ('store_ln30', HLS_Project/neural_layer.cpp:30) of variable 'i', HLS_Project/neural_layer.cpp:30 on local variable 'i' [34]  (1.59 ns)
	blocking operation 0.352 ns on control path)

 <State 2>: 7.41ns
The critical path consists of the following:
	'load' operation ('x.V', HLS_Project/neural_layer.cpp:32) on array 'output_V' [20]  (3.25 ns)
	'sub' operation ('sub_ln712') [22]  (2.08 ns)
	'select' operation ('x.V', HLS_Project/neural_layer.cpp:7) [23]  (0 ns)
	'add' operation ('ret.V') [25]  (2.08 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 4>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 5>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 6>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 7>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 8>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 9>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 10>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 11>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 12>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 13>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 14>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 15>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 16>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 17>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 18>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 19>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 20>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 21>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 22>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 23>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 24>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 25>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 26>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 27>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 28>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 29>: 4.1ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)

 <State 30>: 6.42ns
The critical path consists of the following:
	'sdiv' operation ('r.V') [28]  (4.1 ns)
	'shl' operation ('r.V') [29]  (0 ns)
	'add' operation ('ret.V') [30]  (2.31 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_r_addr', HLS_Project/neural_layer.cpp:32) [32]  (0 ns)
	'store' operation ('store_ln32', HLS_Project/neural_layer.cpp:32) of variable 'trunc_ln717_1' on array 'output_r' [33]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
