Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 500cc305d9484d3cafb821ba0862c19a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_add32_behav xil_defaultlib.tb_add32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port cout [C:/Users/Lenovo/project_6/project_6.srcs/sources_1/new/add32.v:65]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port cout [C:/Users/Lenovo/project_6/project_6.srcs/sources_1/new/add32.v:73]
WARNING: [VRFC 10-1783] select index -1 into carry is out of bounds [C:/Users/Lenovo/project_6/project_6.srcs/sources_1/new/add32.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add1
Compiling module xil_defaultlib.add16_default
Compiling module xil_defaultlib.add32
Compiling module xil_defaultlib.tb_add32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_add32_behav
