<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: SCTLR_Type Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="topics.html"><span>Topics</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SCTLR_Type Union Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="core__ca_8h_source.html">core_ca.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SCTLR_Type:</div>
<div class="dyncontent">
<div class="center"><img src="union_s_c_t_l_r___type__coll__graph.png" border="0" usemap="#a_s_c_t_l_r___type_coll__map" loading="lazy" alt="Collaboration graph"/></div>
<map name="a_s_c_t_l_r___type_coll__map" id="a_s_c_t_l_r___type_coll__map">
<area shape="rect" title=" " alt="" coords="5,5,113,288"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-pub-attribs" class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft anon">struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:ab938d107530771687dc6e478ca1cea10" id="r_ab938d107530771687dc6e478ca1cea10"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ab938d107530771687dc6e478ca1cea10">M</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab938d107530771687dc6e478ca1cea10"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 0 MMU enable  <a href="#ab938d107530771687dc6e478ca1cea10">More...</a><br /></td></tr>
<tr class="memitem:a055180a06f02213937971e350d24232f" id="r_a055180a06f02213937971e350d24232f"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a055180a06f02213937971e350d24232f">A</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a055180a06f02213937971e350d24232f"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 1 Alignment check enable  <a href="#a055180a06f02213937971e350d24232f">More...</a><br /></td></tr>
<tr class="memitem:a7a1caf92f32fe9ebd8d1fe89b06c7776" id="r_a7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7a1caf92f32fe9ebd8d1fe89b06c7776"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 2 Cache enable  <a href="#a7a1caf92f32fe9ebd8d1fe89b06c7776">More...</a><br /></td></tr>
<tr class="memitem:a20c14941e28b508989aa0616e7da359d" id="r_a20c14941e28b508989aa0616e7da359d"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a20c14941e28b508989aa0616e7da359d">CP15BEN</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a20c14941e28b508989aa0616e7da359d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 5 CP15 barrier enable  <a href="#a20c14941e28b508989aa0616e7da359d">More...</a><br /></td></tr>
<tr class="memitem:a6254fd9c7aeecc526904d21b26168fdb" id="r_a6254fd9c7aeecc526904d21b26168fdb"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a6254fd9c7aeecc526904d21b26168fdb">B</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6254fd9c7aeecc526904d21b26168fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 7 Endianness model  <a href="#a6254fd9c7aeecc526904d21b26168fdb">More...</a><br /></td></tr>
<tr class="memitem:a7f5eddd4e53bb8b31f1b363a4af6da89" id="r_a7f5eddd4e53bb8b31f1b363a4af6da89"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a7f5eddd4e53bb8b31f1b363a4af6da89">SW</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7f5eddd4e53bb8b31f1b363a4af6da89"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 10 SWP and SWPB enable  <a href="#a7f5eddd4e53bb8b31f1b363a4af6da89">More...</a><br /></td></tr>
<tr class="memitem:a5ae954cbd9986cd64625d7fa00943c8e" id="r_a5ae954cbd9986cd64625d7fa00943c8e"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5ae954cbd9986cd64625d7fa00943c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 11 Branch prediction enable  <a href="#a5ae954cbd9986cd64625d7fa00943c8e">More...</a><br /></td></tr>
<tr class="memitem:a4c9521189df41a29b4ae85fcd605d30c" id="r_a4c9521189df41a29b4ae85fcd605d30c"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a4c9521189df41a29b4ae85fcd605d30c">I</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4c9521189df41a29b4ae85fcd605d30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 12 Instruction cache enable  <a href="#a4c9521189df41a29b4ae85fcd605d30c">More...</a><br /></td></tr>
<tr class="memitem:acd4a2b64faee91e4a9eef300667fa222" id="r_acd4a2b64faee91e4a9eef300667fa222"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#acd4a2b64faee91e4a9eef300667fa222">V</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acd4a2b64faee91e4a9eef300667fa222"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 13 Vectors bit  <a href="#acd4a2b64faee91e4a9eef300667fa222">More...</a><br /></td></tr>
<tr class="memitem:abb85be17853f5487474ca373923240f7" id="r_abb85be17853f5487474ca373923240f7"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#abb85be17853f5487474ca373923240f7">RR</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abb85be17853f5487474ca373923240f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 14 Round Robin select  <a href="#abb85be17853f5487474ca373923240f7">More...</a><br /></td></tr>
<tr class="memitem:acd05a44bd04f3fe2cafc8d969448493a" id="r_acd05a44bd04f3fe2cafc8d969448493a"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#acd05a44bd04f3fe2cafc8d969448493a">HA</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acd05a44bd04f3fe2cafc8d969448493a"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 17 Hardware Access flag enable  <a href="#acd05a44bd04f3fe2cafc8d969448493a">More...</a><br /></td></tr>
<tr class="memitem:aa27b6ff641427c1b03f375f71bca5138" id="r_aa27b6ff641427c1b03f375f71bca5138"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#aa27b6ff641427c1b03f375f71bca5138">WXN</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa27b6ff641427c1b03f375f71bca5138"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 19 Write permission implies XN  <a href="#aa27b6ff641427c1b03f375f71bca5138">More...</a><br /></td></tr>
<tr class="memitem:ad2b2e73ce67b6ab892ddc63c1ff32aee" id="r_ad2b2e73ce67b6ab892ddc63c1ff32aee"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ad2b2e73ce67b6ab892ddc63c1ff32aee">UWXN</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad2b2e73ce67b6ab892ddc63c1ff32aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 20 Unprivileged write permission implies PL1 XN  <a href="#ad2b2e73ce67b6ab892ddc63c1ff32aee">More...</a><br /></td></tr>
<tr class="memitem:a1444305e07ef55a5f4b93ed8632fdfa7" id="r_a1444305e07ef55a5f4b93ed8632fdfa7"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a1444305e07ef55a5f4b93ed8632fdfa7">FI</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1444305e07ef55a5f4b93ed8632fdfa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 21 Fast interrupts configuration enable  <a href="#a1444305e07ef55a5f4b93ed8632fdfa7">More...</a><br /></td></tr>
<tr class="memitem:aa12d7d1d2c95315549032b6e19db5d03" id="r_aa12d7d1d2c95315549032b6e19db5d03"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#aa12d7d1d2c95315549032b6e19db5d03">U</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa12d7d1d2c95315549032b6e19db5d03"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 22 Alignment model  <a href="#aa12d7d1d2c95315549032b6e19db5d03">More...</a><br /></td></tr>
<tr class="memitem:ae468946ce7e647a2eae3be7f7d4bca18" id="r_ae468946ce7e647a2eae3be7f7d4bca18"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#ae468946ce7e647a2eae3be7f7d4bca18">VE</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae468946ce7e647a2eae3be7f7d4bca18"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 24 Interrupt Vectors Enable  <a href="#ae468946ce7e647a2eae3be7f7d4bca18">More...</a><br /></td></tr>
<tr class="memitem:a098aab6ba5a545770fefc2a6c6705429" id="r_a098aab6ba5a545770fefc2a6c6705429"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a098aab6ba5a545770fefc2a6c6705429">EE</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a098aab6ba5a545770fefc2a6c6705429"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 25 Exception Endianness  <a href="#a098aab6ba5a545770fefc2a6c6705429">More...</a><br /></td></tr>
<tr class="memitem:aef103a9721cc848a7294ba57a18c468d" id="r_aef103a9721cc848a7294ba57a18c468d"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#aef103a9721cc848a7294ba57a18c468d">NMFI</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aef103a9721cc848a7294ba57a18c468d"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 27 Non-maskable FIQ (NMFI) support  <a href="#aef103a9721cc848a7294ba57a18c468d">More...</a><br /></td></tr>
<tr class="memitem:aaca87e3b5620ef9b50f0519f7037ee34" id="r_aaca87e3b5620ef9b50f0519f7037ee34"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#aaca87e3b5620ef9b50f0519f7037ee34">TRE</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aaca87e3b5620ef9b50f0519f7037ee34"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 28 TEX remap enable.  <a href="#aaca87e3b5620ef9b50f0519f7037ee34">More...</a><br /></td></tr>
<tr class="memitem:a2af9418043e806db34f128b69a491d01" id="r_a2af9418043e806db34f128b69a491d01"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#a2af9418043e806db34f128b69a491d01">AFE</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2af9418043e806db34f128b69a491d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 29 Access flag enable  <a href="#a2af9418043e806db34f128b69a491d01">More...</a><br /></td></tr>
<tr class="memitem:abb5f1e76a6c473e515a5e14f3b9c17d3" id="r_abb5f1e76a6c473e515a5e14f3b9c17d3"><td class="memItemLeft anon">&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="#abb5f1e76a6c473e515a5e14f3b9c17d3">TE</a>:1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abb5f1e76a6c473e515a5e14f3b9c17d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bit: 30 Thumb Exception enable  <a href="#abb5f1e76a6c473e515a5e14f3b9c17d3">More...</a><br /></td></tr>
<tr class="memitem:a1560458256486d73d031085d95604579" id="r_a1560458256486d73d031085d95604579"><td class="memItemLeft anonEnd" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1560458256486d73d031085d95604579">b</a></td></tr>
<tr class="memdesc:a1560458256486d73d031085d95604579"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure used for bit access.  <br /></td></tr>
<tr class="memitem:ad0fb62e7a08e70fc5e0a76b67809f84b" id="r_ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0fb62e7a08e70fc5e0a76b67809f84b">w</a></td></tr>
<tr class="memdesc:ad0fb62e7a08e70fc5e0a76b67809f84b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type used for word access.  <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00275">275</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>
</div><a name="doc-variable-members" id="doc-variable-members"></a><h2 id="header-doc-variable-members" class="groupheader">Field Documentation</h2>
<a id="a055180a06f02213937971e350d24232f" name="a055180a06f02213937971e350d24232f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a055180a06f02213937971e350d24232f">&#9670;&#160;</a></span>A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t A</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 1 Alignment check enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00280">280</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a2af9418043e806db34f128b69a491d01" name="a2af9418043e806db34f128b69a491d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2af9418043e806db34f128b69a491d01">&#9670;&#160;</a></span>AFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t AFE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 29 Access flag enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00305">305</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a6254fd9c7aeecc526904d21b26168fdb" name="a6254fd9c7aeecc526904d21b26168fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6254fd9c7aeecc526904d21b26168fdb">&#9670;&#160;</a></span>B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t B</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 7 Endianness model </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00285">285</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a1560458256486d73d031085d95604579" name="a1560458256486d73d031085d95604579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1560458256486d73d031085d95604579">&#9670;&#160;</a></span>[struct]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Structure used for bit access. </p>

</div>
</div>
<a id="a7a1caf92f32fe9ebd8d1fe89b06c7776" name="a7a1caf92f32fe9ebd8d1fe89b06c7776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1caf92f32fe9ebd8d1fe89b06c7776">&#9670;&#160;</a></span>C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 2 Cache enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00281">281</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a20c14941e28b508989aa0616e7da359d" name="a20c14941e28b508989aa0616e7da359d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c14941e28b508989aa0616e7da359d">&#9670;&#160;</a></span>CP15BEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t CP15BEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 5 CP15 barrier enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00283">283</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a098aab6ba5a545770fefc2a6c6705429" name="a098aab6ba5a545770fefc2a6c6705429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a098aab6ba5a545770fefc2a6c6705429">&#9670;&#160;</a></span>EE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 25 Exception Endianness </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00301">301</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a1444305e07ef55a5f4b93ed8632fdfa7" name="a1444305e07ef55a5f4b93ed8632fdfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1444305e07ef55a5f4b93ed8632fdfa7">&#9670;&#160;</a></span>FI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t FI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 21 Fast interrupts configuration enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00297">297</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="acd05a44bd04f3fe2cafc8d969448493a" name="acd05a44bd04f3fe2cafc8d969448493a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd05a44bd04f3fe2cafc8d969448493a">&#9670;&#160;</a></span>HA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t HA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 17 Hardware Access flag enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00293">293</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a4c9521189df41a29b4ae85fcd605d30c" name="a4c9521189df41a29b4ae85fcd605d30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9521189df41a29b4ae85fcd605d30c">&#9670;&#160;</a></span>I</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t I</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 12 Instruction cache enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00289">289</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ab938d107530771687dc6e478ca1cea10" name="ab938d107530771687dc6e478ca1cea10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab938d107530771687dc6e478ca1cea10">&#9670;&#160;</a></span>M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 0 MMU enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00279">279</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="aef103a9721cc848a7294ba57a18c468d" name="aef103a9721cc848a7294ba57a18c468d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef103a9721cc848a7294ba57a18c468d">&#9670;&#160;</a></span>NMFI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t NMFI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 27 Non-maskable FIQ (NMFI) support </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00303">303</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="abb85be17853f5487474ca373923240f7" name="abb85be17853f5487474ca373923240f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb85be17853f5487474ca373923240f7">&#9670;&#160;</a></span>RR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 14 Round Robin select </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00291">291</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a7f5eddd4e53bb8b31f1b363a4af6da89" name="a7f5eddd4e53bb8b31f1b363a4af6da89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5eddd4e53bb8b31f1b363a4af6da89">&#9670;&#160;</a></span>SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 10 SWP and SWPB enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00287">287</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="abb5f1e76a6c473e515a5e14f3b9c17d3" name="abb5f1e76a6c473e515a5e14f3b9c17d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb5f1e76a6c473e515a5e14f3b9c17d3">&#9670;&#160;</a></span>TE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 30 Thumb Exception enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00306">306</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="aaca87e3b5620ef9b50f0519f7037ee34" name="aaca87e3b5620ef9b50f0519f7037ee34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca87e3b5620ef9b50f0519f7037ee34">&#9670;&#160;</a></span>TRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t TRE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 28 TEX remap enable. </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00304">304</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="aa12d7d1d2c95315549032b6e19db5d03" name="aa12d7d1d2c95315549032b6e19db5d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa12d7d1d2c95315549032b6e19db5d03">&#9670;&#160;</a></span>U</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 22 Alignment model </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00298">298</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ad2b2e73ce67b6ab892ddc63c1ff32aee" name="ad2b2e73ce67b6ab892ddc63c1ff32aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b2e73ce67b6ab892ddc63c1ff32aee">&#9670;&#160;</a></span>UWXN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t UWXN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 20 Unprivileged write permission implies PL1 XN </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00296">296</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="acd4a2b64faee91e4a9eef300667fa222" name="acd4a2b64faee91e4a9eef300667fa222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd4a2b64faee91e4a9eef300667fa222">&#9670;&#160;</a></span>V</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t V</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 13 Vectors bit </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00290">290</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ae468946ce7e647a2eae3be7f7d4bca18" name="ae468946ce7e647a2eae3be7f7d4bca18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae468946ce7e647a2eae3be7f7d4bca18">&#9670;&#160;</a></span>VE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t VE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 24 Interrupt Vectors Enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00300">300</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="ad0fb62e7a08e70fc5e0a76b67809f84b" name="ad0fb62e7a08e70fc5e0a76b67809f84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0fb62e7a08e70fc5e0a76b67809f84b">&#9670;&#160;</a></span>w</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t w</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type used for word access. </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00309">309</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="aa27b6ff641427c1b03f375f71bca5138" name="aa27b6ff641427c1b03f375f71bca5138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27b6ff641427c1b03f375f71bca5138">&#9670;&#160;</a></span>WXN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t WXN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 19 Write permission implies XN </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00295">295</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<a id="a5ae954cbd9986cd64625d7fa00943c8e" name="a5ae954cbd9986cd64625d7fa00943c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae954cbd9986cd64625d7fa00943c8e">&#9670;&#160;</a></span>Z</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Z</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bit: 11 Branch prediction enable </p>

<p class="definition">Definition at line <a class="el" href="core__ca_8h_source.html#l00288">288</a> of file <a class="el" href="core__ca_8h_source.html">core_ca.h</a>.</p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>C:/Users/TOVIS/test/TestRtos/Drivers/CMSIS/Core_A/Include/<a class="el" href="core__ca_8h_source.html">core_ca.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
