GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_byte_rx.v'
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_byte_tx.v'
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_data_rx.v'
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_data_tx.v'
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_loopback.v'
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":327)
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":150)
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":2738)
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'uart_loopback'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_loopback.v":1)
Compiling module 'uart_data_rx(DATA_WIDTH=32,MSB_FIRST=0)'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_data_rx.v":41)
Compiling module 'uart_byte_rx'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_byte_rx.v":3)
Compiling module 'uart_data_tx(DATA_WIDTH=32,MSB_FIRST=0)'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_data_tx.v":42)
Compiling module 'uart_byte_tx'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\src\uart_byte_tx.v":20)
Compiling module 'gw_gao'("H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":0)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":0)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":0)
Compiling module '**'("H:\0_gaoyun_p\1.9.9Beta_6\Gowin\Gowin_V1.9.9Beta-6\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "uart_loopback"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\uart_loopback.vg" completed
[100%] Generate report file "H:\01_gaoyun\01_gao_project\09_uart_loopback\uart_loopback\impl\gwsynthesis\uart_loopback_syn.rpt.html" completed
GowinSynthesis finish
