0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/alu_tb.sv,1755989248,systemVerilog,,,,alu_tb,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/imm_gen_tb.sv,1755984698,systemVerilog,,,,imm_gen_tb,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/regfile_tb.sv,1755992922,systemVerilog,,,,regfile_tb,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv,1755985014,systemVerilog,,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/alu_tb.sv,,alu,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/imm_gen.sv,1755981554,systemVerilog,,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/imm_gen_tb.sv,,imm_gen,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/regfile.sv,1755992847,systemVerilog,,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/regfile_tb.sv,,regfile,,uvm,,,,,,
C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/types_pkg.sv,1755981431,systemVerilog,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sim_1/new/alu_tb.sv;C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv,C:/Users/Enoch/Git/RISC-V-RV32I-5-Stage-Pipelined-CPU/rv32i_cpu/rv32i_cpu.srcs/sources_1/new/alu.sv,,$unit_types_pkg_sv_2192284117;types_pkg,,uvm,,,,,,
