#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Wed Sep 23 13:53:21 2020
# Process ID: 11573
# Current directory: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top.vdi
# Journal file: /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2207] Repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/msdft_control_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/seba/Workspace/projects/rp_vv/ip_repo/myip_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/vivado/models/redpitaya_guide/tmp/cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/seba/Workspace/projects/rp_vv'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/seba/Workspace/projects/rp_vv' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_intf:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_intf' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_intf
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_intf
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:bram_reader:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/sim_dds/sim_dds.srcs/sources_1/bd/mref/bram_reader' will take precedence over the same IP in locations: 
   /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev2/dev2.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/test/test.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_3_ext_ckl/dev_3_ext_ckl.srcs/sources_1/bd/mref/bram_reader
   /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/mref/bram_reader
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:logic_extended:1.0'. The one found in IP location '/home/seba/Workspace/projects/rp_vv/project/project.srcs/sources_1/bd/mref/logic_extended' will take precedence over the same IP in location /home/seba/Workspace/projects/rp_vv/dev/dev.srcs/sources_1/bd/mref/logic_extended
Command: link_design -top top -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_3/system_axi_bram_ctrl_0_3.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1.dcp' for cell 'system_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_4/system_axi_bram_ctrl_0_4.dcp' for cell 'system_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_2_0/system_axi_bram_ctrl_2_0.dcp' for cell 'system_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2.dcp' for cell 'system_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_blk_mem_gen_1_0/system_blk_mem_gen_1_0.dcp' for cell 'system_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_blk_mem_gen_0_3/system_blk_mem_gen_0_3.dcp' for cell 'system_i/blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_blk_mem_gen_2_0/system_blk_mem_gen_2_0.dcp' for cell 'system_i/blk_mem_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_intf_0_0/system_bram_intf_0_0.dcp' for cell 'system_i/bram_intf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_intf_0_1/system_bram_intf_0_1.dcp' for cell 'system_i/bram_intf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_intf_1_0/system_bram_intf_1_0.dcp' for cell 'system_i/bram_intf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_bram_reader_0_0/system_bram_reader_0_0.dcp' for cell 'system_i/bram_reader_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_msdft_control_0_0/system_msdft_control_0_0.dcp' for cell 'system_i/msdft_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_vv_model_2_0_0/system_vv_model_2_0_0.dcp' for cell 'system_i/vv_model_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp' for cell 'system_i/SignalGenerator/axis_constant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp' for cell 'system_i/SignalGenerator/axis_red_pitaya_dac_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/SignalGenerator/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0.dcp' for cell 'system_i/SignalGenerator/dds_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_i/SignalGenerator/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/SignalGenerator/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2400.602 ; gain = 536.828 ; free physical = 1689 ; free virtual = 5053
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/SignalGenerator/clk_wiz_0/inst'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/rst_ps7_0_125M/U0'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_vv_model_2_0_0/constrs/vv_model_2.xdc] for cell 'system_i/vv_model_2_0/inst'
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_vv_model_2_0_0/constrs/vv_model_2.xdc] for cell 'system_i/vv_model_2_0/inst'
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/constrs_1/imports/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1624 ; free virtual = 5019
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

39 Infos, 47 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2600.699 ; gain = 981.672 ; free physical = 1624 ; free virtual = 5019
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[7] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_p_tri_io[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1614 ; free virtual = 5018

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18d64ecc2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1588 ; free virtual = 4996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 209435df2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1484 ; free virtual = 4898
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 140 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 1d32e24b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1483 ; free virtual = 4898
INFO: [Opt 31-389] Phase Constant propagation created 115 cells and removed 253 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 20747cf36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1483 ; free virtual = 4898
INFO: [Opt 31-389] Phase Sweep created 29 cells and removed 686 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 20747cf36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1483 ; free virtual = 4898
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 20747cf36

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1483 ; free virtual = 4898
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 211e0839c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1483 ; free virtual = 4898
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             117  |             140  |                                              2  |
|  Constant propagation         |             115  |             253  |                                              1  |
|  Sweep                        |              29  |             686  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1501 ; free virtual = 4898
Ending Logic Optimization Task | Checksum: 1b0076a12

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.699 ; gain = 0.000 ; free physical = 1500 ; free virtual = 4896

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.710 | TNS=-10.001 |
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 9 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: fb2b2917

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1482 ; free virtual = 4923
Ending Power Optimization Task | Checksum: fb2b2917

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2817.195 ; gain = 216.496 ; free physical = 1493 ; free virtual = 4934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c7bb81bc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1480 ; free virtual = 4928
Ending Final Cleanup Task | Checksum: 1c7bb81bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1496 ; free virtual = 4945

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1496 ; free virtual = 4945
Ending Netlist Obfuscation Task | Checksum: 1c7bb81bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1490 ; free virtual = 4939
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 63 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 2817.195 ; gain = 216.496 ; free physical = 1493 ; free virtual = 4933
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1493 ; free virtual = 4933
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2817.195 ; gain = 0.000 ; free physical = 1489 ; free virtual = 4926
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1800 ; free virtual = 5241
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 185200bd2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1799 ; free virtual = 5239
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1799 ; free virtual = 5239

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8be48fd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1783 ; free virtual = 5227

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9e54adb1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1745 ; free virtual = 5205

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9e54adb1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1746 ; free virtual = 5206
Phase 1 Placer Initialization | Checksum: 9e54adb1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1746 ; free virtual = 5205

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c2736368

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1744 ; free virtual = 5198

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RD_CMD_OPT.I_WRAP_BRST/bram_addr_a[2] could not be optimized because driver system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RD_CMD_OPT.I_WRAP_BRST/bram_addr_a[5]_INST_0 could not be replicated
INFO: [Physopt 32-117] Net system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RD_CMD_OPT.I_WRAP_BRST/bram_addr_a[2] could not be optimized because driver system_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RD_CMD_OPT.I_WRAP_BRST/bram_addr_a[5]_INST_0 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1740 ; free virtual = 5220

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           6  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: b13d1c5c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1751 ; free virtual = 5224
Phase 2.2 Global Placement Core | Checksum: 7a9e4d5c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1741 ; free virtual = 5222
Phase 2 Global Placement | Checksum: 7a9e4d5c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1743 ; free virtual = 5225

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 101a16cce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:16 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1742 ; free virtual = 5223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 6b2c5790

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1718 ; free virtual = 5209

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a13ee842

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1690 ; free virtual = 5208

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1092ec19c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1688 ; free virtual = 5208

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1001619d9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1674 ; free virtual = 5221

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b1a06e4c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1672 ; free virtual = 5204

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 85c61ae0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1672 ; free virtual = 5201

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c5552d57

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1672 ; free virtual = 5202

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15e767e48

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1661 ; free virtual = 5204
Phase 3 Detail Placement | Checksum: 15e767e48

Time (s): cpu = 00:01:06 ; elapsed = 00:00:23 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1661 ; free virtual = 5204

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24c1d27f8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 24c1d27f8

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1655 ; free virtual = 5199
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.140. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14c76743d

Time (s): cpu = 00:03:38 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1609 ; free virtual = 5182
Phase 4.1 Post Commit Optimization | Checksum: 14c76743d

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1610 ; free virtual = 5182

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c76743d

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1610 ; free virtual = 5183

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14c76743d

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1611 ; free virtual = 5183

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1611 ; free virtual = 5183
Phase 4.4 Final Placement Cleanup | Checksum: 137023036

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1610 ; free virtual = 5182
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137023036

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1611 ; free virtual = 5183
Ending Placer Task | Checksum: f998eb1b

Time (s): cpu = 00:03:39 ; elapsed = 00:02:46 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1611 ; free virtual = 5184
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 63 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:48 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1617 ; free virtual = 5189
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1617 ; free virtual = 5189
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1586 ; free virtual = 5175
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1598 ; free virtual = 5176
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1604 ; free virtual = 5182
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1577 ; free virtual = 5156

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1578 ; free virtual = 5157

Phase 2 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 2 Slr Crossing Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1574 ; free virtual = 5153

Phase 4 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 4 Placement Based Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 5 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 5 MultiInst Placement Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 9 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 9 Placement Based Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 10 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 10 MultiInst Placement Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 13 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 13 Slr Crossing Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5153

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5153

Phase 15 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 15 Placement Based Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 16 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 16 MultiInst Placement Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5151

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5151

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5151

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1573 ; free virtual = 5152

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5151

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5151

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1572 ; free virtual = 5151

Phase 29 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 29 Placement Based Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5150

Phase 30 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 30 MultiInst Placement Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5150

Phase 31 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 31 Slr Crossing Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1572 ; free virtual = 5151

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.140 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5150

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 1c486bd9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1571 ; free virtual = 5150
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1572 ; free virtual = 5151
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.140 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                 |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1572 ; free virtual = 5151
Ending Physical Synthesis Task | Checksum: 1c486bd9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1572 ; free virtual = 5151
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 63 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1578 ; free virtual = 5157
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1550 ; free virtual = 5146
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 46f8984b ConstDB: 0 ShapeSum: a73f0ab RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14c7e5583

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1491 ; free virtual = 5078
Post Restoration Checksum: NetGraph: fc6efc38 NumContArr: 500f594b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c7e5583

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1494 ; free virtual = 5081

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c7e5583

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1463 ; free virtual = 5051

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c7e5583

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1463 ; free virtual = 5051
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 145c35610

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1442 ; free virtual = 5031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.285  | TNS=0.000  | WHS=-0.357 | THS=-205.051|

Phase 2 Router Initialization | Checksum: 1163aa8aa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1441 ; free virtual = 5029

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10680
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10680
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1b18871c3

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1439 ; free virtual = 5027

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1668
 Number of Nodes with overlaps = 800
 Number of Nodes with overlaps = 476
 Number of Nodes with overlaps = 353
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-1.476 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e9eac982

Time (s): cpu = 00:01:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1426 ; free virtual = 5016

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 405
 Number of Nodes with overlaps = 252
 Number of Nodes with overlaps = 152
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.185 | TNS=-1.111 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15431677d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 5004
Phase 4 Rip-up And Reroute | Checksum: 15431677d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 5004

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 152c107b2

Time (s): cpu = 00:01:50 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5008
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.700 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: de521c30

Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5009

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: de521c30

Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5009
Phase 5 Delay and Skew Optimization | Checksum: de521c30

Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5009

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1799470ed

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.700 | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eeae56d2

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5006
Phase 6 Post Hold Fix | Checksum: eeae56d2

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1367 ; free virtual = 5006

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 12990c485

Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.175 | TNS=-0.700 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 12990c485

Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5006

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.70341 %
  Global Horizontal Routing Utilization  = 8.01746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 12990c485

Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1367 ; free virtual = 5007

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 12990c485

Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1366 ; free virtual = 5005

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15358b532

Time (s): cpu = 00:01:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5009

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1404 ; free virtual = 5044
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.364. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 6b712f0d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1427 ; free virtual = 5067
Phase 11 Incr Placement Change | Checksum: 15358b532

Time (s): cpu = 00:02:16 ; elapsed = 00:00:55 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1428 ; free virtual = 5067

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: d68a59f4

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1424 ; free virtual = 5064
Post Restoration Checksum: NetGraph: 27eff59 NumContArr: 60385e5f Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 62b75db8

Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5033

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 62b75db8

Time (s): cpu = 00:02:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1363 ; free virtual = 5003

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: e879c82c

Time (s): cpu = 00:02:19 ; elapsed = 00:00:59 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1364 ; free virtual = 5004
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 17b776b1d

Time (s): cpu = 00:02:27 ; elapsed = 00:01:01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1348 ; free virtual = 4990
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.334  | TNS=0.000  | WHS=-0.357 | THS=-208.543|

Phase 13 Router Initialization | Checksum: 15319e916

Time (s): cpu = 00:02:31 ; elapsed = 00:01:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1347 ; free virtual = 4989

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.51014 %
  Global Horizontal Routing Utilization  = 7.64453 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 379
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 176
  Number of Partially Routed Nets     = 203
  Number of Node Overlaps             = 0


Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1d050624c

Time (s): cpu = 00:02:32 ; elapsed = 00:01:02 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1345 ; free virtual = 4987

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 544
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.043 | TNS=-0.172 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 1f897cf83

Time (s): cpu = 00:03:09 ; elapsed = 00:01:19 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 4976

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.121  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 334a76b6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 4972
Phase 15 Rip-up And Reroute | Checksum: 334a76b6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 4972

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: 334a76b6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1365 ; free virtual = 4972

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 334a76b6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1364 ; free virtual = 4971
Phase 16 Delay and Skew Optimization | Checksum: 334a76b6

Time (s): cpu = 00:03:32 ; elapsed = 00:01:31 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1364 ; free virtual = 4971

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 6254f343

Time (s): cpu = 00:03:33 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 4966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: a8e7b7b6

Time (s): cpu = 00:03:33 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 4966
Phase 17 Post Hold Fix | Checksum: a8e7b7b6

Time (s): cpu = 00:03:33 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1359 ; free virtual = 4966

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: a42916d9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1361 ; free virtual = 4968
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.236  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: a42916d9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1362 ; free virtual = 4969

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.8301 %
  Global Horizontal Routing Utilization  = 7.96599 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: a42916d9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1360 ; free virtual = 4967

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: a42916d9

Time (s): cpu = 00:03:35 ; elapsed = 00:01:32 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1360 ; free virtual = 4967

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 179596fc7

Time (s): cpu = 00:03:36 ; elapsed = 00:01:33 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1358 ; free virtual = 4965

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.239  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 22 Post Router Timing | Checksum: 1d20ad1a9

Time (s): cpu = 00:03:44 ; elapsed = 00:01:35 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1368 ; free virtual = 4977
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:44 ; elapsed = 00:01:35 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1432 ; free virtual = 5041

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 63 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:49 ; elapsed = 00:01:37 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1430 ; free virtual = 5039
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1437 ; free virtual = 5046
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2897.234 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5023
INFO: [Common 17-1381] The checkpoint '/home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
185 Infos, 63 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 23 13:59:22 2020...
