{
  "Top": "dft",
  "RtlTop": "dft",
  "RtlPrefix": "",
  "RtlSubPrefix": "dft_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "sample_real": {
      "index": "0",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "sample_real",
          "usage": "data",
          "direction": "inout"
        }]
    },
    "sample_imag": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "sample_imag",
          "usage": "data",
          "direction": "inout"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": [
      "set_directive_interface -mode s_axilite \"dft\"",
      "set_directive_interface -mode s_axilite \"dft\" sample_real",
      "set_directive_interface -mode s_axilite \"dft\" sample_imag",
      "set_directive_top dft -name dft"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dft"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "524626",
    "Latency": "524625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dft",
    "Version": "1.0",
    "DisplayName": "Dft",
    "Revision": "2112767288",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dft_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/dft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dft_control_s_axi.vhd",
      "impl\/vhdl\/dft_dadddsub_64ns_64ns_64_7_full_dsp_1.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2.vhd",
      "impl\/vhdl\/dft_dft_Pipeline_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/dft_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/dft_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dft_mul_35ns_25ns_60_2_1.vhd",
      "impl\/vhdl\/dft_mul_42ns_33ns_75_2_1.vhd",
      "impl\/vhdl\/dft_mul_49ns_44s_93_5_1.vhd",
      "impl\/vhdl\/dft_mul_49ns_49ns_98_5_1.vhd",
      "impl\/vhdl\/dft_mul_56ns_52s_108_5_1.vhd",
      "impl\/vhdl\/dft_mul_64s_63ns_126_5_1.vhd",
      "impl\/vhdl\/dft_mul_170s_53ns_170_5_1.vhd",
      "impl\/vhdl\/dft_mux_83_1_1_1.vhd",
      "impl\/vhdl\/dft_mux_164_1_1_1.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/dft_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/dft_sitodp_32ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/dft_temp_real_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/dft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dft_control_s_axi.v",
      "impl\/verilog\/dft_dadddsub_64ns_64ns_64_7_full_dsp_1.v",
      "impl\/verilog\/dft_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2.v",
      "impl\/verilog\/dft_dft_Pipeline_VITIS_LOOP_39_3.v",
      "impl\/verilog\/dft_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/dft_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dft_mul_35ns_25ns_60_2_1.v",
      "impl\/verilog\/dft_mul_42ns_33ns_75_2_1.v",
      "impl\/verilog\/dft_mul_49ns_44s_93_5_1.v",
      "impl\/verilog\/dft_mul_49ns_49ns_98_5_1.v",
      "impl\/verilog\/dft_mul_56ns_52s_108_5_1.v",
      "impl\/verilog\/dft_mul_64s_63ns_126_5_1.v",
      "impl\/verilog\/dft_mul_170s_53ns_170_5_1.v",
      "impl\/verilog\/dft_mux_83_1_1_1.v",
      "impl\/verilog\/dft_mux_164_1_1_1.v",
      "impl\/verilog\/dft_sin_or_cos_double_s.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/dft_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.dat",
      "impl\/verilog\/dft_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R.v",
      "impl\/verilog\/dft_sitodp_32ns_64_6_no_dsp_1.v",
      "impl\/verilog\/dft_temp_real_RAM_AUTO_1R1W.v",
      "impl\/verilog\/dft.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.mdd",
      "impl\/misc\/drivers\/dft_v1_0\/data\/dft.tcl",
      "impl\/misc\/drivers\/dft_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_hw.h",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_linux.c",
      "impl\/misc\/drivers\/dft_v1_0\/src\/xdft_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dft_dadddsub_64ns_64ns_64_7_full_dsp_1_ip.tcl",
      "impl\/misc\/dft_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/dft_sitodp_32ns_64_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "dft_dadddsub_64ns_64ns_64_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_dadddsub_64ns_64ns_64_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "dft_sitodp_32ns_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_sitodp_32ns_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "13",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "sample_real": {
          "offset": "2048",
          "range": "2048"
        },
        "sample_imag": {
          "offset": "4096",
          "range": "2048"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "2048",
          "argName": "sample_real"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "4096",
          "argName": "sample_imag"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "13"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "13"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dft",
      "Instances": [
        {
          "ModuleName": "dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2",
          "InstanceName": "grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2_fu_62",
          "Instances": [{
              "ModuleName": "sin_or_cos_double_s",
              "InstanceName": "grp_sin_or_cos_double_s_fu_152"
            }]
        },
        {
          "ModuleName": "dft_Pipeline_VITIS_LOOP_39_3",
          "InstanceName": "grp_dft_Pipeline_VITIS_LOOP_39_3_fu_86"
        }
      ]
    },
    "Info": {
      "sin_or_cos_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft_Pipeline_VITIS_LOOP_39_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_double_s": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "1",
          "PipelineDepth": "33",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.075"
        },
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "54",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "24",
          "FF": "7120",
          "AVAIL_FF": "106400",
          "UTIL_FF": "6",
          "LUT": "6830",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_27_2": {
        "Latency": {
          "LatencyBest": "524364",
          "LatencyAvg": "524364",
          "LatencyWorst": "524364",
          "PipelineII": "524364",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.958"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_21_1_VITIS_LOOP_27_2",
            "TripCount": "65536",
            "Latency": "524362",
            "PipelineII": "8",
            "PipelineDepth": "83"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "10023",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "9405",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft_Pipeline_VITIS_LOOP_39_3": {
        "Latency": {
          "LatencyBest": "258",
          "LatencyAvg": "258",
          "LatencyWorst": "258",
          "PipelineII": "258",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.508"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_39_3",
            "TripCount": "256",
            "Latency": "256",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dft": {
        "Latency": {
          "LatencyBest": "524625",
          "LatencyAvg": "524625",
          "LatencyWorst": "524625",
          "PipelineII": "524626",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.958"
        },
        "Area": {
          "BRAM_18K": "20",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "7",
          "DSP": "68",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "30",
          "FF": "10246",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "9821",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "18",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-12 22:08:17 -0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1.2"
  }
}
