
*** Running vivado
    with args -log TTCS_1_RX_UART_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TTCS_1_RX_UART_0_0.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source TTCS_1_RX_UART_0_0.tcl -notrace
Command: synth_design -top TTCS_1_RX_UART_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'TTCS_1_RX_UART_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24476
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TTCS_1_RX_UART_0_0' [d:/Vivado/TTCS2/TTCS2_1/TTCS2_1.gen/sources_1/bd/TTCS_1/ip/TTCS_1_RX_UART_0_0/synth/TTCS_1_RX_UART_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'RX_UART' [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/RX_UART.vhd:14]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CLOCK_16' [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/CLOCK_16.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'CLOCK_16' (1#1) [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/CLOCK_16.vhd:12]
INFO: [Synth 8-638] synthesizing module 'FSM_RX' [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/FSM_RX.vhd:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'COUNTER' [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/COUNTER.vhd:14]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'COUNTER' (2#1) [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/TX_UART/TX_UART.srcs/sources_1/imports/new/COUNTER.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'FSM_RX' (3#1) [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/FSM_RX.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RX_UART' (4#1) [D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.srcs/sources_1/imports/TTCS2/RX_UART/RX_UART.srcs/sources_1/new/RX_UART.vhd:14]
INFO: [Synth 8-6155] done synthesizing module 'TTCS_1_RX_UART_0_0' (5#1) [d:/Vivado/TTCS2/TTCS2_1/TTCS2_1.gen/sources_1/bd/TTCS_1/ip/TTCS_1_RX_UART_0_0/synth/TTCS_1_RX_UART_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSM_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   start |                              010 |                               01
                    data |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSM_RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1149.891 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     5|
|3     |LUT3 |     6|
|4     |LUT4 |     8|
|5     |LUT5 |     6|
|6     |LUT6 |    17|
|7     |FDCE |    10|
|8     |FDPE |     1|
|9     |FDRE |    31|
+------+-----+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |    89|
|2     |  inst           |RX_UART   |    89|
|3     |    CLK_16       |CLOCK_16  |    29|
|4     |    FSM_BLOCK    |FSM_RX    |    60|
|5     |      bit_cnt    |COUNTER   |    13|
|6     |      sample_cnt |COUNTER_0 |    17|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1155.582 ; gain = 5.691
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1159.449 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1254.375 ; gain = 104.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.runs/TTCS_1_RX_UART_0_0_synth_1/TTCS_1_RX_UART_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1655.336 ; gain = 400.961
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/TTCS2/TTCS2_1/TTCS2_1.runs/TTCS_1_RX_UART_0_0_synth_1/TTCS_1_RX_UART_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TTCS_1_RX_UART_0_0_utilization_synth.rpt -pb TTCS_1_RX_UART_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 21:51:36 2025...
