set_property IOSTANDARD LVCMOS33 [get_ports {AN[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AN[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {digit_switch[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fifo_wr_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fifo_wr_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fifo_wr_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fifo_wr_data[0]}]
set_property PACKAGE_PIN U2 [get_ports {AN[0]}]
set_property PACKAGE_PIN U4 [get_ports {AN[1]}]
set_property PACKAGE_PIN V4 [get_ports {AN[2]}]
set_property PACKAGE_PIN W4 [get_ports {AN[3]}]
set_property PACKAGE_PIN W7 [get_ports {digit_switch[0]}]
set_property PACKAGE_PIN W6 [get_ports {digit_switch[1]}]
set_property PACKAGE_PIN U8 [get_ports {digit_switch[2]}]
set_property PACKAGE_PIN V8 [get_ports {digit_switch[3]}]
set_property PACKAGE_PIN U5 [get_ports {digit_switch[4]}]
set_property PACKAGE_PIN V5 [get_ports {digit_switch[5]}]
set_property PACKAGE_PIN U7 [get_ports {digit_switch[6]}]
set_property PACKAGE_PIN W2 [get_ports {fifo_wr_data[0]}]
set_property PACKAGE_PIN U1 [get_ports {fifo_wr_data[1]}]
set_property PACKAGE_PIN T1 [get_ports {fifo_wr_data[2]}]
set_property PACKAGE_PIN R2 [get_ports {fifo_wr_data[3]}]
set_property PACKAGE_PIN W5 [get_ports clk]
set_property PACKAGE_PIN L1 [get_ports fifo_empty]
set_property PACKAGE_PIN U16 [get_ports fifo_full]
set_property PACKAGE_PIN V17 [get_ports fifo_rd_en]
set_property PACKAGE_PIN V16 [get_ports fifo_wr_en]
set_property PACKAGE_PIN W19 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports fifo_empty]
set_property IOSTANDARD LVCMOS33 [get_ports fifo_full]
set_property IOSTANDARD LVCMOS33 [get_ports fifo_rd_en]
set_property IOSTANDARD LVCMOS33 [get_ports fifo_wr_en]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
