// Seed: 17076373
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_6 = id_5;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  id_5 :
  assert property (@(posedge 1 or 1) id_2)
  else;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2
  );
  wire id_6 = id_2;
  always begin
    id_3 <= 1'b0;
  end
  wire id_7;
  wire id_8;
endmodule
