#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 21 23:05:48 2021
# Process ID: 13264
# Current directory: D:/VivadoProject/flowing_water_lights
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent88 D:\VivadoProject\flowing_water_lights\flowing_water_lights.xpr
# Log file: D:/VivadoProject/flowing_water_lights/vivado.log
# Journal file: D:/VivadoProject/flowing_water_lights\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/flowing_water_lights/flowing_water_lights.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/clock.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/pin.xdc'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/testbench.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/clock.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/clock.xdc
export_ip_user_files -of_objects  [get_files C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/pin.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights/flowing_water_lights.srcs/constrs_1/new/pin.xdc
add_files -norecurse C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v
add_files -fileset constrs_1 -norecurse {C:/Users/»ÆÖ¸±ó/Desktop/clock.xdc C:/Users/»ÆÖ¸±ó/Desktop/pin.xdc}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/»ÆÖ¸±ó/Desktop/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_water_lights
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f69ad2052b74f1ab30347cfd62a6cce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v" Line 1. Module flowing_water_lights doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowing_water_lights
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 21 23:10:29 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 838.793 ; gain = 36.922
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_water_lights
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/»ÆÖ¸±ó/Desktop/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1f69ad2052b74f1ab30347cfd62a6cce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/»ÆÖ¸±ó/Desktop/flowing_water_lights.v" Line 1. Module flowing_water_lights doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flowing_water_lights
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VivadoProject/flowing_water_lights/flowing_water_lights.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 22 13:12:44 2021...
