<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>lio_23xx_reg.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/liquidio/base/lio_23xx_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/liquidio/base/lio_23xx_reg.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>liquidio</a>/<a href='./'>base</a>/<a href='lio_23xx_reg.h.html'>lio_23xx_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2017 Cavium, Inc</i></td></tr>
<tr><th id="3">3</th><td><i> */</i></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#<span data-ppcond="5">ifndef</span> <span class="macro" data-ref="_M/_LIO_23XX_REG_H_">_LIO_23XX_REG_H_</span></u></td></tr>
<tr><th id="6">6</th><td><u>#define <dfn class="macro" id="_M/_LIO_23XX_REG_H_" data-ref="_M/_LIO_23XX_REG_H_">_LIO_23XX_REG_H_</dfn></u></td></tr>
<tr><th id="7">7</th><td></td></tr>
<tr><th id="8">8</th><td><i>/* ###################### REQUEST QUEUE ######################### */</i></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* 64 registers for Input Queues Start Addr - SLI_PKT(0..63)_INSTR_BADDR */</i></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_INSTR_BADDR_START64" data-ref="_M/CN23XX_SLI_PKT_INSTR_BADDR_START64">CN23XX_SLI_PKT_INSTR_BADDR_START64</dfn>	0x10010</u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><i>/* 64 registers for Input Doorbell - SLI_PKT(0..63)_INSTR_BAOFF_DBELL */</i></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_INSTR_BADDR_DBELL_START" data-ref="_M/CN23XX_SLI_PKT_INSTR_BADDR_DBELL_START">CN23XX_SLI_PKT_INSTR_BADDR_DBELL_START</dfn>	0x10020</u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><i>/* 64 registers for Input Queue size - SLI_PKT(0..63)_INSTR_FIFO_RSIZE */</i></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_INSTR_FIFO_RSIZE_START" data-ref="_M/CN23XX_SLI_PKT_INSTR_FIFO_RSIZE_START">CN23XX_SLI_PKT_INSTR_FIFO_RSIZE_START</dfn>	0x10030</u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/* 64 registers for Input Queue Instr Count - SLI_PKT_IN_DONE(0..63)_CNTS */</i></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_IN_DONE_CNTS_START64" data-ref="_M/CN23XX_SLI_PKT_IN_DONE_CNTS_START64">CN23XX_SLI_PKT_IN_DONE_CNTS_START64</dfn>	0x10040</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><i>/* 64 registers (64-bit) - ES, RO, NS, Arbitration for Input Queue Data &amp;</i></td></tr>
<tr><th id="23">23</th><td><i> * gather list fetches. SLI_PKT(0..63)_INPUT_CONTROL.</i></td></tr>
<tr><th id="24">24</th><td><i> */</i></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_INPUT_CONTROL_START64" data-ref="_M/CN23XX_SLI_PKT_INPUT_CONTROL_START64">CN23XX_SLI_PKT_INPUT_CONTROL_START64</dfn>	0x10000</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i>/* ------- Request Queue Macros --------- */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/* Each Input Queue register is at a 16-byte Offset in BAR0 */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/CN23XX_IQ_OFFSET" data-ref="_M/CN23XX_IQ_OFFSET">CN23XX_IQ_OFFSET</dfn>			0x20000</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_IQ_PKT_CONTROL64" data-ref="_M/CN23XX_SLI_IQ_PKT_CONTROL64">CN23XX_SLI_IQ_PKT_CONTROL64</dfn>(iq)					\</u></td></tr>
<tr><th id="33">33</th><td><u>	(CN23XX_SLI_PKT_INPUT_CONTROL_START64 + ((iq) * CN23XX_IQ_OFFSET))</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_IQ_BASE_ADDR64" data-ref="_M/CN23XX_SLI_IQ_BASE_ADDR64">CN23XX_SLI_IQ_BASE_ADDR64</dfn>(iq)					\</u></td></tr>
<tr><th id="36">36</th><td><u>	(CN23XX_SLI_PKT_INSTR_BADDR_START64 + ((iq) * CN23XX_IQ_OFFSET))</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_IQ_SIZE" data-ref="_M/CN23XX_SLI_IQ_SIZE">CN23XX_SLI_IQ_SIZE</dfn>(iq)						\</u></td></tr>
<tr><th id="39">39</th><td><u>	(CN23XX_SLI_PKT_INSTR_FIFO_RSIZE_START + ((iq) * CN23XX_IQ_OFFSET))</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_IQ_DOORBELL" data-ref="_M/CN23XX_SLI_IQ_DOORBELL">CN23XX_SLI_IQ_DOORBELL</dfn>(iq)					\</u></td></tr>
<tr><th id="42">42</th><td><u>	(CN23XX_SLI_PKT_INSTR_BADDR_DBELL_START + ((iq) * CN23XX_IQ_OFFSET))</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_IQ_INSTR_COUNT64" data-ref="_M/CN23XX_SLI_IQ_INSTR_COUNT64">CN23XX_SLI_IQ_INSTR_COUNT64</dfn>(iq)					\</u></td></tr>
<tr><th id="45">45</th><td><u>	(CN23XX_SLI_PKT_IN_DONE_CNTS_START64 + ((iq) * CN23XX_IQ_OFFSET))</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Number of instructions to be read in one MAC read request.</i></td></tr>
<tr><th id="48">48</th><td><i> * setting to Max value(4)</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_RDSIZE" data-ref="_M/CN23XX_PKT_INPUT_CTL_RDSIZE">CN23XX_PKT_INPUT_CTL_RDSIZE</dfn>			(3 &lt;&lt; 25)</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_IS_64B" data-ref="_M/CN23XX_PKT_INPUT_CTL_IS_64B">CN23XX_PKT_INPUT_CTL_IS_64B</dfn>			(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_RST" data-ref="_M/CN23XX_PKT_INPUT_CTL_RST">CN23XX_PKT_INPUT_CTL_RST</dfn>			(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_QUIET" data-ref="_M/CN23XX_PKT_INPUT_CTL_QUIET">CN23XX_PKT_INPUT_CTL_QUIET</dfn>			(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_RING_ENB" data-ref="_M/CN23XX_PKT_INPUT_CTL_RING_ENB">CN23XX_PKT_INPUT_CTL_RING_ENB</dfn>			(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP" data-ref="_M/CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP">CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_USE_CSR" data-ref="_M/CN23XX_PKT_INPUT_CTL_USE_CSR">CN23XX_PKT_INPUT_CTL_USE_CSR</dfn>			(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP" data-ref="_M/CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP">CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP</dfn>		(2)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* These bits[47:44] select the Physical function number within the MAC */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_PF_NUM_POS" data-ref="_M/CN23XX_PKT_INPUT_CTL_PF_NUM_POS">CN23XX_PKT_INPUT_CTL_PF_NUM_POS</dfn>		45</u></td></tr>
<tr><th id="61">61</th><td><i>/* These bits[43:32] select the function number within the PF */</i></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_VF_NUM_POS" data-ref="_M/CN23XX_PKT_INPUT_CTL_VF_NUM_POS">CN23XX_PKT_INPUT_CTL_VF_NUM_POS</dfn>		32</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#<span data-ppcond="64">if</span> <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#36" title="2" data-ref="_M/RTE_BYTE_ORDER">RTE_BYTE_ORDER</a> == <a class="macro" href="../../../../lib/librte_eal/common/include/generic/rte_byteorder.h.html#31" title="2" data-ref="_M/RTE_LITTLE_ENDIAN">RTE_LITTLE_ENDIAN</a></u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_MASK" data-ref="_M/CN23XX_PKT_INPUT_CTL_MASK">CN23XX_PKT_INPUT_CTL_MASK</dfn>			\</u></td></tr>
<tr><th id="66">66</th><td><u>	(CN23XX_PKT_INPUT_CTL_RDSIZE |			\</u></td></tr>
<tr><th id="67">67</th><td><u>	 CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP |	\</u></td></tr>
<tr><th id="68">68</th><td><u>	 CN23XX_PKT_INPUT_CTL_USE_CSR)</u></td></tr>
<tr><th id="69">69</th><td><u>#<span data-ppcond="64">elif</span> RTE_BYTE_ORDER == RTE_BIG_ENDIAN</u></td></tr>
<tr><th id="70">70</th><td><u>#define CN23XX_PKT_INPUT_CTL_MASK			\</u></td></tr>
<tr><th id="71">71</th><td><u>	(CN23XX_PKT_INPUT_CTL_RDSIZE |			\</u></td></tr>
<tr><th id="72">72</th><td><u>	 CN23XX_PKT_INPUT_CTL_DATA_ES_64B_SWAP |	\</u></td></tr>
<tr><th id="73">73</th><td><u>	 CN23XX_PKT_INPUT_CTL_USE_CSR |			\</u></td></tr>
<tr><th id="74">74</th><td><u>	 CN23XX_PKT_INPUT_CTL_GATHER_ES_64B_SWAP)</u></td></tr>
<tr><th id="75">75</th><td><u>#<span data-ppcond="64">endif</span></u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/* ############################ OUTPUT QUEUE ######################### */</i></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><i>/* 64 registers for Output queue control - SLI_PKT(0..63)_OUTPUT_CONTROL */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_OUTPUT_CONTROL_START" data-ref="_M/CN23XX_SLI_PKT_OUTPUT_CONTROL_START">CN23XX_SLI_PKT_OUTPUT_CONTROL_START</dfn>	0x10050</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* 64 registers for Output queue buffer and info size</i></td></tr>
<tr><th id="83">83</th><td><i> * SLI_PKT(0..63)_OUT_SIZE</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_OUT_SIZE" data-ref="_M/CN23XX_SLI_PKT_OUT_SIZE">CN23XX_SLI_PKT_OUT_SIZE</dfn>			0x10060</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>/* 64 registers for Output Queue Start Addr - SLI_PKT(0..63)_SLIST_BADDR */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_SLIST_BADDR_START64" data-ref="_M/CN23XX_SLI_SLIST_BADDR_START64">CN23XX_SLI_SLIST_BADDR_START64</dfn>		0x10070</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* 64 registers for Output Queue Packet Credits</i></td></tr>
<tr><th id="91">91</th><td><i> * SLI_PKT(0..63)_SLIST_BAOFF_DBELL</i></td></tr>
<tr><th id="92">92</th><td><i> */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_SLIST_BAOFF_DBELL_START" data-ref="_M/CN23XX_SLI_PKT_SLIST_BAOFF_DBELL_START">CN23XX_SLI_PKT_SLIST_BAOFF_DBELL_START</dfn>	0x10080</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><i>/* 64 registers for Output Queue size - SLI_PKT(0..63)_SLIST_FIFO_RSIZE */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_SLIST_FIFO_RSIZE_START" data-ref="_M/CN23XX_SLI_PKT_SLIST_FIFO_RSIZE_START">CN23XX_SLI_PKT_SLIST_FIFO_RSIZE_START</dfn>	0x10090</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><i>/* 64 registers for Output Queue Packet Count - SLI_PKT(0..63)_CNTS */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_CNTS_START" data-ref="_M/CN23XX_SLI_PKT_CNTS_START">CN23XX_SLI_PKT_CNTS_START</dfn>		0x100B0</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* Each Output Queue register is at a 16-byte Offset in BAR0 */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/CN23XX_OQ_OFFSET" data-ref="_M/CN23XX_OQ_OFFSET">CN23XX_OQ_OFFSET</dfn>			0x20000</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* ------- Output Queue Macros --------- */</i></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_PKT_CONTROL" data-ref="_M/CN23XX_SLI_OQ_PKT_CONTROL">CN23XX_SLI_OQ_PKT_CONTROL</dfn>(oq)					\</u></td></tr>
<tr><th id="107">107</th><td><u>	(CN23XX_SLI_PKT_OUTPUT_CONTROL_START + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_BASE_ADDR64" data-ref="_M/CN23XX_SLI_OQ_BASE_ADDR64">CN23XX_SLI_OQ_BASE_ADDR64</dfn>(oq)					\</u></td></tr>
<tr><th id="110">110</th><td><u>	(CN23XX_SLI_SLIST_BADDR_START64 + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_SIZE" data-ref="_M/CN23XX_SLI_OQ_SIZE">CN23XX_SLI_OQ_SIZE</dfn>(oq)						\</u></td></tr>
<tr><th id="113">113</th><td><u>	(CN23XX_SLI_PKT_SLIST_FIFO_RSIZE_START + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_BUFF_INFO_SIZE" data-ref="_M/CN23XX_SLI_OQ_BUFF_INFO_SIZE">CN23XX_SLI_OQ_BUFF_INFO_SIZE</dfn>(oq)				\</u></td></tr>
<tr><th id="116">116</th><td><u>	(CN23XX_SLI_PKT_OUT_SIZE + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_PKTS_SENT" data-ref="_M/CN23XX_SLI_OQ_PKTS_SENT">CN23XX_SLI_OQ_PKTS_SENT</dfn>(oq)					\</u></td></tr>
<tr><th id="119">119</th><td><u>	(CN23XX_SLI_PKT_CNTS_START + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_OQ_PKTS_CREDIT" data-ref="_M/CN23XX_SLI_OQ_PKTS_CREDIT">CN23XX_SLI_OQ_PKTS_CREDIT</dfn>(oq)					\</u></td></tr>
<tr><th id="122">122</th><td><u>	(CN23XX_SLI_PKT_SLIST_BAOFF_DBELL_START + ((oq) * CN23XX_OQ_OFFSET))</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* ------------------ Masks ---------------- */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_IPTR" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_IPTR">CN23XX_PKT_OUTPUT_CTL_IPTR</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_ES" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_ES">CN23XX_PKT_OUTPUT_CTL_ES</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_NSR" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_NSR">CN23XX_PKT_OUTPUT_CTL_NSR</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_ROR" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_ROR">CN23XX_PKT_OUTPUT_CTL_ROR</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_DPTR" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_DPTR">CN23XX_PKT_OUTPUT_CTL_DPTR</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_BMODE" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_BMODE">CN23XX_PKT_OUTPUT_CTL_BMODE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_ES_P" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_ES_P">CN23XX_PKT_OUTPUT_CTL_ES_P</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_NSR_P" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_NSR_P">CN23XX_PKT_OUTPUT_CTL_NSR_P</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_ROR_P" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_ROR_P">CN23XX_PKT_OUTPUT_CTL_ROR_P</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_OUTPUT_CTL_RING_ENB" data-ref="_M/CN23XX_PKT_OUTPUT_CTL_RING_ENB">CN23XX_PKT_OUTPUT_CTL_RING_ENB</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* Rings per Virtual Function [RO] */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_RPVF_MASK" data-ref="_M/CN23XX_PKT_INPUT_CTL_RPVF_MASK">CN23XX_PKT_INPUT_CTL_RPVF_MASK</dfn>		0x3F</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_RPVF_POS" data-ref="_M/CN23XX_PKT_INPUT_CTL_RPVF_POS">CN23XX_PKT_INPUT_CTL_RPVF_POS</dfn>		48</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><i>/* These bits[47:44][RO] give the Physical function</i></td></tr>
<tr><th id="141">141</th><td><i> * number info within the MAC</i></td></tr>
<tr><th id="142">142</th><td><i> */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_PF_NUM_MASK" data-ref="_M/CN23XX_PKT_INPUT_CTL_PF_NUM_MASK">CN23XX_PKT_INPUT_CTL_PF_NUM_MASK</dfn>	0x7</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* These bits[43:32][RO] give the virtual function</i></td></tr>
<tr><th id="146">146</th><td><i> * number info within the PF</i></td></tr>
<tr><th id="147">147</th><td><i> */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/CN23XX_PKT_INPUT_CTL_VF_NUM_MASK" data-ref="_M/CN23XX_PKT_INPUT_CTL_VF_NUM_MASK">CN23XX_PKT_INPUT_CTL_VF_NUM_MASK</dfn>	0x1FFF</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* ######################### Mailbox Reg Macros ######################## */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START" data-ref="_M/CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START">CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START</dfn>	0x10200</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/CN23XX_VF_SLI_PKT_MBOX_INT_START" data-ref="_M/CN23XX_VF_SLI_PKT_MBOX_INT_START">CN23XX_VF_SLI_PKT_MBOX_INT_START</dfn>	0x10210</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_MBOX_OFFSET" data-ref="_M/CN23XX_SLI_MBOX_OFFSET">CN23XX_SLI_MBOX_OFFSET</dfn>			0x20000</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_MBOX_SIG_IDX_OFFSET" data-ref="_M/CN23XX_SLI_MBOX_SIG_IDX_OFFSET">CN23XX_SLI_MBOX_SIG_IDX_OFFSET</dfn>		0x8</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CN23XX_SLI_PKT_PF_VF_MBOX_SIG" data-ref="_M/CN23XX_SLI_PKT_PF_VF_MBOX_SIG">CN23XX_SLI_PKT_PF_VF_MBOX_SIG</dfn>(q, idx)				\</u></td></tr>
<tr><th id="158">158</th><td><u>	(CN23XX_SLI_PKT_PF_VF_MBOX_SIG_START +				\</u></td></tr>
<tr><th id="159">159</th><td><u>	 ((q) * CN23XX_SLI_MBOX_OFFSET +				\</u></td></tr>
<tr><th id="160">160</th><td><u>	  (idx) * CN23XX_SLI_MBOX_SIG_IDX_OFFSET))</u></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/CN23XX_VF_SLI_PKT_MBOX_INT" data-ref="_M/CN23XX_VF_SLI_PKT_MBOX_INT">CN23XX_VF_SLI_PKT_MBOX_INT</dfn>(q)					\</u></td></tr>
<tr><th id="163">163</th><td><u>	(CN23XX_VF_SLI_PKT_MBOX_INT_START + ((q) * CN23XX_SLI_MBOX_OFFSET))</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#<span data-ppcond="5">endif</span> /* _LIO_23XX_REG_H_ */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='lio_23xx_vf.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/liquidio/base/lio_23xx_vf.c</a><br/>Generated on <em>2018-Jul-30</em> from project vpp_1804 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
