Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 30 13:51:35 2023
| Host         : DESKTOP-58QM18R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   154 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             184 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------+----------------------------+------------------+----------------+
|         Clock Signal         |                Enable Signal                |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------+----------------------------+------------------+----------------+
|  not_so_slow/slowclk/clk_out | btnC_IBUF                                   |                            |                1 |              1 |
|  not_so_slow/slowclk/clk_out | bugGo/Vbitcounter_1/why                     |                            |                1 |              1 |
|  not_so_slow/slowclk/clk_out | platsize2/Vbitcounter_1/ff_instance_1097_0  |                            |                1 |              2 |
|  not_so_slow/slowclk/clk_out | platsize/Vbitcounter_3/CE0                  |                            |                1 |              2 |
|  not_so_slow/slowclk/clk_out | platsize3/Vbitcounter_1/ff_instance_1097_0  |                            |                2 |              2 |
|  not_so_slow/slowclk/clk_out | bugGo/Vbitcounter_1/Ld1                     | bugblinker/Vbitcounter_2/R |                1 |              3 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_39/CEO             |                            |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_38/I_36_31_n_0     |                            |                2 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_40/CEO             |                            |                3 |              4 |
|  not_so_slow/slowclk/clk_out | not_so_slow/slowclk/XLXI_45/CEO             |                            |                2 |              4 |
|  not_so_slow/slowclk/clk_out | VGA/C1/Vbitcounter_3/ff_instance_1099_8     |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize2/Vbitcounter_1/enable_2            |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize2/Vbitcounter_1/enable              |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize3/Vbitcounter_1/enable              |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize3/Vbitcounter_1/enable_2            |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize3/Vbitcounter_2/enable              |                            |                3 |              5 |
|  not_so_slow/slowclk/clk_out | platsize/Vbitcounter_2/enable               |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugblinker/Vbitcounter_2/enable             |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | framcounter/Vbitcounter_1/enable            |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | framcounter/Vbitcounter_1/enable_0          |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | framcounter/Vbitcounter_2/enable            |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugPoint/Vbitcounter_1/enable              |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugPoint/Vbitcounter_2/enable              |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | platsize/Vbitcounter_3/enable               |                            |                1 |              5 |
|  not_so_slow/slowclk/clk_out | VGA/C1/Vbitcounter_2/enable                 |                            |                3 |              5 |
|  not_so_slow/slowclk/clk_out | platsize/Vbitcounter_1/enable               |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugblinker/Vbitcounter_1/enable_0           |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugblinker/Vbitcounter_1/ff_instance_1099_1 |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugblinker/Vbitcounter_1/enable             |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugGo/Vbitcounter_1/enable                 |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugGo/Vbitcounter_1/enable_0               |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | VGA/C2/Vbitcounter_1/enable_1               |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugGoLR/Vbitcounter_1/Dw0                  |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugGoLR/Vbitcounter_2/Dw043_out            |                            |                1 |              5 |
|  not_so_slow/slowclk/clk_out | slugGoLR/Vbitcounter_2/Dw01_out             |                            |                1 |              5 |
|  not_so_slow/slowclk/clk_out | VGA/C2/Vbitcounter_1/enable                 |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | slugGo/Vbitcounter_2/enable                 |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | bugGo/Vbitcounter_1/enable_2                |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | VGA/C2/Vbitcounter_1/enable_2               |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out | VGA/C1/Vbitcounter_1/enable                 |                            |                3 |              5 |
|  not_so_slow/slowclk/clk_out | platsize2/Vbitcounter_2/enable              |                            |                3 |              5 |
|  not_so_slow/slowclk/clk_out | bugGo/Vbitcounter_1/enable_1                |                            |                2 |              5 |
|  not_so_slow/slowclk/clk_out |                                             |                            |               17 |             51 |
+------------------------------+---------------------------------------------+----------------------------+------------------+----------------+


