INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/luke_mccubbin1/Box/CurrentClasses/SoC/Github/CR1/seven_seg/seven_seg/seven_seg.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
