/*
 * @Copyright   Copyright (c) Moorethreads Technologies Ltd. All Rights Reserved
 * @License     Dual MIT/GPLv2
 */
#ifndef _MTGPU_DP_COMMON_H_
#define _MTGPU_DP_COMMON_H_

#include "mtgpu_display_debug.h"
#include "mtgpu_dpcd_defs.h"
#include "mtgpu_phy_common.h"
#include "os-interface-drm.h"

#define MTGPU_DP_IRQ_TYPE_PLUG_EVENT	BIT(0)
#define MTGPU_DP_IRQ_TYPE_UNPLUG_EVENT	BIT(1)
#define MTGPU_DP_IRQ_TYPE_HPD_IRQ	BIT(2)

#define DELAY_ON_DP_PLUGOUT_DET_MS (1000)

#define DP_SINGLE_PIX_MODE	0
#define DP_DUAL_PIX_MODE	1
#define DP_QUAD_PIX_MODE	2

#define DP_DSC_SDP_BUFFER_SIZE	144

typedef void (*hdmi_codec_plugged_cb)(struct device *dev, bool plugged);

struct wait_queue_head;
typedef struct wait_queue_head wait_queue_head_t;

struct hdmi_codec_params;

struct drm_display_mode;

struct mt_display_mode {
	int clock;
	int hdisplay;
	int hsync_start;
	int hsync_end;
	int htotal;
	int vdisplay;
	int vsync_start;
	int vsync_end;
	int vtotal;
	unsigned int flags;
};

/* the monitors which need patch like skip TPS4
 * as sudi do not support it when use DP1.4;
 * we can expand these array for other patchs.
 */
enum monitor_patch_type {
	PATCH_TYPE_INVALID = 0x00,
	PATCH_SKIP_TPS4_FOR_TRAINING,
	PATCH_FORCE_TRAINING,
	PATCH_FORCE_OVERWRITE_TIMING,
};

enum mtgpu_soc_gen {
	PLAT_INVALID = 0,
	PLAT_GEN1    = BIT(0),
	PLAT_GEN2    = BIT(1),
	PLAT_GEN3    = BIT(2),
	PLAT_GEN4    = BIT(3),
};

struct monitor_patch {
	enum mtgpu_soc_gen gen;

	u8  vendor[4];
	u32 product_id;
	u32 patch_type;

	struct mt_display_mode original_mode;
	struct mt_display_mode patched_mode;
};

struct mtgpu_dp_debugfs {
	struct dentry *card;
	struct dentry *lock;
	u32 link_rate;
	u8  lane_cnt;
};

struct mtgpu_dp_dsc_param {
	bool dsc_capable;
	bool sink_dsc_support;
	bool dsc_en;
	bool block_pred_enable;
	u8 version_major;
	u8 version_minor;
	u8 line_buf_depth;
	u32 compressed_bpp;
	u32 slice_width;
	u32 slice_height;
	u32 slice_num;
	u32 pps_packed[32];
	u8 sdp_buff[DP_DSC_SDP_BUFFER_SIZE];
};

struct mtgpu_dp_ctx {
	void __iomem *regs;
	void __iomem *glb_regs;
	void __iomem *tzc_regs;
	void __iomem *amt_regs;
	void __iomem *cust_regs;
	int irq;
	int id;
	struct videomode *vm;
	u8 bw_code;
	u8 lane_cnt;
	int max_rate;
	u8 max_lanes;
	u16 max_hres;
	u16 max_vres;
	u16 max_pclk_100khz;
	int pclk;
	u8 bpp;
	u32 event_flags;
	u32 pixel_mode;
	u32 aud_config1;
	wait_queue_head_t *waitq;
	void *private;
	struct mtgpu_dp_dsc_param dsc_param;
};

struct mtgpu_dp_ops {
	void (*hw_init)(struct mtgpu_dp_ctx *ctx);
	void (*hw_deinit)(struct mtgpu_dp_ctx *ctx);
	void (*config)(struct mtgpu_dp_ctx *ctx);
	void (*enable)(struct mtgpu_dp_ctx *ctx);
	void (*disable)(struct mtgpu_dp_ctx *ctx);
	u32 (*isr)(struct mtgpu_dp_ctx *ctx);
	void (*training_pattern)(struct mtgpu_dp_ctx *ctx, u8 patten);
	void (*power_up)(struct mtgpu_dp_ctx *ctx);
	void (*qual_pattern)(struct mtgpu_dp_ctx *ctx, u8 pattern, u8 *data, u8 size);
	void (*vswing_preemph)(struct mtgpu_dp_ctx *ctx, u8 vswing, u8 preemph);
	void (*enhanced_frame)(struct mtgpu_dp_ctx *ctx, bool enable);
	void (*stream_config)(struct mtgpu_dp_ctx *ctx);
	void (*scramble)(struct mtgpu_dp_ctx *ctx, bool enable);
	void (*downspread)(struct mtgpu_dp_ctx *ctx, u8 data);
	void (*link_bandwidth)(struct mtgpu_dp_ctx *ctx, u8 bw);
	void (*lane_count)(struct mtgpu_dp_ctx *ctx, u8 count);
	bool (*is_plugin)(struct mtgpu_dp_ctx *ctx);
	int (*aux_read)(struct mtgpu_dp_ctx *ctx, u8 request, u16 addr,
			u8 *buf, u8 bytes, u8 *reply);
	int (*aux_write)(struct mtgpu_dp_ctx *ctx, u8 request, u16 addr,
			 u8 *buf, u8 bytes, u8 *reply);
	void (*audio_enable)(struct mtgpu_dp_ctx *ctx);
	void (*audio_disable)(struct mtgpu_dp_ctx *ctx);
	void (*audio_mute)(struct mtgpu_dp_ctx *ctx, bool enable);
	int (*audio_set_param)(struct mtgpu_dp_ctx *ctx, struct hdmi_codec_params *params);
	void (*dsc_pps_set)(struct mtgpu_dp_ctx *ctx);
	void (*dsc_disable)(struct mtgpu_dp_ctx *ctx);
	void (*dsc_config)(struct mtgpu_dp_ctx *ctx);
	void (*hpd_enable)(struct mtgpu_dp_ctx *ctx, bool enable);
};

struct mtgpu_dp_glb_ops {
	void (*init)(struct mtgpu_dp_ctx *ctx);
	void (*reset)(struct mtgpu_dp_ctx *ctx);
};

struct mtgpu_dp_chip {
	struct mtgpu_dp_ops *core;
	struct mtgpu_dp_glb_ops *glb;
};

struct mtgpu_dp {
	struct drm_encoder *encoder;
	struct drm_connector *connector;
	struct drm_dp_aux *aux;
	struct device *dev;
	struct mtgpu_dp_ctx ctx;
	struct mtgpu_dp_ops *core;
	struct mtgpu_dp_glb_ops *glb;
	struct mtgpu_phy *phy;
	struct delayed_work *hpd_work;
	struct mtgpu_dsc *dsc;
	struct work_struct *hpd_irq_work;
	u8 dpcd[DP_RECEIVER_CAP_SIZE];
	u8 train_set[4];
	u8 port_type;

	/* audio codec */
	struct platform_device *dp_audio;
	hdmi_codec_plugged_cb codec_plugged_cb;

	struct device *codec_dev;
	struct mutex *codec_lock; /* codec lock */
	struct edid *edid;
	bool connected;
	bool enabled;
	bool audio_enabled;
	bool encoder_enable_failed;

	struct drm_property *prop_fixed_edid;
	bool fixed_edid;
	u8 fixed_inited;

	u8 soc_gen;

	/* dp debugfs */
	struct mtgpu_dp_debugfs debugfs;
};

static inline
void dptx_reg_write(struct mtgpu_dp_ctx *ctx, int offset, u32 val)
{
	os_writel(val, ctx->regs + offset);
	/* dummy read to make post write take effect */
	os_readl(ctx->regs + offset);
	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
}

static inline
u32 dptx_reg_read(struct mtgpu_dp_ctx *ctx, int offset)
{
	u32 val = os_readl(ctx->regs + offset);

	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
	return val;
}

static inline
void dptx_tzc_reg_write(struct mtgpu_dp_ctx *ctx, int offset, u32 val)
{
	os_writel(val, ctx->tzc_regs + offset);
	/* dummy read to make post write take effect */
	os_readl(ctx->tzc_regs + offset);
	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
}

static inline
void dptx_amt_reg_write(struct mtgpu_dp_ctx *ctx, int offset, u32 val)
{
	os_writel(val, ctx->amt_regs + offset);
	/* dummy read to make post write take effect */
	os_readl(ctx->amt_regs + offset);
	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
}

static inline
void dptx_glb_reg_write(struct mtgpu_dp_ctx *ctx, int offset, u32 val)
{
	os_writel(val, ctx->glb_regs + offset);
	/* dummy read to make post write take effect */
	os_readl(ctx->glb_regs + offset);
	GLB_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
}

static inline
u32 dptx_glb_reg_read(struct mtgpu_dp_ctx *ctx, int offset)
{
	u32 val = os_readl(ctx->glb_regs + offset);

	GLB_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
	return val;
}

static inline void dptx_cust_reg_write(struct mtgpu_dp_ctx *ctx, int offset, u32 val)
{
	os_writel(val, ctx->cust_regs + offset);
	os_readl(ctx->cust_regs + offset);

	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);
}

static inline u32 dptx_cust_reg_read(struct mtgpu_dp_ctx *ctx, int offset)
{
	u32 val;

	val = os_readl(ctx->cust_regs + offset);

	DP_DBG_REG("offset = 0x%04x value = 0x%08x\n", offset, val);

	return val;
}

extern struct mtgpu_dp_chip mtgpu_dp_chip_sudi;
extern struct mtgpu_dp_chip mtgpu_dp_chip_qy1;
extern struct mtgpu_dp_chip mtgpu_dp_chip_qy2;
extern struct mtgpu_dp_chip mtgpu_dp_chip_ph1;
extern struct mtgpu_dp_ops  mtgpu_dp_fec;

static inline
struct mtgpu_dp *encoder_to_mtgpu_dp(struct drm_encoder *encoder)
{
	return os_get_drm_encoder_drvdata(encoder);
}

static inline
struct mtgpu_dp *connector_to_mtgpu_dp(struct drm_connector *connector)
{
	return os_get_drm_connector_drvdata(connector);
}

static inline
struct mtgpu_dp *aux_to_mtgpu_dp(struct drm_dp_aux *aux)
{
	return os_get_drm_dp_aux_drvdata(aux);
}

static inline
struct mtgpu_dp *work_to_mtgpu_dp(struct work_struct *work)
{
	return os_get_work_drvdata(work);
}

static inline
struct mtgpu_dp *dwork_to_mtgpu_dp(struct work_struct *work)
{
	return os_get_dwork_drvdata(work);
}

static inline
int mtgpu_dp_link_rate_to_pclk(int link_rate, u8 lane_num, u8 bpp)
{
	return link_rate * lane_num * 8 / bpp;
}

int mtgpu_dp_get_sinkcaps(struct mtgpu_dp *dp);
void mtgpu_dp_encoder_enable(struct drm_encoder *encoder);
void mtgpu_dp_encoder_disable(struct drm_encoder *encoder);
void mtgpu_dp_hpd_work(struct work_struct *work);
void mtgpu_dp_hpd_irq_work(struct work_struct *work);
void mtgpu_dp_irq_handler(void *data);
int  mtgpu_dp_kernel_struct_create(struct mtgpu_dp *dp);
void mtgpu_dp_kernel_struct_destroy(struct mtgpu_dp *dp);
void mtgpu_dp_dsc_discover(struct mtgpu_dp *dp);
void mtgpu_dp_dsp_pps_pack(struct mtgpu_dp *dp, u32 *pps_data);
int mtgpu_dp_update_fixed_edid_flag(struct mtgpu_dp *dp, bool enable);
bool mtgpu_display_mode_compare(const struct drm_display_mode *mode,
				struct mt_display_mode *mt_mode);
struct monitor_patch *
mtgpu_dp_monitor_select_patch(struct mtgpu_dp *dp,
			      const struct drm_display_mode *mode,
			      u32 patch_type);


#endif /* _MTGPU_DP_COMMON_H_ */
