(S (PP (IN Unlike) (NP (JJ traditional) (ADJP (NN PCIe) (HYPH -) (VBN based)) (NNP FPGA) (NNS accelerators))) (, ,) (NP (JJ heterogeneous) (NML (NN SoC) (HYPH -) (NN FPGA)) (NNS devices)) (VP (VBP provide) (NP (NP (JJR tighter) (NNS integrations)) (PP (IN between) (NP (NP (NN software)) (VP (VBG running) (PP (IN on) (NP (NP (NNS CPUs)) (CC and) (NP (NN hardware) (NNS accelerators))))))))) (. .))
(S (S (NP (JJ Modern) (JJ heterogeneous) (NML (NN SoC) (HYPH -) (NN FPGA)) (NNS platforms)) (VP (VBP support) (NP (NP (JJ multiple) (NML (NN I) (HYPH /) (NN O)) (NN cache) (NN coherence) (NNS options)) (PP (IN between) (NP (NNS CPUs) (CC and) (NNS FPGAs)))))) (, ,) (CC but) (S (NP (DT these) (NNS options)) (VP (MD can) (VP (VB have) (NP (NP (JJ inadvertent) (NNS effects)) (PP (IN on) (NP (NP (DT the)) (VP (VBN achieved) (NP (NNS bandwidths)) (PP (VBG depending) (PP (IN on) (NP (NML (NNS applications) (CC and) (NNS data)) (NN access) (NNS patterns))))))))))) (. .))
(S (S (VP (TO To) (VP (VB provide) (NP (NP (DT the) (ADJP (RBS most) (JJ efficient)) (NNS communications)) (PP (IN between) (NP (NNS CPUs) (CC and) (NNS accelerators)))) (, ,) (S (VP (VP (VBG understanding) (NP (NP (DT the) (NNS data)) (NP (NN transaction) (NNS behaviors)))) (CC and) (VP (VBG selecting) (NP (DT the) (JJ right) (NML (NN I) (HYPH /) (NN O)) (NN cache) (NN coherence) (NN method)))))))) (VP (VBZ is) (ADJP (JJ essential))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP we)) (VP (VBP use) (NP (NP (NNP Xilinx) (NNP Zynq) (NNP UltraScale) (SYM +)) (PP (IN as) (NP (DT the) (NNP SoC) (NN platform)))) (S (VP (TO to) (VP (VB show) (SBAR (WHADVP (WRB how)) (S (NP (NP (JJ certain) (NML (NN I) (HYPH /) (NN O)) (NN cache)) (NP (NN coherence) (NN method))) (VP (MD can) (VP (VB perform) (ADJP (JJR better) (CC or) (JJR worse)) (PP (IN in) (NP (JJ different) (NNS situations)))))))))) (, ,) (S (ADVP (RB ultimately)) (VP (VBG affecting) (NP (DT the) (JJ overall) (NN accelerator) (NNS performances)) (ADVP (RB as) (RB well))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (PRP$ our) (NN analysis)))) (, ,) (NP (PRP we)) (ADVP (RB further)) (VP (VB explore) (S (NP (JJ possible) (NML (NN software) (CC and) (NN hardware)) (NNS modifications)) (VP (TO to) (VP (VB improve) (NP (DT the) (NML (NN I) (HYPH /) (NN O)) (NNS performances)) (PP (IN with) (NP (JJ different) (NML (NN I) (HYPH /) (NN O)) (NN cache) (NN coherence) (NNS options))))))) (. .))
(S (PP (IN With) (NP (PRP$ our) (VBN proposed) (NNS modifications))) (, ,) (NP (NP (DT the) (JJ overall) (NN performance)) (PP (IN of) (NP (NNP SoC) (NN design)))) (VP (MD can) (VP (VB be) (ADVP (RB averagely)) (VP (VBN improved) (PP (IN by) (NP (CD 20) (NN %)))))) (. .))
