<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4645" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4645{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4645{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4645{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4645{left:190px;bottom:998px;}
#t5_4645{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t6_4645{left:190px;bottom:973px;}
#t7_4645{left:531px;bottom:973px;letter-spacing:-0.16px;}
#t8_4645{left:531px;bottom:952px;letter-spacing:-0.11px;}
#t9_4645{left:190px;bottom:927px;}
#ta_4645{left:531px;bottom:927px;letter-spacing:-0.16px;}
#tb_4645{left:190px;bottom:903px;letter-spacing:-0.2px;}
#tc_4645{left:531px;bottom:903px;letter-spacing:-0.15px;}
#td_4645{left:190px;bottom:878px;letter-spacing:-0.21px;}
#te_4645{left:531px;bottom:878px;letter-spacing:-0.13px;}
#tf_4645{left:190px;bottom:854px;letter-spacing:-0.21px;}
#tg_4645{left:531px;bottom:854px;letter-spacing:-0.12px;}
#th_4645{left:190px;bottom:830px;letter-spacing:-0.2px;}
#ti_4645{left:531px;bottom:830px;letter-spacing:-0.14px;}
#tj_4645{left:190px;bottom:805px;letter-spacing:-0.14px;}
#tk_4645{left:531px;bottom:805px;letter-spacing:-0.14px;}
#tl_4645{left:190px;bottom:781px;letter-spacing:-0.21px;}
#tm_4645{left:531px;bottom:781px;letter-spacing:-0.12px;}
#tn_4645{left:190px;bottom:756px;letter-spacing:-0.14px;}
#to_4645{left:531px;bottom:756px;letter-spacing:-0.13px;}
#tp_4645{left:190px;bottom:732px;letter-spacing:-0.21px;}
#tq_4645{left:531px;bottom:732px;letter-spacing:-0.12px;}
#tr_4645{left:190px;bottom:707px;letter-spacing:-0.14px;}
#ts_4645{left:531px;bottom:707px;letter-spacing:-0.13px;}
#tt_4645{left:190px;bottom:683px;letter-spacing:-0.13px;}
#tu_4645{left:531px;bottom:683px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_4645{left:190px;bottom:658px;letter-spacing:-0.14px;}
#tw_4645{left:531px;bottom:658px;letter-spacing:-0.15px;}
#tx_4645{left:190px;bottom:634px;letter-spacing:-0.14px;}
#ty_4645{left:531px;bottom:634px;letter-spacing:-0.15px;}
#tz_4645{left:190px;bottom:609px;letter-spacing:-0.13px;}
#t10_4645{left:531px;bottom:609px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_4645{left:76px;bottom:585px;letter-spacing:-0.17px;}
#t12_4645{left:133px;bottom:585px;letter-spacing:-0.16px;}
#t13_4645{left:190px;bottom:585px;letter-spacing:-0.13px;}
#t14_4645{left:438px;bottom:585px;letter-spacing:-0.13px;}
#t15_4645{left:531px;bottom:585px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4645{left:190px;bottom:561px;}
#t17_4645{left:531px;bottom:561px;letter-spacing:-0.11px;}
#t18_4645{left:531px;bottom:539px;letter-spacing:-0.11px;}
#t19_4645{left:190px;bottom:515px;}
#t1a_4645{left:531px;bottom:515px;letter-spacing:-0.13px;}
#t1b_4645{left:531px;bottom:493px;letter-spacing:-0.11px;}
#t1c_4645{left:190px;bottom:469px;}
#t1d_4645{left:531px;bottom:469px;letter-spacing:-0.12px;}
#t1e_4645{left:531px;bottom:448px;letter-spacing:-0.11px;}
#t1f_4645{left:190px;bottom:423px;}
#t1g_4645{left:531px;bottom:423px;letter-spacing:-0.14px;}
#t1h_4645{left:190px;bottom:399px;}
#t1i_4645{left:531px;bottom:399px;letter-spacing:-0.11px;}
#t1j_4645{left:190px;bottom:374px;}
#t1k_4645{left:531px;bottom:374px;letter-spacing:-0.13px;}
#t1l_4645{left:190px;bottom:350px;letter-spacing:-0.14px;}
#t1m_4645{left:531px;bottom:350px;letter-spacing:-0.12px;}
#t1n_4645{left:190px;bottom:325px;letter-spacing:-0.13px;}
#t1o_4645{left:531px;bottom:325px;letter-spacing:-0.13px;}
#t1p_4645{left:190px;bottom:301px;letter-spacing:-0.13px;}
#t1q_4645{left:531px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_4645{left:76px;bottom:276px;letter-spacing:-0.17px;}
#t1s_4645{left:133px;bottom:276px;letter-spacing:-0.16px;}
#t1t_4645{left:190px;bottom:276px;letter-spacing:-0.14px;}
#t1u_4645{left:438px;bottom:276px;letter-spacing:-0.14px;}
#t1v_4645{left:531px;bottom:276px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1w_4645{left:190px;bottom:252px;letter-spacing:-0.11px;}
#t1x_4645{left:531px;bottom:252px;letter-spacing:-0.14px;}
#t1y_4645{left:190px;bottom:228px;letter-spacing:-0.14px;}
#t1z_4645{left:531px;bottom:228px;letter-spacing:-0.12px;}
#t20_4645{left:76px;bottom:203px;letter-spacing:-0.17px;}
#t21_4645{left:133px;bottom:203px;letter-spacing:-0.17px;}
#t22_4645{left:190px;bottom:203px;letter-spacing:-0.14px;}
#t23_4645{left:438px;bottom:203px;letter-spacing:-0.14px;}
#t24_4645{left:531px;bottom:203px;letter-spacing:-0.12px;}
#t25_4645{left:190px;bottom:179px;letter-spacing:-0.14px;}
#t26_4645{left:531px;bottom:179px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t27_4645{left:76px;bottom:154px;letter-spacing:-0.17px;}
#t28_4645{left:133px;bottom:154px;letter-spacing:-0.17px;}
#t29_4645{left:190px;bottom:154px;letter-spacing:-0.14px;}
#t2a_4645{left:438px;bottom:154px;letter-spacing:-0.14px;}
#t2b_4645{left:531px;bottom:154px;letter-spacing:-0.12px;}
#t2c_4645{left:190px;bottom:130px;letter-spacing:-0.14px;}
#t2d_4645{left:531px;bottom:130px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t2e_4645{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2f_4645{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2g_4645{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_4645{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2i_4645{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2j_4645{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t2k_4645{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2l_4645{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2m_4645{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4645{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4645{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4645{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4645{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4645{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4645" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4645Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4645" style="-webkit-user-select: none;"><object width="935" height="1210" data="4645/4645.svg" type="image/svg+xml" id="pdf4645" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4645" class="t s1_4645">Vol. 4 </span><span id="t2_4645" class="t s1_4645">2-123 </span>
<span id="t3_4645" class="t s2_4645">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4645" class="t s3_4645">7 </span><span id="t5_4645" class="t s3_4645">CR3Filter </span>
<span id="t6_4645" class="t s3_4645">8 </span><span id="t7_4645" class="t s3_4645">ToPA </span>
<span id="t8_4645" class="t s3_4645">Writing 0 will #GP if also setting TraceEn. </span>
<span id="t9_4645" class="t s3_4645">9 </span><span id="ta_4645" class="t s3_4645">MTCEn </span>
<span id="tb_4645" class="t s3_4645">10 </span><span id="tc_4645" class="t s3_4645">TSCEn </span>
<span id="td_4645" class="t s3_4645">11 </span><span id="te_4645" class="t s3_4645">DisRETC </span>
<span id="tf_4645" class="t s3_4645">12 </span><span id="tg_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="th_4645" class="t s3_4645">13 </span><span id="ti_4645" class="t s3_4645">BranchEn </span>
<span id="tj_4645" class="t s3_4645">17:14 </span><span id="tk_4645" class="t s3_4645">MTCFreq </span>
<span id="tl_4645" class="t s3_4645">18 </span><span id="tm_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="tn_4645" class="t s3_4645">22:19 </span><span id="to_4645" class="t s3_4645">CycThresh </span>
<span id="tp_4645" class="t s3_4645">23 </span><span id="tq_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="tr_4645" class="t s3_4645">27:24 </span><span id="ts_4645" class="t s3_4645">PSBFreq </span>
<span id="tt_4645" class="t s3_4645">31:28 </span><span id="tu_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="tv_4645" class="t s3_4645">35:32 </span><span id="tw_4645" class="t s3_4645">ADDR0_CFG </span>
<span id="tx_4645" class="t s3_4645">39:36 </span><span id="ty_4645" class="t s3_4645">ADDR1_CFG </span>
<span id="tz_4645" class="t s3_4645">63:40 </span><span id="t10_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="t11_4645" class="t s3_4645">571H </span><span id="t12_4645" class="t s3_4645">1393 </span><span id="t13_4645" class="t s3_4645">IA32_RTIT_STATUS </span><span id="t14_4645" class="t s3_4645">Core </span><span id="t15_4645" class="t s3_4645">Tracing Status Register (R/W) </span>
<span id="t16_4645" class="t s3_4645">0 </span><span id="t17_4645" class="t s3_4645">FilterEn </span>
<span id="t18_4645" class="t s3_4645">Writes ignored. </span>
<span id="t19_4645" class="t s3_4645">1 </span><span id="t1a_4645" class="t s3_4645">ContexEn </span>
<span id="t1b_4645" class="t s3_4645">Writes ignored. </span>
<span id="t1c_4645" class="t s3_4645">2 </span><span id="t1d_4645" class="t s3_4645">TriggerEn </span>
<span id="t1e_4645" class="t s3_4645">Writes ignored. </span>
<span id="t1f_4645" class="t s3_4645">3 </span><span id="t1g_4645" class="t s3_4645">Reserved </span>
<span id="t1h_4645" class="t s3_4645">4 </span><span id="t1i_4645" class="t s3_4645">Error (R/W) </span>
<span id="t1j_4645" class="t s3_4645">5 </span><span id="t1k_4645" class="t s3_4645">Stopped </span>
<span id="t1l_4645" class="t s3_4645">31:6 </span><span id="t1m_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="t1n_4645" class="t s3_4645">48:32 </span><span id="t1o_4645" class="t s3_4645">PacketByteCnt </span>
<span id="t1p_4645" class="t s3_4645">63:49 </span><span id="t1q_4645" class="t s3_4645">Reserved, must be zero. </span>
<span id="t1r_4645" class="t s3_4645">572H </span><span id="t1s_4645" class="t s3_4645">1394 </span><span id="t1t_4645" class="t s3_4645">IA32_RTIT_CR3_MATCH </span><span id="t1u_4645" class="t s3_4645">Core </span><span id="t1v_4645" class="t s3_4645">Trace Filter CR3 Match Register (R/W) </span>
<span id="t1w_4645" class="t s3_4645">4:0 </span><span id="t1x_4645" class="t s3_4645">Reserved </span>
<span id="t1y_4645" class="t s3_4645">63:5 </span><span id="t1z_4645" class="t s3_4645">CR3[63:5] value to match. </span>
<span id="t20_4645" class="t s3_4645">580H </span><span id="t21_4645" class="t s3_4645">1408 </span><span id="t22_4645" class="t s3_4645">IA32_RTIT_ADDR0_A </span><span id="t23_4645" class="t s3_4645">Core </span><span id="t24_4645" class="t s3_4645">Region 0 Start Address (R/W) </span>
<span id="t25_4645" class="t s3_4645">63:0 </span><span id="t26_4645" class="t s3_4645">See Table 2-2. </span>
<span id="t27_4645" class="t s3_4645">581H </span><span id="t28_4645" class="t s3_4645">1409 </span><span id="t29_4645" class="t s3_4645">IA32_RTIT_ADDR0_B </span><span id="t2a_4645" class="t s3_4645">Core </span><span id="t2b_4645" class="t s3_4645">Region 0 End Address (R/W) </span>
<span id="t2c_4645" class="t s3_4645">63:0 </span><span id="t2d_4645" class="t s3_4645">See Table 2-2. </span>
<span id="t2e_4645" class="t s4_4645">Table 2-12. </span><span id="t2f_4645" class="t s4_4645">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t2g_4645" class="t s5_4645">Register </span>
<span id="t2h_4645" class="t s5_4645">Address </span><span id="t2i_4645" class="t s5_4645">Register Name / Bit Fields </span><span id="t2j_4645" class="t s5_4645">Scope </span><span id="t2k_4645" class="t s5_4645">Bit Description </span>
<span id="t2l_4645" class="t s5_4645">Hex </span><span id="t2m_4645" class="t s5_4645">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
