Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MBO_53_top_cs.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL16.U_GAND_SR
   L16/sel<11 : 0> on block ila_pro_0 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL16.U_GAND_S
   RL16/sel<11 : 0> on block ila_pro_0 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL16.U_GAND_S
   RL16/sel<11 : 0> on block ila_pro_0 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila_pro_0 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_
   GANDX_SRL16/sel<5 : 0> on block ila_pro_0 is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_
   GANDX_SRL16/sel<5 : 0> on block ila_pro_0 is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon_pro is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0153[7 : 1] on block MBO_uart_rx_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0114[8 : 2] on block MBO_uart_tx_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0153[7 : 1] on block MBO_uart_rx is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:304 - Port bus ila0_data0<15 : 6> on block MBO_uart_tx is
   not reconstructed, because there are some missing bus pins.
WARNING:NetListWriters:306 - Signal bus _n0114[8 : 2] on block MBO_uart_tx is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_22_o_counter[4]_mux_21_OUT(15 : 0)
   on block ipHeader is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Shift[59][7]_GND_29_o_mux_1_OUT(320 : 0)
   on block ARPanswerFormer is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mcompar_counter[15]_GND_31_o_LessThan_15_o_lut[6 : 1] on block
   messagePartialReporter is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mcompar_GND_31_o_counter[15]_LessThan_22_o_lut[9 : 0] on block
   messagePartialReporter is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus input_fifo_rdempty_delay(15 : 0) on
   block Ethernet_module_upper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file MBO_53_top_cs.edif ...
ngc2edif: Total memory usage is 110196 kilobytes

