<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: FPGA Manager</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___f_p_g_a___m_g_r___a10.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Members</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FPGA Manager</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This module defines the FPGA Manager API for accessing, configuring, and controlling the FPGA fabric and the FPGA/HPS interface. This API is specific to Arria 10 SoC FPGA devices. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Members</h2></td></tr>
<tr class="memitem:group___f_p_g_a___m_g_r___c_f_g___f_u_l_l"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___c_f_g___f_u_l_l.html">FPGA Full Configuration</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafb53cb37268099d74653ab28af2e6e99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#gafb53cb37268099d74653ab28af2e6e99">ALT_FPGA_ENABLE_DMA_SUPPORT</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:gafb53cb37268099d74653ab28af2e6e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga6dd5f2b157a028259a882a8b09f009f0"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a></td></tr>
<tr class="separator:ga6dd5f2b157a028259a882a8b09f009f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461eea077625dd1f7e316918d60fcef3"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga1d3afcc9267fc5b2094ed11a122396c4">ALT_FPGA_STATUS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga461eea077625dd1f7e316918d60fcef3">ALT_FPGA_STATUS_t</a></td></tr>
<tr class="separator:ga461eea077625dd1f7e316918d60fcef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec7ef7ac760bfdd4b958f504104b6c3"><td class="memItemLeft" align="right" valign="top">typedef int32_t(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga5ec7ef7ac760bfdd4b958f504104b6c3">alt_fpga_istream_t</a> )(void *buf, size_t len, void *user_data)</td></tr>
<tr class="separator:ga5ec7ef7ac760bfdd4b958f504104b6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga9e4e0ce6e2573348a76e9af07d8b2883"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07">ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e">ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61">ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC</a>, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06">ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC</a>, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802">ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</a> = 0x0, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07">ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</a> = 0x1, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe">ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC</a> = 0x2, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5">ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC</a> = 0x4, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6">ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC</a> = 0x5, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3">ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC</a> = 0x6, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b">ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</a> = 0x8, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61">ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</a> = 0x9, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183">ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC</a> = 0xa, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2">ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC</a> = 0xc, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820">ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC</a> = 0xd, 
<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143">ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC</a> = 0xe, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___c_f_g.html#gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6">ALT_FPGA_CFG_MODE_UNKNOWN</a> = 0x20
<br/>
 }</td></tr>
<tr class="separator:ga9e4e0ce6e2573348a76e9af07d8b2883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3afcc9267fc5b2094ed11a122396c4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga1d3afcc9267fc5b2094ed11a122396c4">ALT_FPGA_STATUS_e</a> { <br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9cd879b79d859fa5a4b9ee4ef9590197">ALT_FPGA_STATUS_F2S_CRC_ERROR</a> = 1 &lt;&lt; 0, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4afb378a70bb46834b40e64df1376961d1">ALT_FPGA_STATUS_F2S_EARLY_USERMODE</a> = 1 &lt;&lt; 1, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4adb9bd3205b40f440ede2373b36f2855b">ALT_FPGA_STATUS_F2S_USERMODE</a> = 1 &lt;&lt; 2, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a41bcd623fbd17c8933d5e8c5a883a8bd">ALT_FPGA_STATUS_F2S_INITDONE_OE</a> = 1 &lt;&lt; 3, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a19612dd835c01d3ce05f86aa18e10f0b">ALT_FPGA_STATUS_F2S_NSTATUS_PIN</a> = 1 &lt;&lt; 4, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a351195bf3ec83efabaec9fb40e5343cf">ALT_FPGA_STATUS_F2S_NSTATUS_OE</a> = 1 &lt;&lt; 5, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a901b22d37d6fd346fd7c61f960392120">ALT_FPGA_STATUS_F2S_CONDONE_PIN</a> = 1 &lt;&lt; 6, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a8a2c820e501633f51f1e64eb3ccb68c8">ALT_FPGA_STATUS_F2S_CONDONE_OE</a> = 1 &lt;&lt; 7, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4abbac9739bbeaaf2d979c8424e99bf3e2">ALT_FPGA_STATUS_F2S_CVP_CONF_DONE</a> = 1 &lt;&lt; 8, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a3622dc3d9b87349edab78f132e8ee678">ALT_FPGA_STATUS_F2S_PR_READY</a> = 1 &lt;&lt; 9, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4adb15fb06255987ae49312cd40813ec14">ALT_FPGA_STATUS_F2S_PR_DONE</a> = 1 &lt;&lt; 10, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4aa99fdb3463588659277b1fd9c09a35da">ALT_FPGA_STATUS_F2S_PR_ERROR</a> = 1 &lt;&lt; 11, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a653eb3b312c862dce95391444ee9dd37">ALT_FPGA_STATUS_F2S_NCONFIG_PIN</a> = 1 &lt;&lt; 12, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4ac12bad059056bec02b39e01dc3ac7630">ALT_FPGA_STATUS_F2S_NCEO_OE</a> = 1 &lt;&lt; 13, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9f54baae5affd0ed656b1878acaff9b4">ALT_FPGA_STATUS_F2S_MSEL0</a> = 1 &lt;&lt; 16, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a199618dccfcd6cecba1aefa687de2414">ALT_FPGA_STATUS_F2S_MSEL1</a> = 1 &lt;&lt; 17, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a68add84012c40ec3f99dbcfaae84a4de">ALT_FPGA_STATUS_F2S_MSEL2</a> = 1 &lt;&lt; 18, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a9dfc1618e920a9253734f733a4894251">ALT_FPGA_STATUS_IMGCFG_FIFOEMPTY</a> = 1 &lt;&lt; 24, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a273ba573848a30b6dc4d94e3db966d7c">ALT_FPGA_STATUS_IMGCFG_FIFOFULL</a> = 1 &lt;&lt; 25, 
<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4a16b647f323a8e366e74f531049d60e74">ALT_FPGA_STATUS_JTAGM</a> = 1 &lt;&lt; 28, 
<br/>
&#160;&#160;<a class="el" href="group___f_p_g_a___m_g_r___a10.html#gga1d3afcc9267fc5b2094ed11a122396c4ac567090be0a2910797f269eadc0518ec">ALT_FPGA_STATUS_EMR</a> = 1 &lt;&lt; 29
<br/>
 }</td></tr>
<tr class="separator:ga1d3afcc9267fc5b2094ed11a122396c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga00a3ef14d73f739699f93f52f418cf4a"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga00a3ef14d73f739699f93f52f418cf4a">alt_fpga_init</a> (void)</td></tr>
<tr class="separator:ga00a3ef14d73f739699f93f52f418cf4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f97d60a2cf854a0a5e565e4f85a85f1"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga2f97d60a2cf854a0a5e565e4f85a85f1">alt_fpga_uninit</a> (void)</td></tr>
<tr class="separator:ga2f97d60a2cf854a0a5e565e4f85a85f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57588f68d5bdbc92d01ee16eaa588f0"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0">alt_fpga_control_enable</a> (<a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a> <a class="el" href="alt__spi_8h.html#a884373a2516c13dbc5e31fd64dea6eab">mode</a>)</td></tr>
<tr class="separator:gae57588f68d5bdbc92d01ee16eaa588f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17de1c2f911e6aa0365fd4034d4cc47a"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga17de1c2f911e6aa0365fd4034d4cc47a">alt_fpga_control_disable</a> (void)</td></tr>
<tr class="separator:ga17de1c2f911e6aa0365fd4034d4cc47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cbdac8c00d61e5168fd88b57705838"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga82cbdac8c00d61e5168fd88b57705838">alt_fpga_control_is_enabled</a> (void)</td></tr>
<tr class="separator:ga82cbdac8c00d61e5168fd88b57705838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ebdd5f0065e95f46ad976c17a81e04"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#gac1ebdd5f0065e95f46ad976c17a81e04">alt_fpga_reset_assert</a> (void)</td></tr>
<tr class="separator:gac1ebdd5f0065e95f46ad976c17a81e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681fdc54423ad44e23cad229af3a71f4"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga681fdc54423ad44e23cad229af3a71f4">alt_fpga_reset_deassert</a> (void)</td></tr>
<tr class="separator:ga681fdc54423ad44e23cad229af3a71f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada370b8c8b889fc6a40618f9f1c27c62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#gada370b8c8b889fc6a40618f9f1c27c62">alt_fpga_status_get</a> (void)</td></tr>
<tr class="separator:gada370b8c8b889fc6a40618f9f1c27c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafb53cb37268099d74653ab28af2e6e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_FPGA_ENABLE_DMA_SUPPORT&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This preprocessor definition determines if DMA support for FPGA programming is enabled or not. Enabling DMA support enables the following API:</p>
<ul>
<li>alt_fpga_configure_dma()</li>
<li>alt_fpga_configure_list_dma()</li>
<li>alt_fpga_istream_configure_dma()</li>
</ul>
<p>Please note that DMA support for Arria 10 SoC is not yet mature and may not be functional or tested.</p>
<p>To enable DMA support, define ALT_FPGA_ENABLE_DMA_SUPPORT=1 in the Makefile. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6dd5f2b157a028259a882a8b09f009f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the available modes for configuring the FPGA. </p>

</div>
</div>
<a class="anchor" id="ga461eea077625dd1f7e316918d60fcef3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga1d3afcc9267fc5b2094ed11a122396c4">ALT_FPGA_STATUS_e</a>  <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga461eea077625dd1f7e316918d60fcef3">ALT_FPGA_STATUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the status conditions for the FPGA Control Block (CB). </p>

</div>
</div>
<a class="anchor" id="ga5ec7ef7ac760bfdd4b958f504104b6c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef int32_t(* alt_fpga_istream_t)(void *buf, size_t len, void *user_data)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type definition for the callback function prototype used by the FPGA Manager to read configuration bitstream data from a user defined input source stream.</p>
<p>The purpose of this callback function declaration is to provide a prototype for a user defined method of sequentially reading FPGA configuration bitstream data from an arbitrary input source. Example input sources include a file resident on a file system, a network stream socket, or a fixed address block in flash memory. The only requirement on the input source is that it is capable of supplying consecutive blocks of data of the requested size from the FPGA configuration bitstream as demanded by the FPGA Manager.</p>
<p>During FPGA configuration, the FPGA Manager periodically calls the user defined callback function to fetch the next <em>buf_len</em> consecutive configuration data bytes from the user defined input stream. The callback function fills the FPGA Manager supplied buffer <em>buf</em> with up to the next <em>buf_len</em> bytes of configuration bitsteam data as read from the input source stream. The callback function returns the number of configuration bytes read into <em>buf</em> or 0 upon reaching the end of the configuration bitstream data.</p>
<p>If an error occurs on the configuration bitstream input source, then the callback function should return an error code value less than 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">buf</td><td>A pointer to a buffer to fill with FPGA configuration bitstream data bytes.</td></tr>
    <tr><td class="paramname">len</td><td>The length of the input buffer <em>buf</em> in bytes. The number of FPGA configuration bitstream data bytes copied into <em>buf</em> should not exceed <em>buf_len</em>.</td></tr>
    <tr><td class="paramname">user_data</td><td>A 32-bit data word for passing user defined data. The content of this parameter is user defined. The FPGA Manager merely forwards the <em>user_data</em> value when it invokes the callback.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">&gt;0</td><td>The number of bytes returned in buf. </td></tr>
    <tr><td class="paramname">=0</td><td>The end of the input stream has been reached. </td></tr>
    <tr><td class="paramname">&lt;0</td><td>An error occurred on the input stream. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga9e4e0ce6e2573348a76e9af07d8b2883"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga9e4e0ce6e2573348a76e9af07d8b2883">ALT_FPGA_CFG_MODE_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the available modes for configuring the FPGA. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; No Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; With Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883accda87567eb5bef206960868bc12d74c"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; No design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a5b1216cf84bbb607e6f6a7bc3069b57e"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast power on reset delay; With design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; No Design Security; No Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; With design security; No Data Comression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a990a4dcaa1dc0f37edb238e97821d333"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; No design security; With Data Compression. This is the default configuration. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ad6c4b20289d44cbf9ed8e5da07e9fe06"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast power on reset delay; With design security; With Data Compression. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8252231ef976a429330112ac531c2802"></a>ALT_FPGA_CFG_MODE_PP16_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883acd347d2470193c1bf1a5e0d6b0802e07"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a59d0cd7c5ccad37c00589264d046befe"></a>ALT_FPGA_CFG_MODE_PP16_FAST_AESOPT_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ac4384ceef15a6368d4678d2d6c6e3fb5"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_NOAES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a4e717c0fcc7cee026b7bff174c1161a6"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_AES_NODC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a3dcc2870a726a6d96fc1d33309b044a3"></a>ALT_FPGA_CFG_MODE_PP16_SLOW_AESOPT_DC</em>&nbsp;</td><td>
<p>16-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a552c33a8412475265eeb8f7824e0154b"></a>ALT_FPGA_CFG_MODE_PP32_FAST_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a0d8f6048e36fa316d092bc0e7b680b61"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ac2da934b787f6f51e35001adb7a27183"></a>ALT_FPGA_CFG_MODE_PP32_FAST_AESOPT_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Fast Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a382b4601d846536d021e23369f6deef2"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_NOAES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; No AES Encryption; No Data Compression. CDRATIO must be programmed to x1. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a4dc7dc73d2920b0b53a2636762feb820"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_AES_NODC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; With AES Encryption; No Data Compression. CDRATIO must be programmed to x4. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883a8f18605ff0092e207b1eb6a354661143"></a>ALT_FPGA_CFG_MODE_PP32_SLOW_AESOPT_DC</em>&nbsp;</td><td>
<p>32-bit Passive Parallel with Slow Power on Reset Delay; AES Optional; With Data Compression. CDRATIO must be programmed to x8. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga9e4e0ce6e2573348a76e9af07d8b2883ae6b8884c233263c3ecdd30447b5719b6"></a>ALT_FPGA_CFG_MODE_UNKNOWN</em>&nbsp;</td><td>
<p>Unknown FPGA Configuration Mode. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1d3afcc9267fc5b2094ed11a122396c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga1d3afcc9267fc5b2094ed11a122396c4">ALT_FPGA_STATUS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the status conditions for the FPGA Control Block (CB). </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a9cd879b79d859fa5a4b9ee4ef9590197"></a>ALT_FPGA_STATUS_F2S_CRC_ERROR</em>&nbsp;</td><td>
<p>CRC Error detected while in usermode. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4afb378a70bb46834b40e64df1376961d1"></a>ALT_FPGA_STATUS_F2S_EARLY_USERMODE</em>&nbsp;</td><td>
<p>Early usermode signal from CSS. This can be used by software to determine status when HPS is configured the shared IOs via sending the POF to the CSS. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4adb9bd3205b40f440ede2373b36f2855b"></a>ALT_FPGA_STATUS_F2S_USERMODE</em>&nbsp;</td><td>
<p>Usermode status. Asserted only when the FPGA has finally entered usermode. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a41bcd623fbd17c8933d5e8c5a883a8bd"></a>ALT_FPGA_STATUS_F2S_INITDONE_OE</em>&nbsp;</td><td>
<p>Driven enable of <b>initdone</b> signal. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a19612dd835c01d3ce05f86aa18e10f0b"></a>ALT_FPGA_STATUS_F2S_NSTATUS_PIN</em>&nbsp;</td><td>
<p>Sampled pin value of <b>nstatus</b> signal. This can be overridden by an external device. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a351195bf3ec83efabaec9fb40e5343cf"></a>ALT_FPGA_STATUS_F2S_NSTATUS_OE</em>&nbsp;</td><td>
<p>Driven enable of <b>nstatus</b> signal. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a901b22d37d6fd346fd7c61f960392120"></a>ALT_FPGA_STATUS_F2S_CONDONE_PIN</em>&nbsp;</td><td>
<p>Sampled pin value of <b>condone</b> signal. This can be overridden by an external devices. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a8a2c820e501633f51f1e64eb3ccb68c8"></a>ALT_FPGA_STATUS_F2S_CONDONE_OE</em>&nbsp;</td><td>
<p>Driven enable of <b>condone</b> signal from CSS. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4abbac9739bbeaaf2d979c8424e99bf3e2"></a>ALT_FPGA_STATUS_F2S_CVP_CONF_DONE</em>&nbsp;</td><td>
<p>Configuration via PCIe (CVP) done indicator. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a3622dc3d9b87349edab78f132e8ee678"></a>ALT_FPGA_STATUS_F2S_PR_READY</em>&nbsp;</td><td>
<p>Partial Reconfiguration (PR) ready. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4adb15fb06255987ae49312cd40813ec14"></a>ALT_FPGA_STATUS_F2S_PR_DONE</em>&nbsp;</td><td>
<p>Partial Reconfiguration (PR) done. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4aa99fdb3463588659277b1fd9c09a35da"></a>ALT_FPGA_STATUS_F2S_PR_ERROR</em>&nbsp;</td><td>
<p>Partial Reconfiguration (PR) error. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a653eb3b312c862dce95391444ee9dd37"></a>ALT_FPGA_STATUS_F2S_NCONFIG_PIN</em>&nbsp;</td><td>
<p>Sampled pin value of <b>nconfig</b> signal. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4ac12bad059056bec02b39e01dc3ac7630"></a>ALT_FPGA_STATUS_F2S_NCEO_OE</em>&nbsp;</td><td>
<p>Chip select output driven from CSS block. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a9f54baae5affd0ed656b1878acaff9b4"></a>ALT_FPGA_STATUS_F2S_MSEL0</em>&nbsp;</td><td>
<p>Sampled pin value of MSEL[0]. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a199618dccfcd6cecba1aefa687de2414"></a>ALT_FPGA_STATUS_F2S_MSEL1</em>&nbsp;</td><td>
<p>Sampled pin value of MSEL[1]. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a68add84012c40ec3f99dbcfaae84a4de"></a>ALT_FPGA_STATUS_F2S_MSEL2</em>&nbsp;</td><td>
<p>Sampled pin value of MSEL[2]. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a9dfc1618e920a9253734f733a4894251"></a>ALT_FPGA_STATUS_IMGCFG_FIFOEMPTY</em>&nbsp;</td><td>
<p>FIFO Empty status of the FPGA image configuration FIFO. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a273ba573848a30b6dc4d94e3db966d7c"></a>ALT_FPGA_STATUS_IMGCFG_FIFOFULL</em>&nbsp;</td><td>
<p>FIFO Full status of the FPGA image configuration FIFO. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4a16b647f323a8e366e74f531049d60e74"></a>ALT_FPGA_STATUS_JTAGM</em>&nbsp;</td><td>
<p>JTAG Master Session Status. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d3afcc9267fc5b2094ed11a122396c4ac567090be0a2910797f269eadc0518ec"></a>ALT_FPGA_STATUS_EMR</em>&nbsp;</td><td>
<p>EMR valid bit. </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga00a3ef14d73f739699f93f52f418cf4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initializes the FPGA manager. This should be the first API called when using the FPGA manager API.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2f97d60a2cf854a0a5e565e4f85a85f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_uninit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Uninitializes the FPGA manager</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae57588f68d5bdbc92d01ee16eaa588f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_control_enable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga6dd5f2b157a028259a882a8b09f009f0">ALT_FPGA_CFG_MODE_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instructs the CPU core to acquire control of the FPGA control block. Control is required before asserting reset or FPGA configuration is possible.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>FPGA programming mode for the subsequent images.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Error acquiring control of the FPGA control block. This is likely due to another device on the system controlling the FPGA control block or a repeat call to this API without first being released. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga17de1c2f911e6aa0365fd4034d4cc47a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_control_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Instructs the CPU core to release control of the FPGA control block. This API should be called after all FPGA related operations are completed. This will allow another device on the system to configure the FPGA.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>Failure status. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga82cbdac8c00d61e5168fd88b57705838"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool alt_fpga_control_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns <b>true</b> if the HPS currently has control of the FPGA control block and <b>false</b> otherwise.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">true</td><td>HPS has control of the FPGA control block. </td></tr>
    <tr><td class="paramname">false</td><td>HPS does not have control of the FPGA control block. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac1ebdd5f0065e95f46ad976c17a81e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_reset_assert </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Assert and hold the FPGA in reset.</p>
<p>This function asserts and holds the FPGA in reset. Any FPGA configuration is cleared. The FPGA must be reconfigured to resume operation.</p>
<p>The FPGA is reset by the assertion of the nCONFIG signal. The signal remains asserted until alt_fgpa_reset_deassert() is called.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_PWR_OFF</td><td>FPGA is not powered on. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_NO_SOC_CTRL</td><td>SoC software is not in control of the FPGA. Use <a class="el" href="group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0">alt_fpga_control_enable()</a> to gain control. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga681fdc54423ad44e23cad229af3a71f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_fpga_reset_deassert </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Deassert and release the FPGA from reset.</p>
<p>This function deasserts the FPGA from reset. The FPGA must be reconfigured to resume operation.</p>
<p>The FPGA is reset by the deassertion of the nCONFIG signal.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>Successful status. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_PWR_OFF</td><td>FPGA is not powered on. </td></tr>
    <tr><td class="paramname">ALT_E_FPGA_NO_SOC_CTRL</td><td>SoC software is not in control of the FPGA. Use <a class="el" href="group___f_p_g_a___m_g_r___a10.html#gae57588f68d5bdbc92d01ee16eaa588f0">alt_fpga_control_enable()</a> to gain control. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gada370b8c8b889fc6a40618f9f1c27c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t alt_fpga_status_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the current status conditions that are active.</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Mask</td><td>of logically OR'ed <a class="el" href="group___f_p_g_a___m_g_r___a10.html#ga461eea077625dd1f7e316918d60fcef3">ALT_FPGA_STATUS_t</a> values that are active. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:45 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
