#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-26-gb0c57ab1-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x55c51a0da650 .scope module, "spi_logic_control_tb" "spi_logic_control_tb" 2 1;
 .timescale 0 0;
v0x55c51a110950_0 .net "IRQ_SPI", 0 0, L_0x55c51a1132f0;  1 drivers
v0x55c51a110a60_0 .var "MISO", 0 0;
v0x55c51a110b70_0 .net "MOSI", 0 0, v0x55c51a109410_0;  1 drivers
v0x55c51a110c60_0 .net "SCK", 0 0, L_0x55c51a113570;  1 drivers
v0x55c51a110d50_0 .var "SPI_BITRATE", 31 0;
v0x55c51a110e90_0 .var "SPI_CTRL", 8 0;
v0x55c51a110f80_0 .net "SPI_DATA_IN", 31 0, v0x55c51a10b780_0;  1 drivers
v0x55c51a111040_0 .var "SPI_DATA_OUT", 31 0;
o0x7f0ad8db0218 .functor BUFZ 1, c4<z>; HiZ drive
v0x55c51a111100_0 .net "SS", 0 0, o0x7f0ad8db0218;  0 drivers
v0x55c51a1111a0_0 .var "clk_cpu", 0 0;
v0x55c51a111240_0 .var "rst", 0 0;
S_0x55c51a0d9d00 .scope module, "spi_logic" "spi_logic_master" 2 14, 3 1 0, S_0x55c51a0da650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_BITRATE";
    .port_info 3 /INPUT 32 "SPI_DATA_OUT";
    .port_info 4 /OUTPUT 32 "SPI_DATA_IN";
    .port_info 5 /INPUT 9 "SPI_CTRL";
    .port_info 6 /OUTPUT 1 "SCK";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /INPUT 1 "MISO";
    .port_info 9 /OUTPUT 1 "SS";
    .port_info 10 /OUTPUT 1 "IRQ_SPI";
v0x55c51a10f7b0_0 .net "IRQ_SPI", 0 0, L_0x55c51a1132f0;  alias, 1 drivers
v0x55c51a10f870_0 .net "MISO", 0 0, v0x55c51a110a60_0;  1 drivers
v0x55c51a10f910_0 .net "MOSI", 0 0, v0x55c51a109410_0;  alias, 1 drivers
v0x55c51a10fa10_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x55c51a10cce0_0;  1 drivers
v0x55c51a10fab0_0 .net "SCK", 0 0, L_0x55c51a113570;  alias, 1 drivers
v0x55c51a10fb50_0 .net "SCK_inter", 0 0, L_0x55c51a113710;  1 drivers
v0x55c51a10fc40_0 .net "SPI_BITRATE", 31 0, v0x55c51a110d50_0;  1 drivers
v0x55c51a10fce0_0 .net "SPI_CTRL", 8 0, v0x55c51a110e90_0;  1 drivers
v0x55c51a10fdb0_0 .net "SPI_DATA_IN", 31 0, v0x55c51a10b780_0;  alias, 1 drivers
v0x55c51a10fe50_0 .net "SPI_DATA_IN_I", 31 0, v0x55c51a10a360_0;  1 drivers
v0x55c51a10fef0_0 .net "SPI_DATA_LEN", 1 0, L_0x55c51a111d60;  1 drivers
v0x55c51a110020_0 .net "SPI_DATA_OUT", 31 0, v0x55c51a111040_0;  1 drivers
v0x55c51a1100c0_0 .net "SS", 0 0, o0x7f0ad8db0218;  alias, 0 drivers
v0x55c51a110160_0 .net "clk_cpu", 0 0, v0x55c51a1111a0_0;  1 drivers
v0x55c51a110250_0 .net "clk_divider", 0 0, v0x55c51a0e6950_0;  1 drivers
v0x55c51a110340_0 .net "done", 0 0, v0x55c51a10a440_0;  1 drivers
v0x55c51a110430_0 .net "en_SCK", 0 0, v0x55c51a10f1f0_0;  1 drivers
v0x55c51a110630_0 .net "load_data", 0 0, v0x55c51a10f2c0_0;  1 drivers
v0x55c51a1106d0_0 .net "load_data_in", 0 0, v0x55c51a10a5c0_0;  1 drivers
v0x55c51a110770_0 .net "rst", 0 0, v0x55c51a111240_0;  1 drivers
S_0x55c51a0e61a0 .scope module, "clock_divider" "divider_clock_spi" 3 29, 4 1 0, S_0x55c51a0d9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "spi_bitrate";
    .port_info 4 /OUTPUT 1 "SCK";
v0x55c51a0e6950_0 .var "SCK", 0 0;
v0x55c51a0e6a50_0 .net "clk_cpu", 0 0, v0x55c51a1111a0_0;  alias, 1 drivers
v0x55c51a108b10_0 .var "counter", 31 0;
v0x55c51a108bd0_0 .net "en", 0 0, v0x55c51a10f1f0_0;  alias, 1 drivers
v0x55c51a108c90_0 .net "rst", 0 0, v0x55c51a111240_0;  alias, 1 drivers
v0x55c51a108da0_0 .net "spi_bitrate", 31 0, v0x55c51a110d50_0;  alias, 1 drivers
E_0x55c51a0cfb60 .event posedge, v0x55c51a108c90_0, v0x55c51a0e6a50_0;
S_0x55c51a108f20 .scope module, "piso_sipo_spi" "piso_sipo" 3 37, 5 1 0, S_0x55c51a0d9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "MISO";
    .port_info 5 /INPUT 2 "SPI_DATA_LEN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 1 "MOSI";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /OUTPUT 1 "load_data_in";
P_0x55c51a109120 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000100000>;
v0x55c51a109330_0 .net "MISO", 0 0, v0x55c51a110a60_0;  alias, 1 drivers
v0x55c51a109410_0 .var "MOSI", 0 0;
v0x55c51a1094d0_0 .net "SPI_DATA_LEN", 1 0, L_0x55c51a111d60;  alias, 1 drivers
L_0x7f0ad8d66018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c51a109590_0 .net/2u *"_ivl_0", 1 0, L_0x7f0ad8d66018;  1 drivers
L_0x7f0ad8d660f0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55c51a109670_0 .net/2u *"_ivl_10", 4 0, L_0x7f0ad8d660f0;  1 drivers
L_0x7f0ad8d66138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c51a1097a0_0 .net/2u *"_ivl_12", 1 0, L_0x7f0ad8d66138;  1 drivers
v0x55c51a109880_0 .net *"_ivl_14", 0 0, L_0x55c51a111510;  1 drivers
L_0x7f0ad8d66180 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x55c51a109940_0 .net/2u *"_ivl_16", 4 0, L_0x7f0ad8d66180;  1 drivers
L_0x7f0ad8d661c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c51a109a20_0 .net/2u *"_ivl_18", 4 0, L_0x7f0ad8d661c8;  1 drivers
v0x55c51a109b00_0 .net *"_ivl_2", 0 0, L_0x55c51a1112e0;  1 drivers
v0x55c51a109bc0_0 .net *"_ivl_20", 4 0, L_0x55c51a111600;  1 drivers
v0x55c51a109ca0_0 .net *"_ivl_22", 4 0, L_0x55c51a111790;  1 drivers
L_0x7f0ad8d66060 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x55c51a109d80_0 .net/2u *"_ivl_4", 4 0, L_0x7f0ad8d66060;  1 drivers
L_0x7f0ad8d660a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c51a109e60_0 .net/2u *"_ivl_6", 1 0, L_0x7f0ad8d660a8;  1 drivers
v0x55c51a109f40_0 .net *"_ivl_8", 0 0, L_0x55c51a1113d0;  1 drivers
v0x55c51a10a000_0 .net "clk", 0 0, L_0x55c51a113710;  alias, 1 drivers
v0x55c51a10a0c0_0 .var "couter_bit", 5 0;
v0x55c51a10a1a0_0 .net "data_in", 31 0, v0x55c51a10cce0_0;  alias, 1 drivers
v0x55c51a10a280_0 .net "data_len", 4 0, L_0x55c51a111920;  1 drivers
v0x55c51a10a360_0 .var "data_out", 31 0;
v0x55c51a10a440_0 .var "done", 0 0;
v0x55c51a10a500_0 .net "load", 0 0, v0x55c51a10f2c0_0;  alias, 1 drivers
v0x55c51a10a5c0_0 .var "load_data_in", 0 0;
v0x55c51a10a680_0 .net "rst", 0 0, v0x55c51a111240_0;  alias, 1 drivers
v0x55c51a10a720_0 .var "shift_reg", 31 0;
E_0x55c51a0cf030 .event posedge, v0x55c51a108c90_0, v0x55c51a10a000_0;
L_0x55c51a1112e0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66018;
L_0x55c51a1113d0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d660a8;
L_0x55c51a111510 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66138;
L_0x55c51a111600 .functor MUXZ 5, L_0x7f0ad8d661c8, L_0x7f0ad8d66180, L_0x55c51a111510, C4<>;
L_0x55c51a111790 .functor MUXZ 5, L_0x55c51a111600, L_0x7f0ad8d660f0, L_0x55c51a1113d0, C4<>;
L_0x55c51a111920 .functor MUXZ 5, L_0x55c51a111790, L_0x7f0ad8d66060, L_0x55c51a1112e0, C4<>;
S_0x55c51a10a980 .scope module, "spi_control" "spi_logic_control" 3 50, 6 1 0, S_0x55c51a0d9d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_cpu";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "SPI_DATA_OUT";
    .port_info 3 /INPUT 9 "SPI_CTRL";
    .port_info 4 /OUTPUT 1 "SCK";
    .port_info 5 /OUTPUT 1 "SS";
    .port_info 6 /OUTPUT 1 "IRQ_SPI";
    .port_info 7 /INPUT 1 "clk_divider";
    .port_info 8 /INPUT 1 "done";
    .port_info 9 /OUTPUT 1 "SCK_inter";
    .port_info 10 /OUTPUT 1 "en_SCK";
    .port_info 11 /OUTPUT 1 "load_data";
    .port_info 12 /OUTPUT 32 "NEW_SPI_DATA_OUT";
    .port_info 13 /OUTPUT 2 "SPI_DATA_LEN";
    .port_info 14 /INPUT 1 "load_data_in";
    .port_info 15 /INPUT 32 "SPI_DATA_IN_I";
    .port_info 16 /OUTPUT 32 "NEW_SPI_DATA_IN";
P_0x55c51a10ab10 .param/l "DONE" 0 6 28, C4<100>;
P_0x55c51a10ab50 .param/l "IDLE" 0 6 24, C4<000>;
P_0x55c51a10ab90 .param/l "LOAD" 0 6 25, C4<001>;
P_0x55c51a10abd0 .param/l "LOAD_DATA" 0 6 27, C4<011>;
P_0x55c51a10ac10 .param/l "TRANSMIT" 0 6 26, C4<010>;
L_0x55c51a0e6840 .functor NOT 1, v0x55c51a0e6950_0, C4<0>, C4<0>, C4<0>;
L_0x55c51a0ea2e0 .functor NOT 1, v0x55c51a0e6950_0, C4<0>, C4<0>, C4<0>;
v0x55c51a10dce0_0 .net "IRQ_SPI", 0 0, L_0x55c51a1132f0;  alias, 1 drivers
v0x55c51a10ddc0_0 .net "NEW_SPI_DATA_IN", 31 0, v0x55c51a10b780_0;  alias, 1 drivers
v0x55c51a10deb0_0 .net "NEW_SPI_DATA_OUT", 31 0, v0x55c51a10cce0_0;  alias, 1 drivers
v0x55c51a10df80_0 .net "SCK", 0 0, L_0x55c51a113570;  alias, 1 drivers
v0x55c51a10e020_0 .net "SCK_inter", 0 0, L_0x55c51a113710;  alias, 1 drivers
v0x55c51a10e110_0 .net "SPI_BIT_ORDER", 0 0, L_0x55c51a111cc0;  1 drivers
v0x55c51a10e200_0 .net "SPI_CTRL", 8 0, v0x55c51a110e90_0;  alias, 1 drivers
v0x55c51a10e2c0_0 .net "SPI_DATA_IN_I", 31 0, v0x55c51a10a360_0;  alias, 1 drivers
v0x55c51a10e3d0_0 .net "SPI_DATA_LEN", 1 0, L_0x55c51a111d60;  alias, 1 drivers
v0x55c51a10e490_0 .net "SPI_DATA_OUT", 31 0, v0x55c51a111040_0;  alias, 1 drivers
v0x55c51a10e550_0 .net "SPI_FRAME_START", 0 0, L_0x55c51a111f10;  1 drivers
v0x55c51a10e5f0_0 .net "SPI_I_MSK", 0 0, L_0x55c51a1121a0;  1 drivers
v0x55c51a10e6b0_0 .net "SPI_MODE", 1 0, L_0x55c51a111b90;  1 drivers
v0x55c51a10e790_0 .net "SPI_ON", 0 0, L_0x55c51a111af0;  1 drivers
v0x55c51a10e850_0 .net "SPI_START", 0 0, L_0x55c51a111fb0;  1 drivers
v0x55c51a10e910_0 .net "SS", 0 0, o0x7f0ad8db0218;  alias, 0 drivers
L_0x7f0ad8d66600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c51a10e9d0_0 .net/2u *"_ivl_14", 0 0, L_0x7f0ad8d66600;  1 drivers
v0x55c51a10ebc0_0 .net *"_ivl_19", 0 0, L_0x55c51a113480;  1 drivers
v0x55c51a10eca0_0 .net *"_ivl_20", 0 0, L_0x55c51a0e6840;  1 drivers
v0x55c51a10ed80_0 .net *"_ivl_25", 0 0, L_0x55c51a113670;  1 drivers
v0x55c51a10ee60_0 .net *"_ivl_26", 0 0, L_0x55c51a0ea2e0;  1 drivers
v0x55c51a10ef40_0 .net "clk_cpu", 0 0, v0x55c51a1111a0_0;  alias, 1 drivers
v0x55c51a10efe0_0 .net "clk_divider", 0 0, v0x55c51a0e6950_0;  alias, 1 drivers
v0x55c51a10f080_0 .var "corrent_state", 2 0;
v0x55c51a10f120_0 .net "done", 0 0, v0x55c51a10a440_0;  alias, 1 drivers
v0x55c51a10f1f0_0 .var "en_SCK", 0 0;
v0x55c51a10f2c0_0 .var "load_data", 0 0;
v0x55c51a10f360_0 .net "load_data_in", 0 0, v0x55c51a10a5c0_0;  alias, 1 drivers
v0x55c51a10f450_0 .var "next_state", 2 0;
v0x55c51a10f4f0_0 .net "rst", 0 0, v0x55c51a111240_0;  alias, 1 drivers
E_0x55c51a0cede0/0 .event anyedge, v0x55c51a10f080_0, v0x55c51a10e790_0, v0x55c51a10e550_0, v0x55c51a10e850_0;
E_0x55c51a0cede0/1 .event anyedge, v0x55c51a10a440_0;
E_0x55c51a0cede0 .event/or E_0x55c51a0cede0/0, E_0x55c51a0cede0/1;
L_0x55c51a111af0 .part v0x55c51a110e90_0, 8, 1;
L_0x55c51a111b90 .part v0x55c51a110e90_0, 6, 2;
L_0x55c51a111cc0 .part v0x55c51a110e90_0, 5, 1;
L_0x55c51a111d60 .part v0x55c51a110e90_0, 3, 2;
L_0x55c51a111f10 .part v0x55c51a110e90_0, 2, 1;
L_0x55c51a111fb0 .part v0x55c51a110e90_0, 1, 1;
L_0x55c51a1121a0 .part v0x55c51a110e90_0, 0, 1;
L_0x55c51a1132f0 .functor MUXZ 1, L_0x7f0ad8d66600, v0x55c51a10a440_0, L_0x55c51a1121a0, C4<>;
L_0x55c51a113480 .part L_0x55c51a111b90, 1, 1;
L_0x55c51a113570 .functor MUXZ 1, v0x55c51a0e6950_0, L_0x55c51a0e6840, L_0x55c51a113480, C4<>;
L_0x55c51a113670 .part L_0x55c51a111b90, 0, 1;
L_0x55c51a113710 .functor MUXZ 1, v0x55c51a0e6950_0, L_0x55c51a0ea2e0, L_0x55c51a113670, C4<>;
S_0x55c51a10b0f0 .scope module, "data_order" "spi_data_order" 6 44, 7 1 0, S_0x55c51a10a980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "SPI_DATA_IN";
    .port_info 4 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 5 /OUTPUT 32 "SPI_DATA_OUT";
P_0x55c51a10b2f0 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55c51a10b4b0_0 .net "SPI_BIT_ORDER", 0 0, L_0x55c51a111cc0;  alias, 1 drivers
v0x55c51a10b590_0 .net "SPI_DATA_IN", 31 0, v0x55c51a10a360_0;  alias, 1 drivers
v0x55c51a10b680_0 .net "SPI_DATA_LEN", 1 0, L_0x55c51a111d60;  alias, 1 drivers
v0x55c51a10b780_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f0ad8d66210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c51a10b820_0 .net/2u *"_ivl_0", 1 0, L_0x7f0ad8d66210;  1 drivers
L_0x7f0ad8d662e8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10b950_0 .net/2u *"_ivl_10", 4 0, L_0x7f0ad8d662e8;  1 drivers
L_0x7f0ad8d66330 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c51a10ba30_0 .net/2u *"_ivl_12", 1 0, L_0x7f0ad8d66330;  1 drivers
v0x55c51a10bb10_0 .net *"_ivl_14", 0 0, L_0x55c51a112380;  1 drivers
L_0x7f0ad8d66378 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10bbd0_0 .net/2u *"_ivl_16", 4 0, L_0x7f0ad8d66378;  1 drivers
L_0x7f0ad8d663c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10bcb0_0 .net/2u *"_ivl_18", 4 0, L_0x7f0ad8d663c0;  1 drivers
v0x55c51a10bd90_0 .net *"_ivl_2", 0 0, L_0x55c51a112240;  1 drivers
v0x55c51a10be50_0 .net *"_ivl_20", 4 0, L_0x55c51a1124a0;  1 drivers
v0x55c51a10bf30_0 .net *"_ivl_22", 4 0, L_0x55c51a112690;  1 drivers
L_0x7f0ad8d66258 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10c010_0 .net/2u *"_ivl_4", 4 0, L_0x7f0ad8d66258;  1 drivers
L_0x7f0ad8d662a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c51a10c0f0_0 .net/2u *"_ivl_6", 1 0, L_0x7f0ad8d662a0;  1 drivers
v0x55c51a10c1d0_0 .net *"_ivl_8", 0 0, L_0x55c51a1122e0;  1 drivers
v0x55c51a10c290_0 .net "data_len", 4 0, L_0x55c51a112820;  1 drivers
v0x55c51a10c370_0 .net "en", 0 0, v0x55c51a10a5c0_0;  alias, 1 drivers
v0x55c51a10c410_0 .var/i "i", 31 0;
v0x55c51a10c4d0_0 .net "rst", 0 0, v0x55c51a111240_0;  alias, 1 drivers
E_0x55c51a094380 .event anyedge, v0x55c51a108c90_0, v0x55c51a10b4b0_0, v0x55c51a10c290_0, v0x55c51a10a360_0;
L_0x55c51a112240 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66210;
L_0x55c51a1122e0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d662a0;
L_0x55c51a112380 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66330;
L_0x55c51a1124a0 .functor MUXZ 5, L_0x7f0ad8d663c0, L_0x7f0ad8d66378, L_0x55c51a112380, C4<>;
L_0x55c51a112690 .functor MUXZ 5, L_0x55c51a1124a0, L_0x7f0ad8d662e8, L_0x55c51a1122e0, C4<>;
L_0x55c51a112820 .functor MUXZ 5, L_0x55c51a112690, L_0x7f0ad8d66258, L_0x55c51a112240, C4<>;
S_0x55c51a10c630 .scope module, "data_order_in" "spi_data_order" 6 54, 7 1 0, S_0x55c51a10a980;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SPI_DATA_LEN";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "SPI_DATA_IN";
    .port_info 4 /INPUT 1 "SPI_BIT_ORDER";
    .port_info 5 /OUTPUT 32 "SPI_DATA_OUT";
P_0x55c51a10c830 .param/l "DATA_WIDTH" 0 7 2, +C4<00000000000000000000000000100000>;
v0x55c51a10ca10_0 .net "SPI_BIT_ORDER", 0 0, L_0x55c51a111cc0;  alias, 1 drivers
v0x55c51a10cb00_0 .net "SPI_DATA_IN", 31 0, v0x55c51a111040_0;  alias, 1 drivers
v0x55c51a10cbc0_0 .net "SPI_DATA_LEN", 1 0, L_0x55c51a111d60;  alias, 1 drivers
v0x55c51a10cce0_0 .var "SPI_DATA_OUT", 31 0;
L_0x7f0ad8d66408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c51a10cda0_0 .net/2u *"_ivl_0", 1 0, L_0x7f0ad8d66408;  1 drivers
L_0x7f0ad8d664e0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10ceb0_0 .net/2u *"_ivl_10", 4 0, L_0x7f0ad8d664e0;  1 drivers
L_0x7f0ad8d66528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55c51a10cf90_0 .net/2u *"_ivl_12", 1 0, L_0x7f0ad8d66528;  1 drivers
v0x55c51a10d070_0 .net *"_ivl_14", 0 0, L_0x55c51a112ce0;  1 drivers
L_0x7f0ad8d66570 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10d130_0 .net/2u *"_ivl_16", 4 0, L_0x7f0ad8d66570;  1 drivers
L_0x7f0ad8d665b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10d210_0 .net/2u *"_ivl_18", 4 0, L_0x7f0ad8d665b8;  1 drivers
v0x55c51a10d2f0_0 .net *"_ivl_2", 0 0, L_0x55c51a1129f0;  1 drivers
v0x55c51a10d3b0_0 .net *"_ivl_20", 4 0, L_0x55c51a112dd0;  1 drivers
v0x55c51a10d490_0 .net *"_ivl_22", 4 0, L_0x55c51a112f90;  1 drivers
L_0x7f0ad8d66450 .functor BUFT 1, C4<11000>, C4<0>, C4<0>, C4<0>;
v0x55c51a10d570_0 .net/2u *"_ivl_4", 4 0, L_0x7f0ad8d66450;  1 drivers
L_0x7f0ad8d66498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c51a10d650_0 .net/2u *"_ivl_6", 1 0, L_0x7f0ad8d66498;  1 drivers
v0x55c51a10d730_0 .net *"_ivl_8", 0 0, L_0x55c51a112bf0;  1 drivers
v0x55c51a10d7f0_0 .net "data_len", 4 0, L_0x55c51a113120;  1 drivers
v0x55c51a10d9e0_0 .net "en", 0 0, v0x55c51a10f2c0_0;  alias, 1 drivers
v0x55c51a10da80_0 .var/i "i", 31 0;
v0x55c51a10db40_0 .net "rst", 0 0, v0x55c51a111240_0;  alias, 1 drivers
E_0x55c51a10c9a0 .event anyedge, v0x55c51a108c90_0, v0x55c51a10b4b0_0, v0x55c51a10d7f0_0, v0x55c51a10cb00_0;
L_0x55c51a1129f0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66408;
L_0x55c51a112bf0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66498;
L_0x55c51a112ce0 .cmp/eq 2, L_0x55c51a111d60, L_0x7f0ad8d66528;
L_0x55c51a112dd0 .functor MUXZ 5, L_0x7f0ad8d665b8, L_0x7f0ad8d66570, L_0x55c51a112ce0, C4<>;
L_0x55c51a112f90 .functor MUXZ 5, L_0x55c51a112dd0, L_0x7f0ad8d664e0, L_0x55c51a112bf0, C4<>;
L_0x55c51a113120 .functor MUXZ 5, L_0x55c51a112f90, L_0x7f0ad8d66450, L_0x55c51a1129f0, C4<>;
    .scope S_0x55c51a0e61a0;
T_0 ;
    %wait E_0x55c51a0cfb60;
    %load/vec4 v0x55c51a108c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c51a108b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a0e6950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c51a108bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55c51a108b10_0;
    %load/vec4 v0x55c51a108da0_0;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c51a108b10_0, 0;
    %load/vec4 v0x55c51a0e6950_0;
    %inv;
    %assign/vec4 v0x55c51a0e6950_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55c51a108b10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c51a108b10_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a0e6950_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c51a108f20;
T_1 ;
    %wait E_0x55c51a0cf030;
    %load/vec4 v0x55c51a10a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c51a10a720_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c51a10a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a109410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c51a10a360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a10a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a10a5c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c51a10a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c51a10a0c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55c51a10a1a0_0;
    %assign/vec4 v0x55c51a10a720_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55c51a10a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10a440_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55c51a10a0c0_0;
    %pad/u 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55c51a10a280_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0x55c51a10a720_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55c51a109410_0, 0;
    %load/vec4 v0x55c51a10a720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x55c51a10a720_0, 0;
    %load/vec4 v0x55c51a109330_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55c51a10a280_0;
    %pad/u 32;
    %sub;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55c51a10a720_0, 4, 5;
    %load/vec4 v0x55c51a10a0c0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55c51a10a0c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a10a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a10a440_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55c51a10a720_0;
    %assign/vec4 v0x55c51a10a360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c51a10a440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a109410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c51a10a5c0_0, 0;
T_1.7 ;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a109410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c51a10a440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55c51a10a0c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c51a10a720_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c51a10b0f0;
T_2 ;
    %wait E_0x55c51a094380;
    %load/vec4 v0x55c51a10c4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10c410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10b780_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c51a10b4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10c410_0, 0, 32;
T_2.4 ; Top of for-loop
    %load/vec4 v0x55c51a10c410_0;
    %load/vec4 v0x55c51a10c290_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_2.5, 5;
    %load/vec4 v0x55c51a10b590_0;
    %load/vec4 v0x55c51a10c290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55c51a10c410_0;
    %sub;
    %part/u 1;
    %ix/getv/s 4, v0x55c51a10c410_0;
    %store/vec4 v0x55c51a10b780_0, 4, 1;
T_2.6 ; for-loop step statement
    %load/vec4 v0x55c51a10c410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c51a10c410_0, 0, 32;
    %jmp T_2.4;
T_2.5 ; for-loop exit label
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55c51a10b590_0;
    %store/vec4 v0x55c51a10b780_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c51a10c630;
T_3 ;
    %wait E_0x55c51a10c9a0;
    %load/vec4 v0x55c51a10db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10da80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10cce0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c51a10ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a10da80_0, 0, 32;
T_3.4 ; Top of for-loop
    %load/vec4 v0x55c51a10da80_0;
    %load/vec4 v0x55c51a10d7f0_0;
    %pad/u 32;
    %cmp/u;
	  %jmp/0xz T_3.5, 5;
    %load/vec4 v0x55c51a10cb00_0;
    %load/vec4 v0x55c51a10d7f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x55c51a10da80_0;
    %sub;
    %part/u 1;
    %ix/getv/s 4, v0x55c51a10da80_0;
    %store/vec4 v0x55c51a10cce0_0, 4, 1;
T_3.6 ; for-loop step statement
    %load/vec4 v0x55c51a10da80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c51a10da80_0, 0, 32;
    %jmp T_3.4;
T_3.5 ; for-loop exit label
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55c51a10cb00_0;
    %store/vec4 v0x55c51a10cce0_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c51a10a980;
T_4 ;
    %wait E_0x55c51a0cfb60;
    %load/vec4 v0x55c51a10f4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c51a10f080_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c51a10f450_0;
    %assign/vec4 v0x55c51a10f080_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c51a10a980;
T_5 ;
    %wait E_0x55c51a0cede0;
    %load/vec4 v0x55c51a10f080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %load/vec4 v0x55c51a10e790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x55c51a10e550_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %load/vec4 v0x55c51a10e850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
T_5.11 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %load/vec4 v0x55c51a10f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
T_5.13 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a10f1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a10f2c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c51a10f450_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c51a0da650;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x55c51a1111a0_0;
    %nor/r;
    %store/vec4 v0x55c51a1111a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c51a0da650;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a1111a0_0, 0, 1;
    %vpi_call 2 37 "$dumpfile", "spi_logic_masterr.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$monitor", $time, "clk_cpu=%b,rst=%b, SPI_BITRATE=%b, SPI_DATA_OUT=%b, SPI_DATA_IN=%b, SPI_CTRL=%b, SCK=%b,MOSI=%b, MISO=%b, SS=%b, IRQ_SPI=%b", v0x55c51a1111a0_0, v0x55c51a111240_0, v0x55c51a110d50_0, v0x55c51a111040_0, v0x55c51a110f80_0, v0x55c51a110e90_0, v0x55c51a110c60_0, v0x55c51a110b70_0, v0x55c51a110a60_0, v0x55c51a111100_0, v0x55c51a110950_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a111240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55c51a110d50_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c51a111040_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a111240_0, 0, 1;
    %pushi/vec4 157, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 413, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 100, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55c51a111040_0, 0, 32;
    %pushi/vec4 399, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %pushi/vec4 397, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 600, 0;
    %pushi/vec4 169, 0, 32;
    %store/vec4 v0x55c51a111040_0, 0, 32;
    %pushi/vec4 430, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c51a110a60_0, 0, 1;
    %pushi/vec4 428, 0, 9;
    %store/vec4 v0x55c51a110e90_0, 0, 9;
    %delay 1000, 0;
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "spi_logic_master_tb1.v";
    "spi_logic_master.v";
    "divider_clock_spi.v";
    "piso_sipo.v";
    "spi_logic_control.v";
    "spi_data_order.v";
