$date
	Sat Oct 31 10:33:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Y [1:0] $end
$var reg 2 " A [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module U1 $end
$var wire 2 & D [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var wire 2 ' Q [1:0] $end
$scope module U1 $end
$var wire 1 ( D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module U2 $end
$var wire 1 * D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
0*
x)
0(
bx '
b0 &
0%
1$
0#
b0 "
bx !
$end
#1
0+
b0 !
b0 '
0)
1#
#2
0#
#3
1#
#4
0#
1*
b10 "
b10 &
#5
b10 !
b10 '
1+
1#
#6
0#
0*
0$
b0 "
b0 &
#7
1#
#8
0#
1$
#9
b0 !
b0 '
0+
1#
#10
0#
#11
1#
#12
0#
1*
b10 "
b10 &
#13
b10 !
b10 '
1+
1#
#14
0#
1(
b11 "
b11 &
#15
b11 !
b11 '
1)
1#
#16
0#
0(
b10 "
b10 &
#17
b10 !
b10 '
0)
1#
#18
0#
