  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir /home/hyeon/workspace/sample1/hls_component/example 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/hyeon/workspace/sample1/adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/hyeon/workspace/sample1/adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/hyeon/workspace/sample1/test_adder.cpp' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file '/home/hyeon/workspace/sample1/test_adder.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=example' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xa7z010clg225-1I' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7z010-clg225-1I'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/hyeon/workspace/sample1/hls_component/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.1 seconds. CPU system time: 0.86 seconds. Elapsed time: 7.79 seconds; current allocated memory: 322.926 MB.
INFO: [HLS 200-10] Analyzing design file '../adder.cpp' ... 
WARNING: [HLS 207-5570] unexpected pragma argument '-', expects '=' (../adder.cpp:6:37)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.26 seconds; current allocated memory: 324.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 14 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 17 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/workspace/sample1/hls_component/example/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.69 seconds. Elapsed time: 9.51 seconds; current allocated memory: 326.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 326.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 326.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 326.609 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 346.680 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'example' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 337.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 337.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'example/c' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'example' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'c' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'example'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 337.180 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 339.461 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.39 seconds; current allocated memory: 342.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for example.
INFO: [VLOG 209-307] Generating Verilog RTL for example.
INFO: [HLS 200-789] **** Estimated Fmax: 176.40 MHz
INFO: [HLS 200-112] Total CPU user time: 7.81 seconds. Total CPU system time: 2.5 seconds. Total elapsed time: 23.23 seconds; peak allocated memory: 346.680 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 25s
