Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 05:20:37 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3964 |       |     23040 | 17.20 |
|   SLR1 -> SLR2                   |  2092 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1872 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  7287 |       |     23040 | 31.63 |
|   SLR0 -> SLR1                   |  3301 |       |           | 14.33 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   362 |    55 |           |       |
|   SLR1 -> SLR0                   |  3986 |       |           | 17.30 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 11251 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1737 |  135 |
| SLR1      | 1990 |    0 | 3851 |
| SLR0      |  102 | 3199 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  45147 |  17925 |  7841 |  82.15 |  33.19 |  14.52 |
|   CLBL                     |  23613 |   9461 |  4058 |  80.65 |  32.31 |  13.86 |
|   CLBM                     |  21534 |   8464 |  3783 |  83.86 |  34.24 |  15.30 |
| CLB LUTs                   | 211479 | 101343 | 35154 |  48.10 |  23.46 |   8.14 |
|   LUT as Logic             | 184087 |  94591 | 32179 |  41.87 |  21.90 |   7.45 |
|     using O5 output only   |   1826 |    401 |  1008 |   0.42 |   0.09 |   0.23 |
|     using O6 output only   | 129145 |  70676 | 19423 |  29.37 |  16.36 |   4.50 |
|     using O5 and O6        |  53116 |  23514 | 11748 |  12.08 |   5.44 |   2.72 |
|   LUT as Memory            |  27392 |   6752 |  2975 |  13.33 |   3.41 |   1.50 |
|     LUT as Distributed RAM |  17328 |   3837 |  1660 |   8.43 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  17248 |   3622 |  1576 |   8.40 |   1.83 |   0.80 |
|     LUT as Shift Register  |  10064 |   2915 |  1315 |   4.90 |   1.47 |   0.66 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   5643 |   1731 |  1185 |   2.75 |   0.88 |   0.60 |
|       using O5 and O6      |   4421 |   1184 |   130 |   2.15 |   0.60 |   0.07 |
| CLB Registers              | 322395 | 120981 | 60084 |  36.66 |  14.00 |   6.95 |
| CARRY8                     |  10436 |   3786 |   313 |  18.99 |   7.01 |   0.58 |
| F7 Muxes                   |   1148 |    895 |  1054 |   0.52 |   0.41 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  208.5 |  145.5 |    94 |  31.03 |  21.65 |  13.99 |
|   RAMB36/FIFO              |    204 |    144 |    92 |  30.36 |  21.43 |  13.69 |
|     RAMB36E2 only          |    204 |    144 |    92 |  30.36 |  21.43 |  13.69 |
|   RAMB18                   |      9 |      3 |     4 |   0.67 |   0.22 |   0.30 |
|     RAMB18E2 only          |      9 |      3 |     4 |   0.67 |   0.22 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     27 |      9 |     4 |   0.94 |   0.29 |   0.13 |
| Unique Control Sets        |   4598 |   2021 |  2708 |   4.18 |   1.87 |   2.51 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


