

================================================================
== Vitis HLS Report for 'GLOBAL_MEAN_POOL_Pipeline_1'
================================================================
* Date:           Thu Nov  4 13:54:19 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.010 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.328 us|  0.328 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       80|       80|         1|          1|          1|    80|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       24|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       51|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_628_fu_68_p2   |         +|   0|  0|  14|           7|           1|
    |exitcond63_fu_62_p2  |      icmp|   0|  0|  10|           7|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|          14|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    7|         14|
    |empty_fu_32              |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_32  |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  GLOBAL_MEAN_POOL_Pipeline_1|  return value|
|h_5_V_address1  |  out|    7|   ap_memory|                        h_5_V|         array|
|h_5_V_ce1       |  out|    1|   ap_memory|                        h_5_V|         array|
|h_5_V_we1       |  out|    1|   ap_memory|                        h_5_V|         array|
|h_5_V_d1        |  out|   32|   ap_memory|                        h_5_V|         array|
+----------------+-----+-----+------------+-----------------------------+--------------+

