{
    "hands_on_practices": [
        {
            "introduction": "The foundation of modern DRAM lies in the simple yet elegant one-transistor, one-capacitor (1T1C) cell. A critical aspect of its operation is the destructive read process, where the small charge stored in the cell capacitor is shared with the much larger bitline capacitance. This practice delves into the heart of this process, challenging you to derive from first principles the minimum charge required on the storage capacitor, known as the critical charge $Q_{\\mathrm{crit}}$, to ensure the resulting bitline voltage swing is large enough for a sense amplifier to reliably detect the stored data state . Mastering this calculation provides fundamental insight into the sensitivity requirements and scaling challenges of DRAM technology.",
            "id": "3786817",
            "problem": "A one-transistor–one-capacitor Dynamic Random-Access Memory (DRAM) cell with cell capacitance $C_{\\mathrm{cell}}$ is connected to a bitline (BL) of capacitance $C_{\\mathrm{BL}}$. The BL is initially precharged to $V_{\\mathrm{BL0}}$, and a read operation proceeds by connecting the cell to the BL through an access transistor, allowing charge sharing between the two capacitors before the Sense Amplifier (SA) is enabled. The SA requires that the BL voltage deviates in magnitude by at least $\\Delta V_{\\mathrm{req}}$ from $V_{\\mathrm{BL0}}$ at the instant it is enabled in order to make a reliable decision. Define the critical charge $Q_{\\mathrm{crit}}$ as the minimum magnitude of the initial cell charge offset (relative to $V_{\\mathrm{BL0}}$) stored on $C_{\\mathrm{cell}}$ that guarantees the BL voltage deviation meets $\\Delta V_{\\mathrm{req}}$ immediately after charge sharing and before regeneration by the SA. Assume ideal charge conservation, negligible leakage during the pre-sense interval, and that the access device is sufficiently strong that the charge sharing is effectively instantaneous and lossless.\n\nUsing only the capacitor charge–voltage relation and charge conservation, derive from first principles a general expression for $Q_{\\mathrm{crit}}$ in terms of $\\Delta V_{\\mathrm{req}}$, $C_{\\mathrm{BL}}$, and $C_{\\mathrm{cell}}$, and then evaluate it numerically for $\\Delta V_{\\mathrm{req}}=20\\ \\mathrm{mV}$, $C_{\\mathrm{BL}}=200\\ \\mathrm{fF}$, $C_{\\mathrm{cell}}=25\\ \\mathrm{fF}$, and $V_{\\mathrm{BL0}}=0.5\\ \\mathrm{V}$. Express the final answer in femtocoulombs and round your answer to three significant figures.",
            "solution": "The problem statement is first subjected to validation.\n\n### Step 1: Extract Givens\n- Cell capacitance: $C_{\\mathrm{cell}}$\n- Bitline (BL) capacitance: $C_{\\mathrm{BL}}$\n- Initial BL precharge voltage: $V_{\\mathrm{BL0}}$\n- Minimum required BL voltage deviation for the Sense Amplifier (SA): $\\Delta V_{\\mathrm{req}}$\n- Definition of critical charge, $Q_{\\mathrm{crit}}$: The minimum magnitude of the initial cell charge offset (relative to $V_{\\mathrm{BL0}}$) stored on $C_{\\mathrm{cell}}$ that guarantees the BL voltage deviation meets $\\Delta V_{\\mathrm{req}}$.\n- Assumptions: Ideal charge conservation, negligible leakage, effectively instantaneous and lossless charge sharing.\n- Numerical values for evaluation:\n    - $\\Delta V_{\\mathrm{req}} = 20\\ \\mathrm{mV}$\n    - $C_{\\mathrm{BL}} = 200\\ \\mathrm{fF}$\n    - $C_{\\mathrm{cell}} = 25\\ \\mathrm{fF}$\n    - $V_{\\mathrm{BL0}} = 0.5\\ \\mathrm{V}$\n\n### Step 2: Validate Using Extracted Givens\nThe problem is scientifically grounded, describing a standard model of a 1T1C DRAM read operation based on fundamental principles of charge conservation and the capacitor charge-voltage relationship, $Q=CV$. It is well-posed, providing sufficient information and clear definitions to derive a unique solution for the requested quantity, $Q_{\\mathrm{crit}}$. The language is objective and precise. The numerical values provided are physically realistic for modern semiconductor memory technologies. The problem does not violate any of the invalidity criteria.\n\n### Step 3: Verdict and Action\nThe problem is deemed **valid**. A solution will be derived from first principles.\n\nThe derivation proceeds from the principle of conservation of charge. The total charge on the isolated system, comprising the cell capacitor $C_{\\mathrm{cell}}$ and the bitline capacitor $C_{\\mathrm{BL}}$, must be the same before and after the access transistor connects them.\n\nLet $V_{\\mathrm{cell}, i}$ be the initial voltage on the cell capacitor.\nThe initial charge on the bitline is:\n$$Q_{\\mathrm{BL}, i} = C_{\\mathrm{BL}} V_{\\mathrm{BL0}}$$\nThe initial charge on the cell is:\n$$Q_{\\mathrm{cell}, i} = C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}$$\nThe total initial charge in the system is the sum of these two charges:\n$$Q_{\\mathrm{total}} = Q_{\\mathrm{BL}, i} + Q_{\\mathrm{cell}, i} = C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}$$\n\nAfter the access transistor turns on, the two capacitors are connected in parallel and share their charge until they reach a common final voltage, $V_f$. The total capacitance of the combined node is $C_{\\mathrm{total}} = C_{\\mathrm{BL}} + C_{\\mathrm{cell}}$. By conservation of charge, the final total charge $Q_f$ is equal to the initial total charge $Q_{\\mathrm{total}}$.\n$$Q_f = C_{\\mathrm{total}} V_f = (C_{\\mathrm{BL}} + C_{\\mathrm{cell}}) V_f$$\nEquating the initial and final total charge, we can solve for the final voltage $V_f$:\n$$V_f = \\frac{Q_{\\mathrm{total}}}{C_{\\mathrm{total}}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe voltage deviation on the bitline, $\\Delta V_{\\mathrm{BL}}$, is the difference between the final voltage $V_f$ and the initial precharge voltage $V_{\\mathrm{BL0}}$:\n$$\\Delta V_{\\mathrm{BL}} = V_f - V_{\\mathrm{BL0}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} - V_{\\mathrm{BL0}}$$\nTo simplify this expression, we find a common denominator:\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}}(C_{\\mathrm{BL}} + C_{\\mathrm{cell}})}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{BL}} V_{\\mathrm{BL0}} + C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - C_{\\mathrm{BL}} V_{\\mathrm{BL0}} - C_{\\mathrm{cell}} V_{\\mathrm{BL0}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n$$\\Delta V_{\\mathrm{BL}} = \\frac{C_{\\mathrm{cell}} (V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}})}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe problem defines the \"initial cell charge offset (relative to $V_{\\mathrm{BL0}}$)\". Let's call this $Q_{\\mathrm{offset}}$. This is the difference between the actual initial charge on the cell, $Q_{\\mathrm{cell},i} = C_{\\mathrm{cell}} V_{\\mathrm{cell},i}$, and the charge the cell would have held if it were at the bitline precharge potential, $C_{\\mathrm{cell}} V_{\\mathrm{BL0}}$.\n$$Q_{\\mathrm{offset}} = C_{\\mathrm{cell}} V_{\\mathrm{cell}, i} - C_{\\mathrm{cell}} V_{\\mathrm{BL0}} = C_{\\mathrm{cell}} (V_{\\mathrm{cell}, i} - V_{\\mathrm{BL0}})$$\nSubstituting this definition into our expression for $\\Delta V_{\\mathrm{BL}}$, we obtain a direct relationship:\n$$\\Delta V_{\\mathrm{BL}} = \\frac{Q_{\\mathrm{offset}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}}$$\n\nThe Sense Amplifier requires a minimum voltage deviation magnitude of $\\Delta V_{\\mathrm{req}}$, so $|\\Delta V_{\\mathrm{BL}}| \\ge \\Delta V_{\\mathrm{req}}$. The critical charge, $Q_{\\mathrm{crit}}$, is defined as the minimum magnitude of the charge offset, $|Q_{\\mathrm{offset}}|$, that satisfies this condition. This minimum occurs at the equality threshold:\n$$|\\Delta V_{\\mathrm{BL}}| = \\frac{|Q_{\\mathrm{offset}}|_{\\mathrm{min}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} = \\Delta V_{\\mathrm{req}}$$\nBy definition, $Q_{\\mathrm{crit}} = |Q_{\\mathrm{offset}}|_{\\mathrm{min}}$. Therefore:\n$$\\frac{Q_{\\mathrm{crit}}}{C_{\\mathrm{BL}} + C_{\\mathrm{cell}}} = \\Delta V_{\\mathrm{req}}$$\nSolving for $Q_{\\mathrm{crit}}$ yields the general expression:\n$$Q_{\\mathrm{crit}} = \\Delta V_{\\mathrm{req}} (C_{\\mathrm{BL}} + C_{\\mathrm{cell}})$$\n\nNow, we evaluate this expression numerically with the provided values. It is imperative to use consistent SI units.\n$\\Delta V_{\\mathrm{req}} = 20\\ \\mathrm{mV} = 20 \\times 10^{-3}\\ \\mathrm{V}$\n$C_{\\mathrm{BL}} = 200\\ \\mathrm{fF} = 200 \\times 10^{-15}\\ \\mathrm{F}$\n$C_{\\mathrm{cell}} = 25\\ \\mathrm{fF} = 25 \\times 10^{-15}\\ \\mathrm{F}$\n\nSubstituting these values:\n$$Q_{\\mathrm{crit}} = (20 \\times 10^{-3}\\ \\mathrm{V}) (200 \\times 10^{-15}\\ \\mathrm{F} + 25 \\times 10^{-15}\\ \\mathrm{F})$$\n$$Q_{\\mathrm{crit}} = (20 \\times 10^{-3}\\ \\mathrm{V}) (225 \\times 10^{-15}\\ \\mathrm{F})$$\n$$Q_{\\mathrm{crit}} = 4500 \\times 10^{-18}\\ \\mathrm{C}$$\n$$Q_{\\mathrm{crit}} = 4.5 \\times 10^{-15}\\ \\mathrm{C}$$\n\nThe problem requires the answer in femtocoulombs ($\\mathrm{fC}$), where $1\\ \\mathrm{fC} = 10^{-15}\\ \\mathrm{C}$.\n$$Q_{\\mathrm{crit}} = 4.5\\ \\mathrm{fC}$$\nFinally, rounding to three significant figures as requested:\n$$Q_{\\mathrm{crit}} = 4.50\\ \\mathrm{fC}$$\nThe value of $V_{\\mathrm{BL0}} = 0.5\\ \\mathrm{V}$ is part of the problem context but, as shown in the derivation, is not required for the calculation of the critical charge offset.",
            "answer": "$$\n\\boxed{4.50}\n$$"
        },
        {
            "introduction": "Unlike DRAM, which stores data dynamically as charge, an SRAM cell holds its state using a bistable latch formed by two cross-coupled inverters. The very ability of the cell to function as a memory element hinges on this bistability. This exercise guides you through a rigorous analysis to uncover the conditions necessary for the circuit to have two stable states, exploring the concept of loop gain at the circuit's metastable point . By deriving the minimum supply voltage, $V_{\\mathrm{DD,min}}$, for stable operation, you will connect fundamental device physics to the essential static behavior of an SRAM cell.",
            "id": "3786999",
            "problem": "Consider a Static Random Access Memory (SRAM) cell implemented as two identical cross-coupled Complementary Metal-Oxide-Semiconductor (CMOS) inverters. Each inverter is built from a long-channel Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) pair (one n-channel and one p-channel) whose drain current in saturation is described by the square-law with channel-length modulation. Specifically, for the n-channel device,\n$$\nI_{n}=\\frac{1}{2}\\beta_{n}\\left(V_{\\mathrm{in}}-V_{Tn}\\right)^{2}\\left(1+\\lambda_{n}V_{\\mathrm{out}}\\right),\n$$\nand for the p-channel device,\n$$\nI_{p}=\\frac{1}{2}\\beta_{p}\\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-|V_{Tp}|\\right)^{2}\\left(1+\\lambda_{p}(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right),\n$$\nwhere $V_{\\mathrm{in}}$ is the inverter input voltage, $V_{\\mathrm{out}}$ is the inverter output voltage, $V_{\\mathrm{DD}}$ is the supply voltage, $\\beta_{n}$ and $\\beta_{p}$ are transconductance parameters, $V_{Tn}$ and $V_{Tp}$ are threshold voltages (with $|V_{Tp}|$ the magnitude for the p-channel), and $\\lambda_{n}$ and $\\lambda_{p}$ are channel-length modulation parameters. Assume identical devices in the sense that $\\beta_{n}=\\beta_{p}=\\beta$, $\\lambda_{n}=\\lambda_{p}=\\lambda$, and $V_{Tn}=|V_{Tp}|=V_{T}$, and neglect body effect. The steady-state inverter characteristic satisfies $I_{n}=I_{p}$.\n\nUsing only these device equations and the definition of the inverter as a one-port static nonlinearity, perform the following:\n\n1. Starting from $I_{n}=I_{p}$ and implicit differentiation, derive the closed-form expression for the inverter’s small-signal differential voltage gain $A \\equiv \\left.\\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}\\right|_{V_{\\mathrm{in}}=V_{\\mathrm{out}}=V_{M}}$ evaluated at the symmetric operating point $V_{M}$ where $V_{\\mathrm{in}}=V_{\\mathrm{out}}=V_{M}$ and the two devices carry equal current. Under the stated symmetry, argue from first principles that $V_{M}=\\frac{V_{\\mathrm{DD}}}{2}$, and express $A$ as a function of $V_{\\mathrm{DD}}$, $\\lambda$, and $V_{T}$.\n\n2. For two identical inverters cross-coupled to form an SRAM cell, linearize the static dynamics around the symmetric point and invoke the standard bistability condition based on the loop gain at that point. Using your expression for $A$, determine the minimum supply voltage $V_{\\mathrm{DD,min}}$ at which the cell retains two stable states within the validity of the above-threshold square-law model. You must state and justify any additional physical condition needed for well-defined bistability under this model. Then compute a numerical value for $V_{\\mathrm{DD,min}}$ given $V_{T}=0.35\\,\\mathrm{V}$ and $\\lambda=0.10\\,\\mathrm{V}^{-1}$.\n\nExpress the final $V_{\\mathrm{DD,min}}$ in volts and round your answer to three significant figures.",
            "solution": "This problem is valid as it is scientifically grounded in standard semiconductor device physics, is well-posed with sufficient information for a unique solution, and is stated objectively. We may proceed with the solution.\n\nThe problem is divided into two parts. First, we derive the small-signal voltage gain of a symmetric CMOS inverter at its switching threshold. Second, we use this result to determine the minimum supply voltage for an SRAM cell, formed by two such inverters, to be bistable.\n\n**Part 1: Inverter Small-Signal Gain**\n\nThe steady-state behavior of the CMOS inverter is governed by the condition that the drain current of the n-channel MOSFET, $I_n$, must equal the drain current of the p-channel MOSFET, $I_p$. The problem provides the saturation-region current equations and specifies that the devices are identical, meaning $\\beta_n = \\beta_p = \\beta$, $V_{Tn} = |V_{Tp}| = V_T$, and $\\lambda_n = \\lambda_p = \\lambda$. Substituting these symmetry conditions into the given equations yields:\n$$\nI_{n}=\\frac{1}{2}\\beta\\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right)\n$$\n$$\nI_{p}=\\frac{1}{2}\\beta\\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right)\n$$\nSetting $I_n = I_p$ and cancelling the common factor of $\\frac{1}{2}\\beta$, we obtain the voltage transfer characteristic (VTC) of the inverter:\n$$\n\\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right) = \\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{\\mathrm{out}})\\right)\n$$\nThis equation implicitly defines the output voltage $V_{\\mathrm{out}}$ as a function of the input voltage $V_{\\mathrm{in}}$.\n\nThe symmetric operating point, or switching threshold, $V_M$, is defined by the condition $V_{\\mathrm{in}} = V_{\\mathrm{out}} = V_M$. Substituting this into the VTC equation gives:\n$$\n\\left(V_{M}-V_{T}\\right)^{2}\\left(1+\\lambda V_{M}\\right) = \\left(V_{\\mathrm{DD}}-V_{M}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-V_{M})\\right)\n$$\nDue to the complete symmetry of the n-channel and p-channel devices, the inverter's VTC must be symmetric about the point $(V_{DD}/2, V_{DD}/2)$. This means the switching threshold $V_M$ must be $V_{DD}/2$. We can verify this by substituting $V_M = V_{DD}/2$ into the equation:\n$$\n\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = \\left(V_{\\mathrm{DD}}-\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda(V_{\\mathrm{DD}}-\\frac{V_{\\mathrm{DD}}}{2})\\right)\n$$\n$$\n\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_{T}\\right)^{2}\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)\n$$\nThe equality holds, confirming from first principles that the symmetric point is indeed $V_M = V_{DD}/2$.\n\nNext, we find the small-signal differential voltage gain, $A \\equiv \\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}$, at this symmetric point. We use implicit differentiation on the VTC equation. Let us define a function $F(V_{\\mathrm{in}}, V_{\\mathrm{out}}) = 0$ as:\n$$\nF(V_{\\mathrm{in}}, V_{\\mathrm{out}}) = \\left(V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{out}}\\right) - \\left(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_{T}\\right)^{2}\\left(1+\\lambda V_{\\mathrm{DD}}-\\lambda V_{\\mathrm{out}}\\right) = 0\n$$\nThe derivative $\\frac{dV_{\\mathrm{out}}}{dV_{\\mathrm{in}}}$ is given by $-\\frac{\\partial F/\\partial V_{\\mathrm{in}}}{\\partial F/\\partial V_{\\mathrm{out}}}$. We compute the partial derivatives:\n$$\n\\frac{\\partial F}{\\partial V_{\\mathrm{in}}} = 2(V_{\\mathrm{in}}-V_T)(1+\\lambda V_{\\mathrm{out}}) - 2(V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)(-1)(1+\\lambda V_{\\mathrm{DD}}-\\lambda V_{\\mathrm{out}})\n$$\n$$\n\\frac{\\partial F}{\\partial V_{\\mathrm{out}}} = (V_{\\mathrm{in}}-V_T)^2(\\lambda) - (V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)^2(-\\lambda) = \\lambda \\left[ (V_{\\mathrm{in}}-V_T)^2 + (V_{\\mathrm{DD}}-V_{\\mathrm{in}}-V_T)^2 \\right]\n$$\nNow, we evaluate these derivatives at the symmetric point, $V_{\\mathrm{in}} = V_{\\mathrm{out}} = V_M = V_{DD}/2$:\n$$\n\\left.\\frac{\\partial F}{\\partial V_{\\mathrm{in}}}\\right|_{V_M} = 2\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) + 2\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right) = 4\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)\n$$\n$$\n\\left.\\frac{\\partial F}{\\partial V_{\\mathrm{out}}}\\right|_{V_M} = \\lambda \\left[ \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2 + \\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2 \\right] = 2\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2\n$$\nThe gain $A$ is the ratio:\n$$\nA = -\\frac{4\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{2\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)^2}\n$$\nAssuming $\\frac{V_{\\mathrm{DD}}}{2}-V_T \\neq 0$ (which is required for the transistors to be on), we can simplify this expression:\n$$\nA = -\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)} = -\\frac{4+2\\lambda V_{\\mathrm{DD}}}{\\lambda(V_{\\mathrm{DD}}-2V_T)}\n$$\nThis is the closed-form expression for the gain at the symmetric point as a function of $V_{\\mathrm{DD}}$, $\\lambda$, and $V_T$.\n\n**Part 2: Bistability and Minimum Supply Voltage**\n\nAn SRAM cell is formed by cross-coupling two identical inverters. Let the two inverters have outputs $V_1$ and $V_2$. The coupling means $V_1 = f(V_2)$ and $V_2 = f(V_1)$, where $f$ is the inverter transfer function. The symmetric point $V_1=V_2=V_M$ is an equilibrium point of the system. For the cell to be bistable (i.e., to store a bit), this central equilibrium point must be unstable, causing the circuit to latch into one of two stable states (approximated by $(V_{DD}, 0)$ and $(0, V_{DD})$).\n\nThe stability is analyzed by linearizing the system around the equilibrium point. The standard condition for instability of the central point, and thus for bistability, is that the magnitude of the small-signal loop gain must be greater than one. The loop gain is the product of the gains of the two inverters. At the symmetric point, both inverters have the same gain $A$. The loop gain is $L = A \\cdot A = A^2$. The condition for instability is $L  1$, which is $A^2  1$, or $|A|  1$. Since the gain $A$ of an inverter is negative, this is equivalent to the condition $A  -1$.\n\nWe apply this condition to our derived expression for $A$:\n$$\n-\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)}  -1\n$$\nBefore proceeding, we must state the physical condition required for this analysis to be valid. The gain expression was derived using an \"above-threshold\" model. For the gain to be well-defined and non-zero at the symmetric point $V_M = V_{DD}/2$, both transistors must be conducting (i.e., operating above their threshold voltage).\nFor the n-channel device: $V_{GS} = V_{in} = V_{DD}/2 > V_T$.\nFor the p-channel device: $V_{SG} = V_{DD}-V_{in} = V_{DD}/2 > V_T$.\nBoth requirements lead to the same condition: $V_{DD} > 2V_T$. This is the crucial physical condition for the validity of our gain calculation. If $V_{DD} \\le 2V_T$, the square-law model is inapplicable at the symmetric point.\n\nNow, we return to the inequality $A  -1$. Since $V_{DD} > 2V_T$ and $\\lambda > 0$, the denominator $\\lambda(\\frac{V_{DD}}{2}-V_T)$ is positive. The numerator is also positive. Thus, the expression for $A$ is indeed negative. We can multiply the inequality by $-1$ and reverse the sign:\n$$\n\\frac{2\\left(1+\\lambda \\frac{V_{\\mathrm{DD}}}{2}\\right)}{\\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)} > 1\n$$\n$$\n2 + \\lambda V_{\\mathrm{DD}} > \\lambda\\left(\\frac{V_{\\mathrm{DD}}}{2}-V_T\\right)\n$$\n$$\n2 + \\lambda V_{\\mathrm{DD}} > \\frac{\\lambda V_{\\mathrm{DD}}}{2} - \\lambda V_T\n$$\n$$\n\\frac{\\lambda V_{\\mathrm{DD}}}{2} > -2 - \\lambda V_T \\implies V_{\\mathrm{DD}} > -\\frac{4}{\\lambda} - 2V_T\n$$\nSince $V_{DD}$, $\\lambda$, and $V_T$ are all positive quantities, the right-hand side of the inequality is negative. The inequality $V_{DD} > (\\text{a negative number})$ is true for any physically meaningful supply voltage $V_{DD} > 0$.\n\nThis result means that the bistability condition $|A| > 1$ is satisfied for any supply voltage $V_{DD}$ for which the gain model is valid. The minimum supply voltage is therefore not determined by the requirement $|A|=1$, but by the boundary of the model's validity. As established, the model is valid for $V_{DD} > 2V_T$. At the limit $V_{DD} \\to 2V_T^+$, the gain $|A| \\to \\infty$, so the bistability condition is strongly satisfied. The minimum supply voltage for which the cell can be analyzed as bistable under this model is the lower bound of this validity range.\n$$\nV_{\\mathrm{DD,min}} = 2V_T\n$$\nGiven the value $V_T = 0.35\\,\\mathrm{V}$:\n$$\nV_{\\mathrm{DD,min}} = 2 \\times 0.35\\,\\mathrm{V} = 0.70\\,\\mathrm{V}\n$$\nRounding to three significant figures as requested, the result is $0.700\\,\\mathrm{V}$.",
            "answer": "$$\\boxed{0.700}$$"
        },
        {
            "introduction": "While bistability ensures an SRAM cell can store a bit, ensuring that the bit can be read without being corrupted is a separate and crucial design challenge. This hands-on computational problem tackles the issue of read stability by focusing on the Static Noise Margin (SNM), a key metric for a cell's robustness against noise during a read operation. You will translate device-level current equations into a numerical model to determine the minimum required sizing ratio between the pull-down and access transistors needed to achieve a target SNM . This practice bridges the gap between analytical theory and the practical, computer-aided design techniques used to create reliable memory arrays.",
            "id": "3786860",
            "problem": "Consider a six-transistor complementary metal-oxide-semiconductor (CMOS) static random-access memory (SRAM) cell during a read operation. The cell consists of two cross-coupled inverters and two access transistors. Define the following device roles and symbols, which appear throughout the problem: pull-down (PD) transistor, access (AX) transistor, and pull-up (PU) transistor. Let the supply voltage be denoted by $V_{\\mathrm{DD}}$. During a read of a stored logic zero at node $Q$, the wordline is asserted to $V_{\\mathrm{DD}}$, the bitline is precharged to $V_{\\mathrm{DD}}$, and the node $Q$ rises to a read-disturbed voltage $V_Q$ determined by the current balance between the access transistor (from bitline to node $Q$) and the pull-down transistor (from node $Q$ to ground). Read stability is quantified using the Static Noise Margin (SNM), defined here as $\\mathrm{SNM}_{\\mathrm{read}} = V_M - V_Q$, where $V_M$ is the switching threshold (trip point) of the inverter that senses node $Q$.\n\nAssume the Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) current is described by the Shichman-Hodges model with channel-length modulation, parameterized by\n$$\nI_D =\n\\begin{cases}\nK \\left[ (V_{GS} - V_T) V_{DS} - \\dfrac{V_{DS}^2}{2} \\right] \\left( 1 + \\lambda V_{DS} \\right),  \\text{if } V_{DS}  V_{GS} - V_T \\text{ (linear region)} \\\\\nK \\left( V_{GS} - V_T \\right)^2 \\left( 1 + \\lambda V_{DS} \\right),  \\text{if } V_{DS} \\ge V_{GS} - V_T \\text{ (saturation region)}\n\\end{cases}\n$$\nwhere $K$ is a transconductance parameter proportional to the geometry factor $(W/L)$, $V_{GS}$ is the gate-to-source voltage, $V_{DS}$ is the drain-to-source voltage, $V_T$ is the threshold voltage, and $\\lambda$ is the channel-length modulation parameter. Normalize the access transistor strength to $K_{\\mathrm{AX}} = 1$ without loss of generality, such that $K_{\\mathrm{PD}} = r$ and $K_{\\mathrm{PU}} = p$, where $r = (W/L)_{\\mathrm{PD}}/(W/L)_{\\mathrm{AX}}$ is the unknown ratio to be determined and $p$ is the normalized pull-up strength relative to the access transistor. For the access transistor, the gate is at $V_{\\mathrm{DD}}$, the drain is at $V_{\\mathrm{DD}}$, and the source is at $V_Q$, so $V_{GS}^{\\mathrm{AX}} = V_{DS}^{\\mathrm{AX}} = V_{\\mathrm{DD}} - V_Q$. For the pull-down transistor, the gate is at $V_{\\mathrm{DD}}$, the drain is at $V_Q$, and the source is at ground, so $V_{GS}^{\\mathrm{PD}} = V_{\\mathrm{DD}}$ and $V_{DS}^{\\mathrm{PD}} = V_Q$.\n\nThe inverter trip point $V_M$ of the sensing inverter is defined by the condition that the magnitude of the currents in the pull-down and pull-up devices are equal at the threshold, under the simplifying assumption that both are in saturation and neglecting channel-length modulation in that equality:\n$$\nK_n^{1/2} \\left( V_M - V_T^{\\mathrm{PD}} \\right) = K_p^{1/2} \\left( V_{\\mathrm{DD}} - V_M - |V_T^{\\mathrm{PU}}| \\right),\n$$\nwhere $K_n = K_{\\mathrm{PD}} = r$ and $K_p = K_{\\mathrm{PU}} = p$, and $|V_T^{\\mathrm{PU}}|$ is the magnitude of the pull-up threshold voltage. Solve this for $V_M$:\n$$\nV_M = \\dfrac{ \\sqrt{p}\\left( V_{\\mathrm{DD}} - |V_T^{\\mathrm{PU}}| \\right) + \\sqrt{r}\\, V_T^{\\mathrm{PD}} }{ \\sqrt{p} + \\sqrt{r} }.\n$$\n\nDuring a read, node $Q$ settles to $V_Q$ by satisfying the current balance\n$$\nI_{\\mathrm{AX}}(V_Q; K_{\\mathrm{AX}}=1, V_T^{\\mathrm{AX}}, \\lambda_n, V_{\\mathrm{DD}}) = I_{\\mathrm{PD}}(V_Q; K_{\\mathrm{PD}}=r, V_T^{\\mathrm{PD}}, \\lambda_n, V_{\\mathrm{DD}}),\n$$\nwhere, if $V_{GS}^{\\mathrm{AX}} \\le V_T^{\\mathrm{AX}}$, then $I_{\\mathrm{AX}} = 0$, and the pull-down current uses the appropriate region of operation based on $V_Q$ relative to $V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}}$. The read Static Noise Margin is then computed as\n$$\n\\mathrm{SNM}_{\\mathrm{read}}(r) = V_M(r) - V_Q(r).\n$$\n\nYour task is to write a program that, for each test case below, computes the minimum ratio $r_{\\min} = (W/L)_{\\mathrm{PD}}/(W/L)_{\\mathrm{AX}}$ such that $\\mathrm{SNM}_{\\mathrm{read}}(r_{\\min}) \\ge \\mathrm{SNM}_{\\mathrm{target}}$. Use a monotone bisection search over $r \\in [0.1, 100]$ with a stopping tolerance of $\\Delta r = 10^{-3}$. If $\\mathrm{SNM}_{\\mathrm{read}}(100)  \\mathrm{SNM}_{\\mathrm{target}}$, declare the target unattainable and output $-1.0$ for that test case.\n\nAngles are not used. All voltages must be treated and reported in $\\mathrm{V}$. The final output must be a single line containing a comma-separated list of the computed $r_{\\min}$ values for all test cases, rounded to three decimal places, enclosed in square brackets.\n\nTest suite parameterization for each case is given as the ordered tuple\n$$\n\\left( V_{\\mathrm{DD}}, V_T^{\\mathrm{PD}}, V_T^{\\mathrm{AX}}, |V_T^{\\mathrm{PU}}|, p, \\lambda_n, \\mathrm{SNM}_{\\mathrm{target}} \\right),\n$$\nwith the following four cases:\n- Case A (typical read at $V_{\\mathrm{DD}}$): $\\left( 0.8,\\ 0.35,\\ 0.40,\\ 0.40,\\ 0.50,\\ 0.05,\\ 0.150 \\right)$.\n- Case B (strong pull-up, slightly higher $|V_T^{\\mathrm{PU}}|$): $\\left( 0.8,\\ 0.35,\\ 0.40,\\ 0.45,\\ 1.20,\\ 0.05,\\ 0.150 \\right)$.\n- Case C (weaker access transistor due to higher threshold and more channel-length modulation): $\\left( 0.8,\\ 0.35,\\ 0.45,\\ 0.40,\\ 0.70,\\ 0.10,\\ 0.150 \\right)$.\n- Case D (stringent margin target): $\\left( 0.8,\\ 0.35,\\ 0.40,\\ 0.40,\\ 0.50,\\ 0.05,\\ 0.300 \\right)$.\n\nYour program should produce a single line of output containing the results as a comma-separated list enclosed in square brackets, for example, $\\left[ r_A, r_B, r_C, r_D \\right]$, where each $r$ is rounded to three decimal places as specified.",
            "solution": "The problem is valid. It is a well-posed, scientifically grounded problem in the field of semiconductor device modeling and digital circuit design, specifically concerning the read stability of a six-transistor ($6$T) Static Random-Access Memory (SRAM) cell. All necessary physical models, parameters, and numerical procedures are provided without contradiction or ambiguity.\n\nThe objective is to determine the minimum transistor sizing ratio, $r_{\\min} = (W/L)_{\\mathrm{PD}}/(W/L)_{\\mathrm{AX}}$, required for the read Static Noise Margin, $\\mathrm{SNM}_{\\mathrm{read}}$, to meet or exceed a specified target, $\\mathrm{SNM}_{\\mathrm{target}}$. This ratio represents the relative strength of the pull-down (PD) transistor compared to the access (AX) transistor. A higher value of $r$ implies a stronger pull-down transistor, which enhances the cell's ability to hold a logic '$0$' state during a read operation.\n\nThe solution requires a numerical approach, as the governing equations are nonlinear. The core of the method is a bisection search for the value of $r$ that satisfies the condition $\\mathrm{SNM}_{\\mathrm{read}}(r) = \\mathrm{SNM}_{\\mathrm{target}}$. Since physical reasoning and preliminary analysis suggest that $\\mathrm{SNM}_{\\mathrm{read}}$ is a monotonically increasing function of $r$ for the given parameters, bisection is an appropriate and robust algorithm.\n\nThe overall computational procedure for each test case is as follows:\n1.  Implement a function that calculates $\\mathrm{SNM}_{\\mathrm{read}}(r)$ for a given ratio $r$ and a set of device parameters.\n2.  Use this function within a bisection search algorithm over the specified range for $r$, which is $[0.1, 100]$, to find the minimum value $r_{\\min}$ that satisfies $\\mathrm{SNM}_{\\mathrm{read}}(r_{\\min}) \\ge \\mathrm{SNM}_{\\mathrm{target}}$.\n\nThe calculation of $\\mathrm{SNM}_{\\mathrm{read}}(r) = V_M(r) - V_Q(r)$ itself involves two distinct steps:\n\nFirst, the calculation of the inverter trip point, $V_M$, is given by a direct formula derived from simplified assumptions:\n$$\nV_M(r) = \\dfrac{ \\sqrt{p}\\left( V_{\\mathrm{DD}} - |V_T^{\\mathrm{PU}}| \\right) + \\sqrt{r}\\, V_T^{\\mathrm{PD}} }{ \\sqrt{p} + \\sqrt{r} }\n$$\nHere, $p$ is the normalized strength of the pull-up (PU) transistor, $V_{\\mathrm{DD}}$ is the supply voltage, and $V_T^{\\mathrm{PU}}$ and $V_T^{\\mathrm{PD}}$ are the threshold voltages of the PU and PD transistors, respectively. This expression is evaluated for each trial value of $r$ in the bisection search.\n\nSecond, the calculation of the read-disturbed voltage at the storage node, $V_Q$, is more involved. $V_Q$ is the voltage to which the node storing a logic '$0$' rises due to the influx of current from the precharged bitline through the access transistor. This voltage stabilizes when the current drawn by the access transistor, $I_{\\mathrm{AX}}$, equals the current sunk by the 'on' pull-down transistor, $I_{\\mathrm{PD}}$. We must solve the following nonlinear equation for $V_Q$:\n$$\nf(V_Q, r) = I_{\\mathrm{PD}}(V_Q, r) - I_{\\mathrm{AX}}(V_Q) = 0\n$$\nThis root-finding problem is also solved numerically, using a nested bisection search for $V_Q$ within the physically meaningful interval $[0, V_{\\mathrm{DD}} - V_T^{\\mathrm{AX}}]$. A voltage greater than $V_{\\mathrm{DD}} - V_T^{\\mathrm{AX}}$ would turn off the access transistor, leading to $I_{\\mathrm{AX}} = 0$, which is inconsistent with a non-zero $V_Q$ being sustained.\n\nThe transistor currents, $I_{\\mathrm{AX}}$ and $I_{\\mathrm{PD}}$, are determined using the provided Shichman-Hodges model, accounting for the correct operating region (linear or saturation) for each device.\n\nFor the access (AX) transistor, with gate and drain tied to $V_{\\mathrm{DD}}$ and source at $V_Q$, we have $V_{GS}^{\\mathrm{AX}} = V_{\\mathrm{DD}} - V_Q$ and $V_{DS}^{\\mathrm{AX}} = V_{\\mathrm{DD}} - V_Q$. Since $V_T^{\\mathrm{AX}} > 0$, the condition for saturation, $V_{DS} \\ge V_{GS} - V_T$, is always satisfied when the device is on ($V_{GS}^{\\mathrm{AX}} > V_T^{\\mathrm{AX}}$). The current is therefore:\n$$\nI_{\\mathrm{AX}}(V_Q) =\n\\begin{cases}\nK_{\\mathrm{AX}} \\left( (V_{\\mathrm{DD}} - V_Q) - V_T^{\\mathrm{AX}} \\right)^2 \\left( 1 + \\lambda_n (V_{\\mathrm{DD}} - V_Q) \\right),  \\text{if } V_Q  V_{\\mathrm{DD}} - V_T^{\\mathrm{AX}} \\\\\n0,  \\text{if } V_Q \\ge V_{\\mathrm{DD}} - V_T^{\\mathrm{AX}}\n\\end{cases}\n$$\nwith its normalized strength $K_{\\mathrm{AX}} = 1$.\n\nFor the pull-down (PD) transistor, with gate at $V_{\\mathrm{DD}}$, drain at $V_Q$, and source at ground, we have $V_{GS}^{\\mathrm{PD}} = V_{\\mathrm{DD}}$ and $V_{DS}^{\\mathrm{PD}} = V_Q$. The device operates in the linear region if $V_Q  V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}}$ and in the saturation region otherwise. The current is:\n$$\nI_{\\mathrm{PD}}(V_Q, r) = r \\times\n\\begin{cases}\n\\left[ (V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}}) V_Q - \\frac{V_Q^2}{2} \\right] \\left( 1 + \\lambda_n V_Q \\right),  \\text{if } V_Q  V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}} \\text{ (linear)}\\\\\n\\left( V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}} \\right)^2 \\left( 1 + \\lambda_n V_Q \\right),  \\text{if } V_Q \\ge V_{\\mathrm{DD}} - V_T^{\\mathrm{PD}} \\text{ (saturation)}\n\\end{cases}\n$$\nwith its strength $K_{\\mathrm{PD}} = r$.\n\nThe main bisection search for $r$ proceeds as follows. The search range is initialized to $[r_{\\mathrm{low}}, r_{\\mathrm{high}}] = [0.1, 100]$. A preliminary check is performed: if $\\mathrm{SNM}_{\\mathrm{read}}(100)  \\mathrm{SNM}_{\\mathrm{target}}$, the target is deemed unattainable, and the result is $-1.0$. Otherwise, the search iterates:\n1.  Calculate the midpoint $r_{\\mathrm{mid}} = (r_{\\mathrm{low}} + r_{\\mathrm{high}}) / 2$.\n2.  Compute $\\mathrm{SNM}_{\\mathrm{read}}(r_{\\mathrm{mid}})$ by solving for $V_Q(r_{\\mathrm{mid}})$ and $V_M(r_{\\mathrm{mid}})$.\n3.  If $\\mathrm{SNM}_{\\mathrm{read}}(r_{\\mathrm{mid}})  \\mathrm{SNM}_{\\mathrm{target}}$, the ratio $r_{\\mathrm{mid}}$ is too small to achieve the desired stability. The search space is updated to $[r_{\\mathrm{mid}}, r_{\\mathrm{high}}]$.\n4.  If $\\mathrm{SNM}_{\\mathrm{read}}(r_{\\mathrm{mid}}) \\ge \\mathrm{SNM}_{\\mathrm{target}}$, the ratio $r_{\\mathrm{mid}}$ is sufficient, but a smaller ratio might also suffice. The search space is updated to $[r_{\\mathrm{low}}, r_{\\mathrm{mid}}]$.\nThis process continues until the interval $(r_{\\mathrm{high}} - r_{\\mathrm{low}})$ is smaller than the specified tolerance of $10^{-3}$. The final result is the upper bound of the resulting interval, $r_{\\mathrm{high}}$, which represents the smallest value of $r$ found to satisfy the margin requirement.",
            "answer": "```python\n# The complete and runnable Python 3 code goes here.\n# Imports must adhere to the specified execution environment.\nimport numpy as np\n# from scipy import ...\n\ndef current_balance_func(V_Q, r, V_DD, V_T_PD, V_T_AX, lambda_n):\n    \"\"\"\n    Calculates the difference I_PD - I_AX for a given V_Q and r.\n    The root of this function is the stable read-disturbed voltage V_Q.\n    \"\"\"\n    # I_AX (Access Transistor) Current Calculation\n    # Gate at V_DD, Drain at V_DD, Source at V_Q\n    V_GS_AX = V_DD - V_Q\n    V_DS_AX = V_DD - V_Q\n    \n    I_AX = 0.0\n    # The transistor is on only if V_GS  V_T\n    if V_GS_AX  V_T_AX:\n        # AX transistor is always in saturation when on because V_DS_AX = V_GS_AX\n        # and V_T_AX  0, so V_DS_AX = V_GS_AX - V_T_AX is always true.\n        K_AX = 1.0  # Normalized\n        I_AX = K_AX * ((V_GS_AX - V_T_AX) ** 2) * (1 + lambda_n * V_DS_AX)\n\n    # I_PD (Pull-Down Transistor) Current Calculation\n    # Gate at V_DD, Drain at V_Q, Source at 0V\n    V_GS_PD = V_DD\n    V_DS_PD = V_Q\n    K_PD = r\n    \n    Vdsat_PD = V_GS_PD - V_T_PD\n    \n    if V_DS_PD  Vdsat_PD:  # Linear region\n        I_PD = K_PD * ((V_GS_PD - V_T_PD) * V_DS_PD - (V_DS_PD ** 2) / 2) * (1 + lambda_n * V_DS_PD)\n    else:  # Saturation region\n        I_PD = K_PD * ((V_GS_PD - V_T_PD) ** 2) * (1 + lambda_n * V_DS_PD)\n        \n    return I_PD - I_AX\n\ndef find_vq(r, V_DD, V_T_PD, V_T_AX, lambda_n):\n    \"\"\"\n    Finds the read-disturbed voltage V_Q using a bisection search.\n    V_Q is the root of the current_balance_func.\n    \"\"\"\n    # Search for V_Q in the physically meaningful range [0, V_DD - V_T_AX]\n    vq_low = 0.0\n    vq_high = V_DD - V_T_AX\n    \n    # If V_DD = V_T_AX, access transistor is always off, V_Q remains 0.\n    if vq_high = 0:\n        return 0.0\n    \n    # Check if a root exists in the interval.\n    # At V_Q=0, I_PD=0, I_AX0, so func  0.\n    # At V_Q=vq_high, I_AX=0, I_PD0, so func  0. A root is guaranteed.\n    \n    # Bisection search provides sufficient precision with a fixed number of iterations.\n    for _ in range(100):\n        vq_mid = (vq_low + vq_high) / 2\n        balance = current_balance_func(vq_mid, r, V_DD, V_T_PD, V_T_AX, lambda_n)\n        \n        if balance  0:\n            # I_PD  I_AX, V_Q is too low, increase it\n            vq_low = vq_mid\n        else:\n            # I_PD  I_AX, V_Q is too high, decrease it\n            vq_high = vq_mid\n            \n    return (vq_low + vq_high) / 2\n\ndef calculate_snm(r, V_DD, V_T_PD, V_T_AX, abs_V_T_PU, p, lambda_n):\n    \"\"\"Calculates the read Static Noise Margin (SNM) for a given ratio r.\"\"\"\n    # Calculate Inverter Trip Point V_M\n    sqrt_p = np.sqrt(p)\n    sqrt_r = np.sqrt(r)\n    V_M = (sqrt_p * (V_DD - abs_V_T_PU) + sqrt_r * V_T_PD) / (sqrt_p + sqrt_r)\n    \n    # Calculate Read-Disturbed Voltage V_Q\n    V_Q = find_vq(r, V_DD, V_T_PD, V_T_AX, lambda_n)\n    \n    return V_M - V_Q\n\ndef find_min_r(V_DD, V_T_PD, V_T_AX, abs_V_T_PU, p, lambda_n, SNM_target):\n    \"\"\"\n    Finds the minimum ratio r_min such that SNM = SNM_target\n    using a bisection search over r in [0.1, 100].\n    \"\"\"\n    r_low, r_high = 0.1, 100.0\n    tolerance = 1e-3\n\n    # Check if the target is attainable even with the strongest pull-down.\n    snm_at_max_r = calculate_snm(r_high, V_DD, V_T_PD, V_T_AX, abs_V_T_PU, p, lambda_n)\n    if snm_at_max_r  SNM_target:\n        return -1.0\n    \n    # Since SNM(r) is monotonic increasing with r, we find r where SNM(r) = SNM_target.\n    # This r will be the minimum r satisfying SNM(r) = SNM_target.\n    while (r_high - r_low)  tolerance:\n        r_mid = (r_low + r_high) / 2\n        current_snm = calculate_snm(r_mid, V_DD, V_T_PD, V_T_AX, abs_V_T_PU, p, lambda_n)\n        \n        if current_snm  SNM_target:\n            # Ratio is too small, need a stronger pull-down\n            r_low = r_mid\n        else:\n            # Ratio is sufficient, try for a smaller one\n            r_high = r_mid\n            \n    # r_high is the lowest value found in the search that meets the target.\n    return r_high\n\ndef solve():\n    # Define the test cases from the problem statement.\n    test_cases = [\n        # (V_DD, V_T^PD, V_T^AX, |V_T^PU|, p, lambda_n, SNM_target)\n        (0.8, 0.35, 0.40, 0.40, 0.50, 0.05, 0.150),  # Case A\n        (0.8, 0.35, 0.40, 0.45, 1.20, 0.05, 0.150),  # Case B\n        (0.8, 0.35, 0.45, 0.40, 0.70, 0.10, 0.150),  # Case C\n        (0.8, 0.35, 0.40, 0.40, 0.50, 0.05, 0.300),  # Case D\n    ]\n\n    results = []\n    for case in test_cases:\n        r_min = find_min_r(*case)\n        # Format to three decimal places. Using format avoids float representation issues.\n        results.append(\"{:.3f}\".format(r_min))\n\n    # Final print statement in the exact required format.\n    print(f\"[{','.join(results)}]\")\n\nsolve()\n```"
        }
    ]
}