Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Thu Aug 15 22:05:12 2024


Cell Usage:
GTP_APM_E1 (SIMD)           2 uses
GTP_APM_E1                   75 uses
GTP_DFF                    1139 uses
GTP_DFF_C                  9244 uses
GTP_DFF_CE                 7788 uses
GTP_DFF_E                   120 uses
GTP_DFF_P                    34 uses
GTP_DFF_PE                   69 uses
GTP_DFF_R                   176 uses
GTP_DFF_RE                   49 uses
GTP_DFF_S                    21 uses
GTP_DFF_SE                   36 uses
GTP_DLATCH                   41 uses
GTP_DRM18K                  109 uses
GTP_DRM9K                    50 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      41 uses
GTP_LUT1                    107 uses
GTP_LUT2                   4062 uses
GTP_LUT3                   2017 uses
GTP_LUT4                   1252 uses
GTP_LUT5                   2266 uses
GTP_LUT5CARRY             10556 uses
GTP_LUT5M                  1289 uses
GTP_MUX2LUT6                515 uses
GTP_MUX2LUT7                192 uses
GTP_MUX2LUT8                 96 uses
GTP_PCIEGEN2                  1 use
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                94 uses
GTP_RAM32X1DP                10 uses
GTP_ROM128X1                 54 uses
GTP_ROM256X1                 84 uses
GTP_ROM32X1                 133 uses
GTP_ROM64X1                  91 uses

I/O ports: 109
GTP_INBUF                  49 uses
GTP_IOBUF                   4 uses
GTP_OUTBUF                 19 uses
GTP_OUTBUFT                37 uses

Mapping Summary:
Total LUTs: 22856 of 42800 (53.40%)
	LUTs as dram: 104 of 17000 (0.61%)
	LUTs as logic: 22752
Total Registers: 18676 of 64200 (29.09%)
Total Latches: 41

DRM18K:
Total DRM18K = 134.0 of 134 (100.00%)

APMs:
Total APMs = 76.00 of 84 (90.48%)

Total I/O ports = 109 of 296 (36.82%)


Overview of Control Sets:

Number of unique control sets : 213

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 18       | 14                4
  [2, 4)      | 22       | 5                 17
  [4, 6)      | 14       | 5                 9
  [6, 8)      | 11       | 6                 5
  [8, 10)     | 43       | 10                33
  [10, 12)    | 16       | 2                 14
  [12, 14)    | 16       | 0                 16
  [14, 16)    | 8        | 4                 4
  [16, Inf)   | 65       | 10                55
--------------------------------------------------------------
  The maximum fanout: 3184
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1139
  NO              NO                YES                9278
  NO              YES               NO                 197
  YES             NO                NO                 120
  YES             NO                YES                7857
  YES             YES               NO                 85
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              41
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file TOP_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                               | LUT       | FF        | Distributed RAM     | APM      | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| TOP                                            | 22897     | 18676     | 104                 | 76       | 134      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 109     | 0           | 0           | 0            | 0        | 10556         | 515          | 192          | 96           | 0       | 1        | 3       | 0        | 0          | 0             | 1         | 0        | 0        
| + ES7243E_reg_config                           | 94        | 45        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243E_reg_config2                          | 86        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_ADC2_i2s_rx                           | 26        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_i2s_rx                                | 26        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_dac2_i2s_tx                           | 16        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_i2s_tx                                | 16        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config                            | 69        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 42        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config2                           | 70        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_MFCC_VQ                                    | 18587     | 13055     | 104                 | 69.5     | 40       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9430          | 91           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_1                                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13                  | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_2                                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_2                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_3                                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_3                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_4                                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_4                | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + MFCCS13_RAM                                | 0         | 0         | 0                   | 0        | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_MFCCS13_RAM                | 0         | 0         | 0                   | 0        | 7        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PA_init                                    | 77        | 37        | 0                   | 0.5      | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + VQ_identifys1                              | 2070      | 2400      | 0                   | 0        | 8.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1384          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + MIN4                                     | 151       | 91        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_1_1                            | 25        | 4         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_2_1                            | 63        | 44        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_2_2                            | 63        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ                                       | 1906      | 2138      | 0                   | 0        | 8.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1321          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + LBG_frame_13                           | 55        | 23        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_1                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_2                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_3                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_4                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_5                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_6                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_7                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_8                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_9                          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_10                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_11                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_12                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_13                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_14                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_15                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_16                         | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_frame_13                          | 6         | 11        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCCS13_RAM14X12                     | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_MFCCS13_RAM14X12     | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN1                                   | 756       | 530       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_1_1                          | 53        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_2_1                          | 52        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_2_2                          | 53        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_1                          | 51        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_2                          | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_3                          | 51        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_4                          | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_1                          | 49        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_2                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_3                          | 49        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_4                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_5                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_6                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_7                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_8                          | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + distance_16                            | 1001      | 1516      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance1                            | 71        | 106       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance2                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance3                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance4                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance5                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance6                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance7                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance8                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance9                            | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance10                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance11                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance12                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance13                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance14                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance15                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance16                           | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + divide32_Frams                             | 262       | 239       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 90            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[0].Divider                 | 15        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[1].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[2].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[3].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[4].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[5].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[6].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[7].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[8].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[9].Divider                 | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[10].Divider                | 20        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[11].Divider                | 21        | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[12].Divider                | 13        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Divider                                  | 13        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + divide32_x_h                               | 1165      | 1082      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 375           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[0].Divider                 | 30        | 27        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[1].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[2].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[3].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[4].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[5].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[6].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[7].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[8].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[9].Divider                 | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[10].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[11].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[12].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[13].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[14].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[15].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[16].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[17].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[18].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[19].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[20].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[21].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[22].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[23].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[24].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[25].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[26].Divider                | 37        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[27].Divider                | 38        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[28].Divider                | 39        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[29].Divider                | 38        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Divider                                  | 2         | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_ip                                     | 1027      | 1167      | 104                 | 14       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 286           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_ram_1024                           | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_fft_ram_1024             | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_fft_demo_r2_1024                 | 997       | 1140      | 104                 | 14       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 268           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_output_ctrl                          | 3         | 1         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_burst_input_ctrl    | 23        | 14        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_radix2_burst_core   | 971       | 1125      | 104                 | 14       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 258           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_bf                            | 351       | 542       | 56                  | 14       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 178           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                    | 28        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 28        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 28        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 27        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2_dit_mult_by_twiddle           | 296       | 488       | 2                   | 6        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 178           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_comp_mult                      | 58        | 176       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + t4.u_comp_mult_t4              | 58        | 176       | 0                   | 6        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_1_1                  | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_1_2                  | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_2_1                  | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_2_2                  | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_3_1                  | 1         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_3_2                  | 0         | 0         | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sreg_dly1                  | 0         | 54        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sreg_dly2                  | 0         | 66        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_fft_comp_round                 | 146       | 252       | 2                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_round                     | 76        | 126       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 7         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 7         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 7         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram   | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 42        | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub    | 42        | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_round                     | 70        | 126       | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram   | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 42        | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub    | 42        | 55        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_twiddle_gen                    | 73        | 51        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_input_sreg                | 0         | 18        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sin_rom                      | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_drm.u_sin_drm_rom        | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                     | 0         | 0         | 0                   | 8        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                     | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                | 0         | 0         | 0                   | 4        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                       | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                    | 27        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 27        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 27        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 27        | 27        | 27                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_ctrl                          | 238       | 204       | 48                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + bfcnt_last_sreg                    | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 1         | 1         | 1                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_bfcnt_sreg                       | 19        | 15        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 19        | 15        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 19        | 15        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 10        | 10        | 10                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_p4_sreg                   | 13        | 13        | 13                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 13        | 13        | 13                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 13        | 13        | 13                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 13        | 13        | 13                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_sreg                      | 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 14        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 11        | 11        | 11                  | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_raddr_sreg                       | 11        | 13        | 9                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 11        | 13        | 9                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 11        | 13        | 9                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 9         | 9         | 9                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_stage_sreg                       | 4         | 4         | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 4         | 4         | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 4         | 4         | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 4         | 4         | 4                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram0                            | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram               | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                  | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram_9k                | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram1                            | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram               | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                  | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram_9k                | 0         | 0         | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hanning                                    | 213       | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Framing_hpss_512                         | 284       | 233       | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 114           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Framing_512                            | 107       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_Framing_512                | 107       | 102       | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 107       | 102       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Framing_1024                           | 120       | 112       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_Framing_1024               | 120       | 112       | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 120       | 112       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MFCC_DCT                                 | 7602      | 3355      | 0                   | 53       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4485          | 47           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + DCT                                      | 141       | 32        | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + DCT_COS                                | 99        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_DCT_COS        | 99        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LOG10                                    | 4507      | 2024      | 0                   | 2        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3427          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + MFCC_LOG_RAM18X24                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_MFCC_LOG_RAM18X24        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_MFCC                                   | 2301      | 1266      | 0                   | 50       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1043          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom                       | 4         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom| 4         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom2                      | 6         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom2| 6         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom3                      | 8         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom3| 8         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom4                      | 6         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom4| 6         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom5                      | 12        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom5| 12        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom6                      | 8         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom6| 8         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom7                      | 12        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom7| 12        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom8                      | 24        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom8| 24        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom9                      | 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom9| 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom10                     | 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom10| 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom11                     | 37        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom11| 37        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom12                     | 38        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom12| 38        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom13                     | 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom13| 16        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom14                     | 24        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom14| 24        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom15                     | 58        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom15| 58        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom16                     | 68        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom16| 68        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom17                     | 23        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom17| 23        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom18                     | 40        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom18| 40        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom19                     | 35        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom19| 35        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom20                     | 31        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom20| 31        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom21                     | 42        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom21| 42        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom22                     | 38        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom22| 38        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom23                     | 72        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom23| 72        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom24                     | 45        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom24| 45        | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MFCC_VQ_fifo                             | 128       | 122       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_MFCC_VQ_FIFO                 | 128       | 122       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 128       | 122       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_VQ_LBG_XUNLIAN                           | 5478      | 4283      | 0                   | 1        | 10.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2497          | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LBG_mean                                 | 1265      | 885       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 470           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divide32_men                           | 1178      | 822       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 408           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[0].Divider             | 20        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[1].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[2].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[3].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[4].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[5].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[6].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[7].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[8].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[9].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[10].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[11].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[12].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[13].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[14].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[15].Divider            | 51        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[16].Divider            | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[17].Divider            | 53        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[18].Divider            | 54        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[19].Divider            | 55        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[20].Divider            | 56        | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[21].Divider            | 57        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Divider                              | 45        | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + SPLIT                                    | 33        | 56        | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ_LBG_16X13_1                           | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_VQ_LBG_16X13             | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ_classify                              | 2627      | 2371      | 0                   | 0        | 10       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1489          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + VQ                                     | 2359      | 2137      | 0                   | 0        | 8.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1321          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + LBG_frame_13                         | 55        | 23        | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_1                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_2                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_3                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_4                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_5                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_6                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_7                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_8                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_9                        | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_10                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_11                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_12                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_13                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_14                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_15                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_16                       | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCC_frame_13                        | 6         | 11        | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MFCCS13_RAM14X12                   | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_MFCCS13_RAM14X12   | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN1                                 | 756       | 530       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_1_1                        | 53        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_2_1                        | 52        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_2_2                        | 53        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_1                        | 51        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_2                        | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_3                        | 51        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_4                        | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_1                        | 49        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_2                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_3                        | 49        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_4                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_5                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_6                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_7                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_8                        | 49        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance_16                          | 1001      | 1516      | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance1                          | 71        | 106       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance2                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance3                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance4                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance5                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance6                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance7                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance8                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance9                          | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance10                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance11                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance12                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance13                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance14                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance15                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance16                         | 62        | 94        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + VQ_classify_buffer                     | 268       | 234       | 0                   | 0        | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 168           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCCS13_RAM14X12                     | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_MFCCS13_RAM14X12     | 0         | 0         | 0                   | 0        | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + VQ_classify_ram                      | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_VQ_classify_ram      | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + panduan_genxing                          | 1517      | 966       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 523           | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divide32_x_h                           | 1238      | 866       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 428           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[0].Divider             | 20        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[1].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[2].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[3].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[4].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[5].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[6].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[7].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[8].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[9].Divider             | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[10].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[11].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[12].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[13].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[14].Divider            | 50        | 34        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[15].Divider            | 51        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[16].Divider            | 52        | 36        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[17].Divider            | 53        | 37        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[18].Divider            | 54        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[19].Divider            | 55        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[20].Divider            | 56        | 40        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[21].Divider            | 57        | 41        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[22].Divider            | 58        | 42        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Divider                              | 45        | 43        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2s_loop                                     | 1         | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + inst_denosising                              | 1159      | 3342      | 0                   | 1        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 79            | 416          | 192          | 96           | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PLL_5M                                     | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + inst_FIR                                   | 1009      | 3231      | 0                   | 1        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 416          | 192          | 96           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rx_fifo                                    | 148       | 110       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_asfifo_1024x16               | 148       | 110       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 148       | 110       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_Voice_change                               | 942       | 570       | 0                   | 5.5      | 12       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 553           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Filter_modulation                        | 276       | 80        | 0                   | 2.5      | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 117           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Filter_modulationn_ram                 | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Voice_change_ram         | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_sin_Amplitude_modulation               | 133       | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Frame_capture                            | 69        | 47        | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_capture_ram1                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Frame_capture_ram        | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Frame_capture_ram2                     | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Frame_capture_ram        | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Framing1                                 | 14        | 10        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Voice_change_ram                       | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Voice_change_ram         | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Framing2                                 | 14        | 10        | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Voice_change_ram                       | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Voice_change_ram         | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Linear_interpolation                     | 134       | 185       | 0                   | 3        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 124           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Linear_interpolation_ram               | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_Voice_change_ram         | 0         | 0         | 0                   | 0        | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vocie_change_fifo_in                     | 112       | 107       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_vocie_change_fifo1           | 112       | 107       | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 112       | 107       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_vocie_change_fifo_out                    | 93        | 98        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_vocie_change_fifo1           | 93        | 98        | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 93        | 98        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_1                                      | 189       | 168       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                  | 182       | 154       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pcie                                       | 1528      | 1168      | 0                   | 0        | 80       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 299           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_pcie_wrap                           | 804       | 567       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 127           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_top                               | 804       | 567       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 127           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core_rstn_sync                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_hard_ctrl                       | 147       | 133       | 0                   | 0        | 16       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mem_button_rstn_sync                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tx_rst_done_sync                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_apb2dbi                       | 1         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_cfg_init                      | 97        | 50        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exrcvdata_rams            | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram| 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exrcvhdr_rams             | 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram| 0         | 0         | 0                   | 0        | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exretry_rams              | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_ipsl_pcie_retryd_ram  | 0         | 0         | 0                   | 0        | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_seio                          | 6         | 8         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_soft_phy                        | 655       | 434       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 122           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + button_rstn_sync                     | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk4.rdata_proc_1                 | 42        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk5[0].hsst_ch_ready_sync        | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk5[1].hsst_ch_ready_sync        | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + hsst_pciex4_rst                      | 453       | 239       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 115           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ext_rstn_debounce                  | 22        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + hsst_rx_rst_mcrsw                  | 284       | 140       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[0].hsst_rst4mcrsw_rx_init| 67        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + cdr_align_multi_sw_sync        | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 67        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + word_align_multi_sw_sync       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[1].hsst_rst4mcrsw_rx_init| 67        | 38        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + cdr_align_multi_sw_sync        | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 67        | 32        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + word_align_multi_sw_sync       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[2].hsst_rst4mcrsw_rx_init| 23        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 23        | 13        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_fsm_multi_sw_lane         | 118       | 49        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + hsst_tx_rst_mcrsw                  | 147       | 73        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_deb            | 30        | 15        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_sync           | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_wtchdg         | 24        | 21        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + tx_rst_fsm_multi_sw_lane         | 93        | 35        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + rate_multi_sw_sync                 | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + phy_rstn_sync                        | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rate_done_sync                       | 0         | 2         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdata_proc_0                         | 42        | 39        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + x2.u_pcie_hsst                       | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_GTP_HSST_WRAPPER                 | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pcie_dma                                 | 680       | 553       | 0                   | 0        | 64       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_fifo                              | 308       | 133       | 0                   | 0        | 64       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_PCIE_FIFO                  | 308       | 133       | 0                   | 0        | 64       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 180       | 131       | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 128       | 2         | 0                   | 0        | 64       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_refclk_buttonrstn_debounce               | 22        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_refclk_perstn_debounce                   | 22        | 24        | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                        | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_hdmi                                   | 0         | 0         | 0                   | 0        | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                             
****************************************************************************************************************************************************************************************************************************
                                                                           Clock   Non-clock                                                                                                                                
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               977           0  {sys_clk}                                                                                                                     
 pclk                     4.000        {0 2}          Declared               111           5  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0]}            
 pclk_div2                8.000        {0 4}          Declared               701           0  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0]}            
 hdmi_tx_pix_clk          6.734        {0 3.367}      Declared             13190           1  {u_pll_hdmi/u_pll_e3/CLKOUT0}                                                                                                 
 clk_50M                  20.000       {0 10}         Declared                 0           0  {}                                                                                                                            
 clk_5M                   104.170      {0 52.085}     Declared                 0           0  {}                                                                                                                            
 clk_12M                  81.380       {0 40.69}      Declared                27           4  {u_pll/u_pll_e3/CLKOUT0}                                                                                                      
 clock_i2c                10000.000    {0 5000}       Declared               144           4  {ES7243E_reg_config/clock_i2c/Q ES7243E_reg_config2/clock_i2c/Q ES8156_reg_config/clock_i2c/Q ES8156_reg_config2/clock_i2c/Q} 
 es1_dsclk                651.040      {0 325.52}     Declared                18           0  {es1_dsclk}                                                                                                                   
 dac2_es1_dsclk           651.040      {0 325.52}     Declared                18           0  {dac2_es1_dsclk}                                                                                                              
 es0_dsclk                651.040      {0 325.52}     Declared               362           0  {es0_dsclk}                                                                                                                   
 adc2_es0_dsclk           651.040      {0 325.52}     Declared                 0           0  {adc2_es0_dsclk}                                                                                                              
============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 group_1                       asynchronous               pclk                                      
 group_2                       asynchronous               pclk_div2                                 
 group_3                       asynchronous               sys_clk                                   
 sys_clk                       asynchronous               sys_clk                                   
 hdmi_tx_pix_clk               asynchronous               hdmi_tx_pix_clk                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      35.423 MHz         20.000         28.230         -8.230
 pclk                       250.000 MHz     535.906 MHz          4.000          1.866          2.134
 pclk_div2                  125.000 MHz     187.758 MHz          8.000          5.326          2.674
 hdmi_tx_pix_clk            148.500 MHz     106.803 MHz          6.734          9.363         -2.629
 clk_12M                     12.288 MHz     266.880 MHz         81.380          3.747         77.633
 clock_i2c                    0.100 MHz     233.590 MHz      10000.000          4.281       9995.719
 es1_dsclk                    1.536 MHz     373.413 MHz        651.040          2.678        324.181
 dac2_es1_dsclk               1.536 MHz     375.375 MHz        651.040          2.664        324.188
 es0_dsclk                    1.536 MHz     197.278 MHz        651.040          5.069        645.971
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -8.230     -28.819              6           1741
 pclk                   pclk                         2.134       0.000              0            959
 pclk_div2              pclk_div2                    2.674       0.000              0           2151
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -2.629   -3632.936           3660          22329
 clk_12M                clk_12M                     77.633       0.000              0             35
 clock_i2c              clock_i2c                 9995.719       0.000              0            272
 clk_12M                clock_i2c                   -4.266    -530.376            140            140
 es0_dsclk              es1_dsclk                  324.454       0.000              0             16
 es1_dsclk              es1_dsclk                  324.181       0.000              0             17
 dac2_es1_dsclk         dac2_es1_dsclk             324.188       0.000              0             17
 es0_dsclk              dac2_es1_dsclk             324.335       0.000              0             16
 es0_dsclk              es0_dsclk                  645.971       0.000              0           1613
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0           1741
 pclk                   pclk                         0.649       0.000              0            959
 pclk_div2              pclk_div2                    0.484       0.000              0           2151
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              0.453       0.000              0          22329
 clk_12M                clk_12M                      1.089       0.000              0             35
 clock_i2c              clock_i2c                    0.829       0.000              0            272
 clk_12M                clock_i2c                    2.697       0.000              0            140
 es0_dsclk              es1_dsclk                  326.443       0.000              0             16
 es1_dsclk              es1_dsclk                    1.073       0.000              0             17
 dac2_es1_dsclk         dac2_es1_dsclk               1.066       0.000              0             17
 es0_dsclk              dac2_es1_dsclk             326.559       0.000              0             16
 es0_dsclk              es0_dsclk                    0.740       0.000              0           1613
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.221       0.000              0            787
 pclk                   pclk                         2.245       0.000              0            101
 pclk_div2              pclk_div2                    4.326       0.000              0            382
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -1.547   -5054.951           5763          10405
 clock_i2c              es1_dsclk                    9.999       0.000              0             18
 clock_i2c              dac2_es1_dsclk              10.159       0.000              0             18
 clock_i2c              es0_dsclk                   20.284       0.000              0            299
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.044       0.000              0            787
 pclk                   pclk                         1.292       0.000              0            101
 pclk_div2              pclk_div2                    2.117       0.000              0            382
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              2.633       0.000              0          10405
 clock_i2c              es1_dsclk                   -2.209      -4.418              2             18
 clock_i2c              dac2_es1_dsclk              -2.369      -4.738              2             18
 clock_i2c              es0_dsclk                   -2.166    -185.426            295            299
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.862       0.000              0            976
 pclk                                                1.102       0.000              0            105
 pclk_div2                                           3.102       0.000              0            696
 hdmi_tx_pix_clk                                     1.467       0.000              0          13190
 clk_12M                                            40.070       0.000              0             27
 clock_i2c                                        4999.380       0.000              0            144
 es1_dsclk                                         324.900       0.000              0             18
 dac2_es1_dsclk                                    324.900       0.000              0             18
 es0_dsclk                                         324.622       0.000              0            362
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : f_original[1]/CLK (GTP_DFF_RE)
Endpoint    : u_Voice_change/u_Linear_interpolation/N51/X[0] (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       f_original[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       f_original[1]/Q (GTP_DFF_RE)
                                   net (fanout=35)       0.953       5.697         f_original[1]    
                                                                                   u_Voice_change/N104_sub16.faddsub_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.898 f       u_Voice_change/N104_sub16.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.898         u_Voice_change/N104_sub16.co [3]
                                                                                   u_Voice_change/N104_sub16.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.928 r       u_Voice_change/N104_sub16.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.928         u_Voice_change/N104_sub16.co [4]
                                                                                   u_Voice_change/N104_sub16.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.958 r       u_Voice_change/N104_sub16.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.958         u_Voice_change/N104_sub16.co [5]
                                                                                   u_Voice_change/N104_sub16.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.988 r       u_Voice_change/N104_sub16.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.988         u_Voice_change/N104_sub16.co [6]
                                                                                   u_Voice_change/N104_sub16.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.018 r       u_Voice_change/N104_sub16.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.018         u_Voice_change/N104_sub16.co [7]
                                                                                   u_Voice_change/N104_sub16.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.048 r       u_Voice_change/N104_sub16.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.048         u_Voice_change/N104_sub16.co [8]
                                                                                   u_Voice_change/N104_sub16.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.078 r       u_Voice_change/N104_sub16.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.078         u_Voice_change/N104_sub16.co [9]
                                                                                   u_Voice_change/N104_sub16.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.108 r       u_Voice_change/N104_sub16.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.108         u_Voice_change/N104_sub16.co [10]
                                                                                   u_Voice_change/N104_sub16.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.344 r       u_Voice_change/N104_sub16.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.115         u_Voice_change/_N42
                                                                                   u_Voice_change/N104_sub15.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.316 f       u_Voice_change/N104_sub15.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.316         u_Voice_change/N104_sub15.co [1]
                                                                                   u_Voice_change/N104_sub15.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.346 r       u_Voice_change/N104_sub15.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.346         u_Voice_change/N104_sub15.co [2]
                                                                                   u_Voice_change/N104_sub15.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.376 r       u_Voice_change/N104_sub15.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.376         u_Voice_change/N104_sub15.co [3]
                                                                                   u_Voice_change/N104_sub15.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.406 r       u_Voice_change/N104_sub15.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.406         u_Voice_change/N104_sub15.co [4]
                                                                                   u_Voice_change/N104_sub15.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.436 r       u_Voice_change/N104_sub15.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.436         u_Voice_change/N104_sub15.co [5]
                                                                                   u_Voice_change/N104_sub15.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.466 r       u_Voice_change/N104_sub15.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.466         u_Voice_change/N104_sub15.co [6]
                                                                                   u_Voice_change/N104_sub15.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.496 r       u_Voice_change/N104_sub15.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.496         u_Voice_change/N104_sub15.co [7]
                                                                                   u_Voice_change/N104_sub15.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.526 r       u_Voice_change/N104_sub15.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.526         u_Voice_change/N104_sub15.co [8]
                                                                                   u_Voice_change/N104_sub15.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.556 r       u_Voice_change/N104_sub15.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.556         u_Voice_change/N104_sub15.co [9]
                                                                                   u_Voice_change/N104_sub15.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.586 r       u_Voice_change/N104_sub15.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.586         u_Voice_change/N104_sub15.co [10]
                                                                                   u_Voice_change/N104_sub15.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.822 r       u_Voice_change/N104_sub15.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       8.593         u_Voice_change/_N53
                                                                                   u_Voice_change/N104_sub14.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       u_Voice_change/N104_sub14.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         u_Voice_change/N104_sub14.co [1]
                                                                                   u_Voice_change/N104_sub14.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       u_Voice_change/N104_sub14.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         u_Voice_change/N104_sub14.co [2]
                                                                                   u_Voice_change/N104_sub14.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       u_Voice_change/N104_sub14.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         u_Voice_change/N104_sub14.co [3]
                                                                                   u_Voice_change/N104_sub14.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       u_Voice_change/N104_sub14.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         u_Voice_change/N104_sub14.co [4]
                                                                                   u_Voice_change/N104_sub14.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       u_Voice_change/N104_sub14.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         u_Voice_change/N104_sub14.co [5]
                                                                                   u_Voice_change/N104_sub14.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       u_Voice_change/N104_sub14.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         u_Voice_change/N104_sub14.co [6]
                                                                                   u_Voice_change/N104_sub14.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       u_Voice_change/N104_sub14.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         u_Voice_change/N104_sub14.co [7]
                                                                                   u_Voice_change/N104_sub14.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       u_Voice_change/N104_sub14.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         u_Voice_change/N104_sub14.co [8]
                                                                                   u_Voice_change/N104_sub14.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       u_Voice_change/N104_sub14.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         u_Voice_change/N104_sub14.co [9]
                                                                                   u_Voice_change/N104_sub14.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       u_Voice_change/N104_sub14.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         u_Voice_change/N104_sub14.co [10]
                                                                                   u_Voice_change/N104_sub14.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.300 r       u_Voice_change/N104_sub14.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      10.071         u_Voice_change/_N64
                                                                                   u_Voice_change/N104_sub13.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.272 f       u_Voice_change/N104_sub13.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.272         u_Voice_change/N104_sub13.co [1]
                                                                                   u_Voice_change/N104_sub13.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.302 r       u_Voice_change/N104_sub13.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.302         u_Voice_change/N104_sub13.co [2]
                                                                                   u_Voice_change/N104_sub13.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.332 r       u_Voice_change/N104_sub13.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.332         u_Voice_change/N104_sub13.co [3]
                                                                                   u_Voice_change/N104_sub13.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.362 r       u_Voice_change/N104_sub13.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.362         u_Voice_change/N104_sub13.co [4]
                                                                                   u_Voice_change/N104_sub13.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.392 r       u_Voice_change/N104_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.392         u_Voice_change/N104_sub13.co [5]
                                                                                   u_Voice_change/N104_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.422 r       u_Voice_change/N104_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.422         u_Voice_change/N104_sub13.co [6]
                                                                                   u_Voice_change/N104_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.452 r       u_Voice_change/N104_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.452         u_Voice_change/N104_sub13.co [7]
                                                                                   u_Voice_change/N104_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.482 r       u_Voice_change/N104_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.482         u_Voice_change/N104_sub13.co [8]
                                                                                   u_Voice_change/N104_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.512 r       u_Voice_change/N104_sub13.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.512         u_Voice_change/N104_sub13.co [9]
                                                                                   u_Voice_change/N104_sub13.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.542 r       u_Voice_change/N104_sub13.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.542         u_Voice_change/N104_sub13.co [10]
                                                                                   u_Voice_change/N104_sub13.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.778 r       u_Voice_change/N104_sub13.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      11.549         u_Voice_change/_N75
                                                                                   u_Voice_change/N104_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.750 f       u_Voice_change/N104_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.750         u_Voice_change/N104_sub12.co [1]
                                                                                   u_Voice_change/N104_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.780 r       u_Voice_change/N104_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.780         u_Voice_change/N104_sub12.co [2]
                                                                                   u_Voice_change/N104_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.810 r       u_Voice_change/N104_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.810         u_Voice_change/N104_sub12.co [3]
                                                                                   u_Voice_change/N104_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.840 r       u_Voice_change/N104_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.840         u_Voice_change/N104_sub12.co [4]
                                                                                   u_Voice_change/N104_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.870 r       u_Voice_change/N104_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.870         u_Voice_change/N104_sub12.co [5]
                                                                                   u_Voice_change/N104_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.900 r       u_Voice_change/N104_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.900         u_Voice_change/N104_sub12.co [6]
                                                                                   u_Voice_change/N104_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.930 r       u_Voice_change/N104_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.930         u_Voice_change/N104_sub12.co [7]
                                                                                   u_Voice_change/N104_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.960 r       u_Voice_change/N104_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.960         u_Voice_change/N104_sub12.co [8]
                                                                                   u_Voice_change/N104_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.990 r       u_Voice_change/N104_sub12.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.990         u_Voice_change/N104_sub12.co [9]
                                                                                   u_Voice_change/N104_sub12.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.020 r       u_Voice_change/N104_sub12.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.020         u_Voice_change/N104_sub12.co [10]
                                                                                   u_Voice_change/N104_sub12.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.256 r       u_Voice_change/N104_sub12.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      13.027         u_Voice_change/_N86
                                                                                   u_Voice_change/N104_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.228 f       u_Voice_change/N104_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.228         u_Voice_change/N104_sub11.co [1]
                                                                                   u_Voice_change/N104_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.258 r       u_Voice_change/N104_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.258         u_Voice_change/N104_sub11.co [2]
                                                                                   u_Voice_change/N104_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.288 r       u_Voice_change/N104_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.288         u_Voice_change/N104_sub11.co [3]
                                                                                   u_Voice_change/N104_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.318 r       u_Voice_change/N104_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.318         u_Voice_change/N104_sub11.co [4]
                                                                                   u_Voice_change/N104_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.348 r       u_Voice_change/N104_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.348         u_Voice_change/N104_sub11.co [5]
                                                                                   u_Voice_change/N104_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.378 r       u_Voice_change/N104_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.378         u_Voice_change/N104_sub11.co [6]
                                                                                   u_Voice_change/N104_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.408 r       u_Voice_change/N104_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.408         u_Voice_change/N104_sub11.co [7]
                                                                                   u_Voice_change/N104_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.438 r       u_Voice_change/N104_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.438         u_Voice_change/N104_sub11.co [8]
                                                                                   u_Voice_change/N104_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.468 r       u_Voice_change/N104_sub11.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.468         u_Voice_change/N104_sub11.co [9]
                                                                                   u_Voice_change/N104_sub11.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.498 r       u_Voice_change/N104_sub11.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.498         u_Voice_change/N104_sub11.co [10]
                                                                                   u_Voice_change/N104_sub11.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.734 r       u_Voice_change/N104_sub11.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      14.505         u_Voice_change/_N97
                                                                                   u_Voice_change/N104_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.706 f       u_Voice_change/N104_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.706         u_Voice_change/N104_sub10.co [1]
                                                                                   u_Voice_change/N104_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.736 r       u_Voice_change/N104_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.736         u_Voice_change/N104_sub10.co [2]
                                                                                   u_Voice_change/N104_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.766 r       u_Voice_change/N104_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.766         u_Voice_change/N104_sub10.co [3]
                                                                                   u_Voice_change/N104_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.796 r       u_Voice_change/N104_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.796         u_Voice_change/N104_sub10.co [4]
                                                                                   u_Voice_change/N104_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.826 r       u_Voice_change/N104_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.826         u_Voice_change/N104_sub10.co [5]
                                                                                   u_Voice_change/N104_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.856 r       u_Voice_change/N104_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.856         u_Voice_change/N104_sub10.co [6]
                                                                                   u_Voice_change/N104_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.886 r       u_Voice_change/N104_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.886         u_Voice_change/N104_sub10.co [7]
                                                                                   u_Voice_change/N104_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.916 r       u_Voice_change/N104_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.916         u_Voice_change/N104_sub10.co [8]
                                                                                   u_Voice_change/N104_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.946 r       u_Voice_change/N104_sub10.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.946         u_Voice_change/N104_sub10.co [9]
                                                                                   u_Voice_change/N104_sub10.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.976 r       u_Voice_change/N104_sub10.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.976         u_Voice_change/N104_sub10.co [10]
                                                                                   u_Voice_change/N104_sub10.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.212 r       u_Voice_change/N104_sub10.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      15.983         u_Voice_change/_N108
                                                                                   u_Voice_change/N104_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.184 f       u_Voice_change/N104_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.184         u_Voice_change/N104_sub9.co [1]
                                                                                   u_Voice_change/N104_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.214 r       u_Voice_change/N104_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.214         u_Voice_change/N104_sub9.co [2]
                                                                                   u_Voice_change/N104_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.244 r       u_Voice_change/N104_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.244         u_Voice_change/N104_sub9.co [3]
                                                                                   u_Voice_change/N104_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.274 r       u_Voice_change/N104_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.274         u_Voice_change/N104_sub9.co [4]
                                                                                   u_Voice_change/N104_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.304 r       u_Voice_change/N104_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.304         u_Voice_change/N104_sub9.co [5]
                                                                                   u_Voice_change/N104_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.334 r       u_Voice_change/N104_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.334         u_Voice_change/N104_sub9.co [6]
                                                                                   u_Voice_change/N104_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.364 r       u_Voice_change/N104_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.364         u_Voice_change/N104_sub9.co [7]
                                                                                   u_Voice_change/N104_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.394 r       u_Voice_change/N104_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.394         u_Voice_change/N104_sub9.co [8]
                                                                                   u_Voice_change/N104_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.424 r       u_Voice_change/N104_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.424         u_Voice_change/N104_sub9.co [9]
                                                                                   u_Voice_change/N104_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.454 r       u_Voice_change/N104_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.454         u_Voice_change/N104_sub9.co [10]
                                                                                   u_Voice_change/N104_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.690 r       u_Voice_change/N104_sub9.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      17.472         u_Voice_change/_N119
                                                                                   u_Voice_change/N104_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      17.673 f       u_Voice_change/N104_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.673         u_Voice_change/N104_sub8.co [1]
                                                                                   u_Voice_change/N104_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.703 r       u_Voice_change/N104_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.703         u_Voice_change/N104_sub8.co [2]
                                                                                   u_Voice_change/N104_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.733 r       u_Voice_change/N104_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.733         u_Voice_change/N104_sub8.co [3]
                                                                                   u_Voice_change/N104_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.763 r       u_Voice_change/N104_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.763         u_Voice_change/N104_sub8.co [4]
                                                                                   u_Voice_change/N104_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.793 r       u_Voice_change/N104_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.793         u_Voice_change/N104_sub8.co [5]
                                                                                   u_Voice_change/N104_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.823 r       u_Voice_change/N104_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.823         u_Voice_change/N104_sub8.co [6]
                                                                                   u_Voice_change/N104_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.853 r       u_Voice_change/N104_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.853         u_Voice_change/N104_sub8.co [7]
                                                                                   u_Voice_change/N104_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.883 r       u_Voice_change/N104_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.883         u_Voice_change/N104_sub8.co [8]
                                                                                   u_Voice_change/N104_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.913 r       u_Voice_change/N104_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.913         u_Voice_change/N104_sub8.co [9]
                                                                                   u_Voice_change/N104_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.943 r       u_Voice_change/N104_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.943         u_Voice_change/N104_sub8.co [10]
                                                                                   u_Voice_change/N104_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.179 r       u_Voice_change/N104_sub8.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      18.961         u_Voice_change/_N130
                                                                                   u_Voice_change/N104_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.162 f       u_Voice_change/N104_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.162         u_Voice_change/N104_sub7.co [1]
                                                                                   u_Voice_change/N104_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.192 r       u_Voice_change/N104_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.192         u_Voice_change/N104_sub7.co [2]
                                                                                   u_Voice_change/N104_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.222 r       u_Voice_change/N104_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.222         u_Voice_change/N104_sub7.co [3]
                                                                                   u_Voice_change/N104_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.252 r       u_Voice_change/N104_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.252         u_Voice_change/N104_sub7.co [4]
                                                                                   u_Voice_change/N104_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.282 r       u_Voice_change/N104_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.282         u_Voice_change/N104_sub7.co [5]
                                                                                   u_Voice_change/N104_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.312 r       u_Voice_change/N104_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.312         u_Voice_change/N104_sub7.co [6]
                                                                                   u_Voice_change/N104_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.342 r       u_Voice_change/N104_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.342         u_Voice_change/N104_sub7.co [7]
                                                                                   u_Voice_change/N104_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.372 r       u_Voice_change/N104_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.372         u_Voice_change/N104_sub7.co [8]
                                                                                   u_Voice_change/N104_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.402 r       u_Voice_change/N104_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.402         u_Voice_change/N104_sub7.co [9]
                                                                                   u_Voice_change/N104_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.432 r       u_Voice_change/N104_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.432         u_Voice_change/N104_sub7.co [10]
                                                                                   u_Voice_change/N104_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.668 r       u_Voice_change/N104_sub7.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      20.450         u_Voice_change/_N141
                                                                                   u_Voice_change/N104_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      20.651 f       u_Voice_change/N104_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.651         u_Voice_change/N104_sub6.co [1]
                                                                                   u_Voice_change/N104_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.681 r       u_Voice_change/N104_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.681         u_Voice_change/N104_sub6.co [2]
                                                                                   u_Voice_change/N104_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.711 r       u_Voice_change/N104_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.711         u_Voice_change/N104_sub6.co [3]
                                                                                   u_Voice_change/N104_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.741 r       u_Voice_change/N104_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.741         u_Voice_change/N104_sub6.co [4]
                                                                                   u_Voice_change/N104_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.771 r       u_Voice_change/N104_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.771         u_Voice_change/N104_sub6.co [5]
                                                                                   u_Voice_change/N104_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.801 r       u_Voice_change/N104_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.801         u_Voice_change/N104_sub6.co [6]
                                                                                   u_Voice_change/N104_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.831 r       u_Voice_change/N104_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.831         u_Voice_change/N104_sub6.co [7]
                                                                                   u_Voice_change/N104_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.861 r       u_Voice_change/N104_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.861         u_Voice_change/N104_sub6.co [8]
                                                                                   u_Voice_change/N104_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.891 r       u_Voice_change/N104_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.891         u_Voice_change/N104_sub6.co [9]
                                                                                   u_Voice_change/N104_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.921 r       u_Voice_change/N104_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.921         u_Voice_change/N104_sub6.co [10]
                                                                                   u_Voice_change/N104_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.157 r       u_Voice_change/N104_sub6.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      21.939         u_Voice_change/_N152
                                                                                   u_Voice_change/N104_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.140 f       u_Voice_change/N104_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.140         u_Voice_change/N104_sub5.co [1]
                                                                                   u_Voice_change/N104_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.170 r       u_Voice_change/N104_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.170         u_Voice_change/N104_sub5.co [2]
                                                                                   u_Voice_change/N104_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.200 r       u_Voice_change/N104_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.200         u_Voice_change/N104_sub5.co [3]
                                                                                   u_Voice_change/N104_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.230 r       u_Voice_change/N104_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.230         u_Voice_change/N104_sub5.co [4]
                                                                                   u_Voice_change/N104_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.260 r       u_Voice_change/N104_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.260         u_Voice_change/N104_sub5.co [5]
                                                                                   u_Voice_change/N104_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.290 r       u_Voice_change/N104_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.290         u_Voice_change/N104_sub5.co [6]
                                                                                   u_Voice_change/N104_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.320 r       u_Voice_change/N104_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.320         u_Voice_change/N104_sub5.co [7]
                                                                                   u_Voice_change/N104_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.350 r       u_Voice_change/N104_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.350         u_Voice_change/N104_sub5.co [8]
                                                                                   u_Voice_change/N104_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.380 r       u_Voice_change/N104_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.380         u_Voice_change/N104_sub5.co [9]
                                                                                   u_Voice_change/N104_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.410 r       u_Voice_change/N104_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.410         u_Voice_change/N104_sub5.co [10]
                                                                                   u_Voice_change/N104_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      22.646 r       u_Voice_change/N104_sub5.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      23.428         u_Voice_change/_N163
                                                                                   u_Voice_change/N104_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      23.629 f       u_Voice_change/N104_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.629         u_Voice_change/N104_sub4.co [1]
                                                                                   u_Voice_change/N104_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.659 r       u_Voice_change/N104_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.659         u_Voice_change/N104_sub4.co [2]
                                                                                   u_Voice_change/N104_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.689 r       u_Voice_change/N104_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.689         u_Voice_change/N104_sub4.co [3]
                                                                                   u_Voice_change/N104_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.719 r       u_Voice_change/N104_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.719         u_Voice_change/N104_sub4.co [4]
                                                                                   u_Voice_change/N104_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.749 r       u_Voice_change/N104_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.749         u_Voice_change/N104_sub4.co [5]
                                                                                   u_Voice_change/N104_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.779 r       u_Voice_change/N104_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.779         u_Voice_change/N104_sub4.co [6]
                                                                                   u_Voice_change/N104_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.809 r       u_Voice_change/N104_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.809         u_Voice_change/N104_sub4.co [7]
                                                                                   u_Voice_change/N104_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.839 r       u_Voice_change/N104_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.839         u_Voice_change/N104_sub4.co [8]
                                                                                   u_Voice_change/N104_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.869 r       u_Voice_change/N104_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.869         u_Voice_change/N104_sub4.co [9]
                                                                                   u_Voice_change/N104_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.899 r       u_Voice_change/N104_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.899         u_Voice_change/N104_sub4.co [10]
                                                                                   u_Voice_change/N104_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.135 r       u_Voice_change/N104_sub4.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      24.917         u_Voice_change/_N174
                                                                                   u_Voice_change/N104_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      25.118 f       u_Voice_change/N104_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.118         u_Voice_change/N104_sub3.co [1]
                                                                                   u_Voice_change/N104_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.148 r       u_Voice_change/N104_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.148         u_Voice_change/N104_sub3.co [2]
                                                                                   u_Voice_change/N104_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.178 r       u_Voice_change/N104_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.178         u_Voice_change/N104_sub3.co [3]
                                                                                   u_Voice_change/N104_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.208 r       u_Voice_change/N104_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.208         u_Voice_change/N104_sub3.co [4]
                                                                                   u_Voice_change/N104_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.238 r       u_Voice_change/N104_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.238         u_Voice_change/N104_sub3.co [5]
                                                                                   u_Voice_change/N104_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.268 r       u_Voice_change/N104_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.268         u_Voice_change/N104_sub3.co [6]
                                                                                   u_Voice_change/N104_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.298 r       u_Voice_change/N104_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.298         u_Voice_change/N104_sub3.co [7]
                                                                                   u_Voice_change/N104_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.328 r       u_Voice_change/N104_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.328         u_Voice_change/N104_sub3.co [8]
                                                                                   u_Voice_change/N104_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.358 r       u_Voice_change/N104_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.358         u_Voice_change/N104_sub3.co [9]
                                                                                   u_Voice_change/N104_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.388 r       u_Voice_change/N104_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.388         u_Voice_change/N104_sub3.co [10]
                                                                                   u_Voice_change/N104_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.624 r       u_Voice_change/N104_sub3.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      26.406         u_Voice_change/_N185
                                                                                   u_Voice_change/N104_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      26.607 f       u_Voice_change/N104_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.607         u_Voice_change/N104_sub2.co [1]
                                                                                   u_Voice_change/N104_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.637 r       u_Voice_change/N104_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.637         u_Voice_change/N104_sub2.co [2]
                                                                                   u_Voice_change/N104_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.667 r       u_Voice_change/N104_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.667         u_Voice_change/N104_sub2.co [3]
                                                                                   u_Voice_change/N104_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.697 r       u_Voice_change/N104_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.697         u_Voice_change/N104_sub2.co [4]
                                                                                   u_Voice_change/N104_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.727 r       u_Voice_change/N104_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.727         u_Voice_change/N104_sub2.co [5]
                                                                                   u_Voice_change/N104_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.757 r       u_Voice_change/N104_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.757         u_Voice_change/N104_sub2.co [6]
                                                                                   u_Voice_change/N104_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.787 r       u_Voice_change/N104_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.787         u_Voice_change/N104_sub2.co [7]
                                                                                   u_Voice_change/N104_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.817 r       u_Voice_change/N104_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.817         u_Voice_change/N104_sub2.co [8]
                                                                                   u_Voice_change/N104_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.847 r       u_Voice_change/N104_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.847         u_Voice_change/N104_sub2.co [9]
                                                                                   u_Voice_change/N104_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.877 r       u_Voice_change/N104_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.877         u_Voice_change/N104_sub2.co [10]
                                                                                   u_Voice_change/N104_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      27.113 r       u_Voice_change/N104_sub2.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      27.895         u_Voice_change/_N196
                                                                                   u_Voice_change/N104_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      28.096 f       u_Voice_change/N104_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.096         u_Voice_change/N104_sub1.co [1]
                                                                                   u_Voice_change/N104_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.126 r       u_Voice_change/N104_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.126         u_Voice_change/N104_sub1.co [2]
                                                                                   u_Voice_change/N104_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.156 r       u_Voice_change/N104_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.156         u_Voice_change/N104_sub1.co [3]
                                                                                   u_Voice_change/N104_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.186 r       u_Voice_change/N104_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.186         u_Voice_change/N104_sub1.co [4]
                                                                                   u_Voice_change/N104_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.216 r       u_Voice_change/N104_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.216         u_Voice_change/N104_sub1.co [5]
                                                                                   u_Voice_change/N104_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.246 r       u_Voice_change/N104_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.246         u_Voice_change/N104_sub1.co [6]
                                                                                   u_Voice_change/N104_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.276 r       u_Voice_change/N104_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.276         u_Voice_change/N104_sub1.co [7]
                                                                                   u_Voice_change/N104_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.306 r       u_Voice_change/N104_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.306         u_Voice_change/N104_sub1.co [8]
                                                                                   u_Voice_change/N104_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.336 r       u_Voice_change/N104_sub1.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.336         u_Voice_change/N104_sub1.co [9]
                                                                                   u_Voice_change/N104_sub1.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.366 r       u_Voice_change/N104_sub1.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.366         u_Voice_change/N104_sub1.co [10]
                                                                                   u_Voice_change/N104_sub1.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      28.602 r       u_Voice_change/N104_sub1.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      29.373         u_Voice_change/_N207
                                                                                   u_Voice_change/N104_sub0.faddsub_3/I3 (GTP_LUT5CARRY)
                                   td                    0.233      29.606 f       u_Voice_change/N104_sub0.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.606         u_Voice_change/N104_sub0.co [3]
                                                                                   u_Voice_change/N104_sub0.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.636 r       u_Voice_change/N104_sub0.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.636         u_Voice_change/N104_sub0.co [4]
                                                                                   u_Voice_change/N104_sub0.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.666 r       u_Voice_change/N104_sub0.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.666         u_Voice_change/N104_sub0.co [5]
                                                                                   u_Voice_change/N104_sub0.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.696 r       u_Voice_change/N104_sub0.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.696         u_Voice_change/N104_sub0.co [6]
                                                                                   u_Voice_change/N104_sub0.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.726 r       u_Voice_change/N104_sub0.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.726         u_Voice_change/N104_sub0.co [7]
                                                                                   u_Voice_change/N104_sub0.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.756 r       u_Voice_change/N104_sub0.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.756         u_Voice_change/N104_sub0.co [8]
                                                                                   u_Voice_change/N104_sub0.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.786 r       u_Voice_change/N104_sub0.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.786         u_Voice_change/N104_sub0.co [9]
                                                                                   u_Voice_change/N104_sub0.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      29.816 r       u_Voice_change/N104_sub0.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      29.816         u_Voice_change/N104_sub0.co [10]
                                                                                   u_Voice_change/N104_sub0.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      30.052 r       u_Voice_change/N104_sub0.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      30.516         u_Voice_change/_N218
                                                                                   u_Voice_change/N104_sub0_inv/I0 (GTP_LUT1)
                                   td                    0.185      30.701 r       u_Voice_change/N104_sub0_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.978      31.679         u_Voice_change/N104 [0]
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/X[0] (GTP_APM_E1)

 Data arrival time                                                  31.679         Logic Levels: 52 
                                                                                   Logic: 12.445ns(45.646%), Route: 14.819ns(54.354%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.916      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                  31.679                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -8.230                          
====================================================================================================

====================================================================================================

Startpoint  : f_original[1]/CLK (GTP_DFF_RE)
Endpoint    : u_Voice_change/u_Linear_interpolation/N51/X[1] (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       f_original[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       f_original[1]/Q (GTP_DFF_RE)
                                   net (fanout=35)       0.953       5.697         f_original[1]    
                                                                                   u_Voice_change/N104_sub16.faddsub_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.898 f       u_Voice_change/N104_sub16.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.898         u_Voice_change/N104_sub16.co [3]
                                                                                   u_Voice_change/N104_sub16.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.928 r       u_Voice_change/N104_sub16.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.928         u_Voice_change/N104_sub16.co [4]
                                                                                   u_Voice_change/N104_sub16.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.958 r       u_Voice_change/N104_sub16.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.958         u_Voice_change/N104_sub16.co [5]
                                                                                   u_Voice_change/N104_sub16.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.988 r       u_Voice_change/N104_sub16.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.988         u_Voice_change/N104_sub16.co [6]
                                                                                   u_Voice_change/N104_sub16.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.018 r       u_Voice_change/N104_sub16.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.018         u_Voice_change/N104_sub16.co [7]
                                                                                   u_Voice_change/N104_sub16.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.048 r       u_Voice_change/N104_sub16.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.048         u_Voice_change/N104_sub16.co [8]
                                                                                   u_Voice_change/N104_sub16.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.078 r       u_Voice_change/N104_sub16.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.078         u_Voice_change/N104_sub16.co [9]
                                                                                   u_Voice_change/N104_sub16.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.108 r       u_Voice_change/N104_sub16.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.108         u_Voice_change/N104_sub16.co [10]
                                                                                   u_Voice_change/N104_sub16.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.344 r       u_Voice_change/N104_sub16.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.115         u_Voice_change/_N42
                                                                                   u_Voice_change/N104_sub15.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.316 f       u_Voice_change/N104_sub15.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.316         u_Voice_change/N104_sub15.co [1]
                                                                                   u_Voice_change/N104_sub15.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.346 r       u_Voice_change/N104_sub15.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.346         u_Voice_change/N104_sub15.co [2]
                                                                                   u_Voice_change/N104_sub15.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.376 r       u_Voice_change/N104_sub15.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.376         u_Voice_change/N104_sub15.co [3]
                                                                                   u_Voice_change/N104_sub15.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.406 r       u_Voice_change/N104_sub15.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.406         u_Voice_change/N104_sub15.co [4]
                                                                                   u_Voice_change/N104_sub15.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.436 r       u_Voice_change/N104_sub15.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.436         u_Voice_change/N104_sub15.co [5]
                                                                                   u_Voice_change/N104_sub15.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.466 r       u_Voice_change/N104_sub15.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.466         u_Voice_change/N104_sub15.co [6]
                                                                                   u_Voice_change/N104_sub15.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.496 r       u_Voice_change/N104_sub15.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.496         u_Voice_change/N104_sub15.co [7]
                                                                                   u_Voice_change/N104_sub15.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.526 r       u_Voice_change/N104_sub15.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.526         u_Voice_change/N104_sub15.co [8]
                                                                                   u_Voice_change/N104_sub15.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.556 r       u_Voice_change/N104_sub15.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.556         u_Voice_change/N104_sub15.co [9]
                                                                                   u_Voice_change/N104_sub15.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.586 r       u_Voice_change/N104_sub15.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.586         u_Voice_change/N104_sub15.co [10]
                                                                                   u_Voice_change/N104_sub15.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.822 r       u_Voice_change/N104_sub15.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       8.593         u_Voice_change/_N53
                                                                                   u_Voice_change/N104_sub14.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       u_Voice_change/N104_sub14.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         u_Voice_change/N104_sub14.co [1]
                                                                                   u_Voice_change/N104_sub14.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       u_Voice_change/N104_sub14.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         u_Voice_change/N104_sub14.co [2]
                                                                                   u_Voice_change/N104_sub14.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       u_Voice_change/N104_sub14.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         u_Voice_change/N104_sub14.co [3]
                                                                                   u_Voice_change/N104_sub14.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       u_Voice_change/N104_sub14.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         u_Voice_change/N104_sub14.co [4]
                                                                                   u_Voice_change/N104_sub14.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       u_Voice_change/N104_sub14.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         u_Voice_change/N104_sub14.co [5]
                                                                                   u_Voice_change/N104_sub14.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       u_Voice_change/N104_sub14.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         u_Voice_change/N104_sub14.co [6]
                                                                                   u_Voice_change/N104_sub14.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       u_Voice_change/N104_sub14.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         u_Voice_change/N104_sub14.co [7]
                                                                                   u_Voice_change/N104_sub14.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       u_Voice_change/N104_sub14.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         u_Voice_change/N104_sub14.co [8]
                                                                                   u_Voice_change/N104_sub14.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       u_Voice_change/N104_sub14.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         u_Voice_change/N104_sub14.co [9]
                                                                                   u_Voice_change/N104_sub14.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       u_Voice_change/N104_sub14.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         u_Voice_change/N104_sub14.co [10]
                                                                                   u_Voice_change/N104_sub14.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.300 r       u_Voice_change/N104_sub14.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      10.071         u_Voice_change/_N64
                                                                                   u_Voice_change/N104_sub13.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.272 f       u_Voice_change/N104_sub13.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.272         u_Voice_change/N104_sub13.co [1]
                                                                                   u_Voice_change/N104_sub13.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.302 r       u_Voice_change/N104_sub13.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.302         u_Voice_change/N104_sub13.co [2]
                                                                                   u_Voice_change/N104_sub13.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.332 r       u_Voice_change/N104_sub13.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.332         u_Voice_change/N104_sub13.co [3]
                                                                                   u_Voice_change/N104_sub13.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.362 r       u_Voice_change/N104_sub13.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.362         u_Voice_change/N104_sub13.co [4]
                                                                                   u_Voice_change/N104_sub13.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.392 r       u_Voice_change/N104_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.392         u_Voice_change/N104_sub13.co [5]
                                                                                   u_Voice_change/N104_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.422 r       u_Voice_change/N104_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.422         u_Voice_change/N104_sub13.co [6]
                                                                                   u_Voice_change/N104_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.452 r       u_Voice_change/N104_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.452         u_Voice_change/N104_sub13.co [7]
                                                                                   u_Voice_change/N104_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.482 r       u_Voice_change/N104_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.482         u_Voice_change/N104_sub13.co [8]
                                                                                   u_Voice_change/N104_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.512 r       u_Voice_change/N104_sub13.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.512         u_Voice_change/N104_sub13.co [9]
                                                                                   u_Voice_change/N104_sub13.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.542 r       u_Voice_change/N104_sub13.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.542         u_Voice_change/N104_sub13.co [10]
                                                                                   u_Voice_change/N104_sub13.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.778 r       u_Voice_change/N104_sub13.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      11.549         u_Voice_change/_N75
                                                                                   u_Voice_change/N104_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.750 f       u_Voice_change/N104_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.750         u_Voice_change/N104_sub12.co [1]
                                                                                   u_Voice_change/N104_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.780 r       u_Voice_change/N104_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.780         u_Voice_change/N104_sub12.co [2]
                                                                                   u_Voice_change/N104_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.810 r       u_Voice_change/N104_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.810         u_Voice_change/N104_sub12.co [3]
                                                                                   u_Voice_change/N104_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.840 r       u_Voice_change/N104_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.840         u_Voice_change/N104_sub12.co [4]
                                                                                   u_Voice_change/N104_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.870 r       u_Voice_change/N104_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.870         u_Voice_change/N104_sub12.co [5]
                                                                                   u_Voice_change/N104_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.900 r       u_Voice_change/N104_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.900         u_Voice_change/N104_sub12.co [6]
                                                                                   u_Voice_change/N104_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.930 r       u_Voice_change/N104_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.930         u_Voice_change/N104_sub12.co [7]
                                                                                   u_Voice_change/N104_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.960 r       u_Voice_change/N104_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.960         u_Voice_change/N104_sub12.co [8]
                                                                                   u_Voice_change/N104_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.990 r       u_Voice_change/N104_sub12.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.990         u_Voice_change/N104_sub12.co [9]
                                                                                   u_Voice_change/N104_sub12.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.020 r       u_Voice_change/N104_sub12.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.020         u_Voice_change/N104_sub12.co [10]
                                                                                   u_Voice_change/N104_sub12.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.256 r       u_Voice_change/N104_sub12.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      13.027         u_Voice_change/_N86
                                                                                   u_Voice_change/N104_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.228 f       u_Voice_change/N104_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.228         u_Voice_change/N104_sub11.co [1]
                                                                                   u_Voice_change/N104_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.258 r       u_Voice_change/N104_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.258         u_Voice_change/N104_sub11.co [2]
                                                                                   u_Voice_change/N104_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.288 r       u_Voice_change/N104_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.288         u_Voice_change/N104_sub11.co [3]
                                                                                   u_Voice_change/N104_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.318 r       u_Voice_change/N104_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.318         u_Voice_change/N104_sub11.co [4]
                                                                                   u_Voice_change/N104_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.348 r       u_Voice_change/N104_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.348         u_Voice_change/N104_sub11.co [5]
                                                                                   u_Voice_change/N104_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.378 r       u_Voice_change/N104_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.378         u_Voice_change/N104_sub11.co [6]
                                                                                   u_Voice_change/N104_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.408 r       u_Voice_change/N104_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.408         u_Voice_change/N104_sub11.co [7]
                                                                                   u_Voice_change/N104_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.438 r       u_Voice_change/N104_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.438         u_Voice_change/N104_sub11.co [8]
                                                                                   u_Voice_change/N104_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.468 r       u_Voice_change/N104_sub11.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.468         u_Voice_change/N104_sub11.co [9]
                                                                                   u_Voice_change/N104_sub11.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.498 r       u_Voice_change/N104_sub11.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.498         u_Voice_change/N104_sub11.co [10]
                                                                                   u_Voice_change/N104_sub11.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.734 r       u_Voice_change/N104_sub11.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      14.505         u_Voice_change/_N97
                                                                                   u_Voice_change/N104_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.706 f       u_Voice_change/N104_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.706         u_Voice_change/N104_sub10.co [1]
                                                                                   u_Voice_change/N104_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.736 r       u_Voice_change/N104_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.736         u_Voice_change/N104_sub10.co [2]
                                                                                   u_Voice_change/N104_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.766 r       u_Voice_change/N104_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.766         u_Voice_change/N104_sub10.co [3]
                                                                                   u_Voice_change/N104_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.796 r       u_Voice_change/N104_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.796         u_Voice_change/N104_sub10.co [4]
                                                                                   u_Voice_change/N104_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.826 r       u_Voice_change/N104_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.826         u_Voice_change/N104_sub10.co [5]
                                                                                   u_Voice_change/N104_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.856 r       u_Voice_change/N104_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.856         u_Voice_change/N104_sub10.co [6]
                                                                                   u_Voice_change/N104_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.886 r       u_Voice_change/N104_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.886         u_Voice_change/N104_sub10.co [7]
                                                                                   u_Voice_change/N104_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.916 r       u_Voice_change/N104_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.916         u_Voice_change/N104_sub10.co [8]
                                                                                   u_Voice_change/N104_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.946 r       u_Voice_change/N104_sub10.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.946         u_Voice_change/N104_sub10.co [9]
                                                                                   u_Voice_change/N104_sub10.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.976 r       u_Voice_change/N104_sub10.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.976         u_Voice_change/N104_sub10.co [10]
                                                                                   u_Voice_change/N104_sub10.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.212 r       u_Voice_change/N104_sub10.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      15.983         u_Voice_change/_N108
                                                                                   u_Voice_change/N104_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.184 f       u_Voice_change/N104_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.184         u_Voice_change/N104_sub9.co [1]
                                                                                   u_Voice_change/N104_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.214 r       u_Voice_change/N104_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.214         u_Voice_change/N104_sub9.co [2]
                                                                                   u_Voice_change/N104_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.244 r       u_Voice_change/N104_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.244         u_Voice_change/N104_sub9.co [3]
                                                                                   u_Voice_change/N104_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.274 r       u_Voice_change/N104_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.274         u_Voice_change/N104_sub9.co [4]
                                                                                   u_Voice_change/N104_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.304 r       u_Voice_change/N104_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.304         u_Voice_change/N104_sub9.co [5]
                                                                                   u_Voice_change/N104_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.334 r       u_Voice_change/N104_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.334         u_Voice_change/N104_sub9.co [6]
                                                                                   u_Voice_change/N104_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.364 r       u_Voice_change/N104_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.364         u_Voice_change/N104_sub9.co [7]
                                                                                   u_Voice_change/N104_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.394 r       u_Voice_change/N104_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.394         u_Voice_change/N104_sub9.co [8]
                                                                                   u_Voice_change/N104_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.424 r       u_Voice_change/N104_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.424         u_Voice_change/N104_sub9.co [9]
                                                                                   u_Voice_change/N104_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.454 r       u_Voice_change/N104_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.454         u_Voice_change/N104_sub9.co [10]
                                                                                   u_Voice_change/N104_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.690 r       u_Voice_change/N104_sub9.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      17.472         u_Voice_change/_N119
                                                                                   u_Voice_change/N104_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      17.673 f       u_Voice_change/N104_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.673         u_Voice_change/N104_sub8.co [1]
                                                                                   u_Voice_change/N104_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.703 r       u_Voice_change/N104_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.703         u_Voice_change/N104_sub8.co [2]
                                                                                   u_Voice_change/N104_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.733 r       u_Voice_change/N104_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.733         u_Voice_change/N104_sub8.co [3]
                                                                                   u_Voice_change/N104_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.763 r       u_Voice_change/N104_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.763         u_Voice_change/N104_sub8.co [4]
                                                                                   u_Voice_change/N104_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.793 r       u_Voice_change/N104_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.793         u_Voice_change/N104_sub8.co [5]
                                                                                   u_Voice_change/N104_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.823 r       u_Voice_change/N104_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.823         u_Voice_change/N104_sub8.co [6]
                                                                                   u_Voice_change/N104_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.853 r       u_Voice_change/N104_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.853         u_Voice_change/N104_sub8.co [7]
                                                                                   u_Voice_change/N104_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.883 r       u_Voice_change/N104_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.883         u_Voice_change/N104_sub8.co [8]
                                                                                   u_Voice_change/N104_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.913 r       u_Voice_change/N104_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.913         u_Voice_change/N104_sub8.co [9]
                                                                                   u_Voice_change/N104_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.943 r       u_Voice_change/N104_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.943         u_Voice_change/N104_sub8.co [10]
                                                                                   u_Voice_change/N104_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.179 r       u_Voice_change/N104_sub8.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      18.961         u_Voice_change/_N130
                                                                                   u_Voice_change/N104_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.162 f       u_Voice_change/N104_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.162         u_Voice_change/N104_sub7.co [1]
                                                                                   u_Voice_change/N104_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.192 r       u_Voice_change/N104_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.192         u_Voice_change/N104_sub7.co [2]
                                                                                   u_Voice_change/N104_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.222 r       u_Voice_change/N104_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.222         u_Voice_change/N104_sub7.co [3]
                                                                                   u_Voice_change/N104_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.252 r       u_Voice_change/N104_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.252         u_Voice_change/N104_sub7.co [4]
                                                                                   u_Voice_change/N104_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.282 r       u_Voice_change/N104_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.282         u_Voice_change/N104_sub7.co [5]
                                                                                   u_Voice_change/N104_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.312 r       u_Voice_change/N104_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.312         u_Voice_change/N104_sub7.co [6]
                                                                                   u_Voice_change/N104_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.342 r       u_Voice_change/N104_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.342         u_Voice_change/N104_sub7.co [7]
                                                                                   u_Voice_change/N104_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.372 r       u_Voice_change/N104_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.372         u_Voice_change/N104_sub7.co [8]
                                                                                   u_Voice_change/N104_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.402 r       u_Voice_change/N104_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.402         u_Voice_change/N104_sub7.co [9]
                                                                                   u_Voice_change/N104_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.432 r       u_Voice_change/N104_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.432         u_Voice_change/N104_sub7.co [10]
                                                                                   u_Voice_change/N104_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.668 r       u_Voice_change/N104_sub7.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      20.450         u_Voice_change/_N141
                                                                                   u_Voice_change/N104_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      20.651 f       u_Voice_change/N104_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.651         u_Voice_change/N104_sub6.co [1]
                                                                                   u_Voice_change/N104_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.681 r       u_Voice_change/N104_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.681         u_Voice_change/N104_sub6.co [2]
                                                                                   u_Voice_change/N104_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.711 r       u_Voice_change/N104_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.711         u_Voice_change/N104_sub6.co [3]
                                                                                   u_Voice_change/N104_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.741 r       u_Voice_change/N104_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.741         u_Voice_change/N104_sub6.co [4]
                                                                                   u_Voice_change/N104_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.771 r       u_Voice_change/N104_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.771         u_Voice_change/N104_sub6.co [5]
                                                                                   u_Voice_change/N104_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.801 r       u_Voice_change/N104_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.801         u_Voice_change/N104_sub6.co [6]
                                                                                   u_Voice_change/N104_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.831 r       u_Voice_change/N104_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.831         u_Voice_change/N104_sub6.co [7]
                                                                                   u_Voice_change/N104_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.861 r       u_Voice_change/N104_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.861         u_Voice_change/N104_sub6.co [8]
                                                                                   u_Voice_change/N104_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.891 r       u_Voice_change/N104_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.891         u_Voice_change/N104_sub6.co [9]
                                                                                   u_Voice_change/N104_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.921 r       u_Voice_change/N104_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.921         u_Voice_change/N104_sub6.co [10]
                                                                                   u_Voice_change/N104_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.157 r       u_Voice_change/N104_sub6.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      21.939         u_Voice_change/_N152
                                                                                   u_Voice_change/N104_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.140 f       u_Voice_change/N104_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.140         u_Voice_change/N104_sub5.co [1]
                                                                                   u_Voice_change/N104_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.170 r       u_Voice_change/N104_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.170         u_Voice_change/N104_sub5.co [2]
                                                                                   u_Voice_change/N104_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.200 r       u_Voice_change/N104_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.200         u_Voice_change/N104_sub5.co [3]
                                                                                   u_Voice_change/N104_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.230 r       u_Voice_change/N104_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.230         u_Voice_change/N104_sub5.co [4]
                                                                                   u_Voice_change/N104_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.260 r       u_Voice_change/N104_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.260         u_Voice_change/N104_sub5.co [5]
                                                                                   u_Voice_change/N104_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.290 r       u_Voice_change/N104_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.290         u_Voice_change/N104_sub5.co [6]
                                                                                   u_Voice_change/N104_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.320 r       u_Voice_change/N104_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.320         u_Voice_change/N104_sub5.co [7]
                                                                                   u_Voice_change/N104_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.350 r       u_Voice_change/N104_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.350         u_Voice_change/N104_sub5.co [8]
                                                                                   u_Voice_change/N104_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.380 r       u_Voice_change/N104_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.380         u_Voice_change/N104_sub5.co [9]
                                                                                   u_Voice_change/N104_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.410 r       u_Voice_change/N104_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.410         u_Voice_change/N104_sub5.co [10]
                                                                                   u_Voice_change/N104_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      22.646 r       u_Voice_change/N104_sub5.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      23.428         u_Voice_change/_N163
                                                                                   u_Voice_change/N104_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      23.629 f       u_Voice_change/N104_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.629         u_Voice_change/N104_sub4.co [1]
                                                                                   u_Voice_change/N104_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.659 r       u_Voice_change/N104_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.659         u_Voice_change/N104_sub4.co [2]
                                                                                   u_Voice_change/N104_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.689 r       u_Voice_change/N104_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.689         u_Voice_change/N104_sub4.co [3]
                                                                                   u_Voice_change/N104_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.719 r       u_Voice_change/N104_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.719         u_Voice_change/N104_sub4.co [4]
                                                                                   u_Voice_change/N104_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.749 r       u_Voice_change/N104_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.749         u_Voice_change/N104_sub4.co [5]
                                                                                   u_Voice_change/N104_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.779 r       u_Voice_change/N104_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.779         u_Voice_change/N104_sub4.co [6]
                                                                                   u_Voice_change/N104_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.809 r       u_Voice_change/N104_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.809         u_Voice_change/N104_sub4.co [7]
                                                                                   u_Voice_change/N104_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.839 r       u_Voice_change/N104_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.839         u_Voice_change/N104_sub4.co [8]
                                                                                   u_Voice_change/N104_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.869 r       u_Voice_change/N104_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.869         u_Voice_change/N104_sub4.co [9]
                                                                                   u_Voice_change/N104_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.899 r       u_Voice_change/N104_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.899         u_Voice_change/N104_sub4.co [10]
                                                                                   u_Voice_change/N104_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.135 r       u_Voice_change/N104_sub4.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      24.917         u_Voice_change/_N174
                                                                                   u_Voice_change/N104_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      25.118 f       u_Voice_change/N104_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.118         u_Voice_change/N104_sub3.co [1]
                                                                                   u_Voice_change/N104_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.148 r       u_Voice_change/N104_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.148         u_Voice_change/N104_sub3.co [2]
                                                                                   u_Voice_change/N104_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.178 r       u_Voice_change/N104_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.178         u_Voice_change/N104_sub3.co [3]
                                                                                   u_Voice_change/N104_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.208 r       u_Voice_change/N104_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.208         u_Voice_change/N104_sub3.co [4]
                                                                                   u_Voice_change/N104_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.238 r       u_Voice_change/N104_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.238         u_Voice_change/N104_sub3.co [5]
                                                                                   u_Voice_change/N104_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.268 r       u_Voice_change/N104_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.268         u_Voice_change/N104_sub3.co [6]
                                                                                   u_Voice_change/N104_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.298 r       u_Voice_change/N104_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.298         u_Voice_change/N104_sub3.co [7]
                                                                                   u_Voice_change/N104_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.328 r       u_Voice_change/N104_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.328         u_Voice_change/N104_sub3.co [8]
                                                                                   u_Voice_change/N104_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.358 r       u_Voice_change/N104_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.358         u_Voice_change/N104_sub3.co [9]
                                                                                   u_Voice_change/N104_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.388 r       u_Voice_change/N104_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.388         u_Voice_change/N104_sub3.co [10]
                                                                                   u_Voice_change/N104_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.624 r       u_Voice_change/N104_sub3.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      26.406         u_Voice_change/_N185
                                                                                   u_Voice_change/N104_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      26.607 f       u_Voice_change/N104_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.607         u_Voice_change/N104_sub2.co [1]
                                                                                   u_Voice_change/N104_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.637 r       u_Voice_change/N104_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.637         u_Voice_change/N104_sub2.co [2]
                                                                                   u_Voice_change/N104_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.667 r       u_Voice_change/N104_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.667         u_Voice_change/N104_sub2.co [3]
                                                                                   u_Voice_change/N104_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.697 r       u_Voice_change/N104_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.697         u_Voice_change/N104_sub2.co [4]
                                                                                   u_Voice_change/N104_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.727 r       u_Voice_change/N104_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.727         u_Voice_change/N104_sub2.co [5]
                                                                                   u_Voice_change/N104_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.757 r       u_Voice_change/N104_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.757         u_Voice_change/N104_sub2.co [6]
                                                                                   u_Voice_change/N104_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.787 r       u_Voice_change/N104_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.787         u_Voice_change/N104_sub2.co [7]
                                                                                   u_Voice_change/N104_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.817 r       u_Voice_change/N104_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.817         u_Voice_change/N104_sub2.co [8]
                                                                                   u_Voice_change/N104_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.847 r       u_Voice_change/N104_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.847         u_Voice_change/N104_sub2.co [9]
                                                                                   u_Voice_change/N104_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.877 r       u_Voice_change/N104_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.877         u_Voice_change/N104_sub2.co [10]
                                                                                   u_Voice_change/N104_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      27.113 r       u_Voice_change/N104_sub2.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      27.895         u_Voice_change/_N196
                                                                                   u_Voice_change/N104_sub1.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      28.096 f       u_Voice_change/N104_sub1.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.096         u_Voice_change/N104_sub1.co [1]
                                                                                   u_Voice_change/N104_sub1.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.126 r       u_Voice_change/N104_sub1.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.126         u_Voice_change/N104_sub1.co [2]
                                                                                   u_Voice_change/N104_sub1.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.156 r       u_Voice_change/N104_sub1.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.156         u_Voice_change/N104_sub1.co [3]
                                                                                   u_Voice_change/N104_sub1.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.186 r       u_Voice_change/N104_sub1.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.186         u_Voice_change/N104_sub1.co [4]
                                                                                   u_Voice_change/N104_sub1.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.216 r       u_Voice_change/N104_sub1.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.216         u_Voice_change/N104_sub1.co [5]
                                                                                   u_Voice_change/N104_sub1.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.246 r       u_Voice_change/N104_sub1.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.246         u_Voice_change/N104_sub1.co [6]
                                                                                   u_Voice_change/N104_sub1.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.276 r       u_Voice_change/N104_sub1.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.276         u_Voice_change/N104_sub1.co [7]
                                                                                   u_Voice_change/N104_sub1.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.306 r       u_Voice_change/N104_sub1.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.306         u_Voice_change/N104_sub1.co [8]
                                                                                   u_Voice_change/N104_sub1.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.336 r       u_Voice_change/N104_sub1.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.336         u_Voice_change/N104_sub1.co [9]
                                                                                   u_Voice_change/N104_sub1.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      28.366 r       u_Voice_change/N104_sub1.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      28.366         u_Voice_change/N104_sub1.co [10]
                                                                                   u_Voice_change/N104_sub1.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      28.602 r       u_Voice_change/N104_sub1.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      29.373         u_Voice_change/_N207
                                                                                   u_Voice_change/N104_sub1_inv/I0 (GTP_LUT1)
                                   td                    0.185      29.558 r       u_Voice_change/N104_sub1_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.978      30.536         u_Voice_change/N104 [1]
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/X[1] (GTP_APM_E1)

 Data arrival time                                                  30.536         Logic Levels: 49 
                                                                                   Logic: 11.766ns(45.044%), Route: 14.355ns(54.956%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.916      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                  30.536                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -7.087                          
====================================================================================================

====================================================================================================

Startpoint  : f_original[1]/CLK (GTP_DFF_RE)
Endpoint    : u_Voice_change/u_Linear_interpolation/N51/X[2] (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       f_original[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       f_original[1]/Q (GTP_DFF_RE)
                                   net (fanout=35)       0.953       5.697         f_original[1]    
                                                                                   u_Voice_change/N104_sub16.faddsub_3/I0 (GTP_LUT5CARRY)
                                   td                    0.201       5.898 f       u_Voice_change/N104_sub16.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.898         u_Voice_change/N104_sub16.co [3]
                                                                                   u_Voice_change/N104_sub16.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.928 r       u_Voice_change/N104_sub16.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.928         u_Voice_change/N104_sub16.co [4]
                                                                                   u_Voice_change/N104_sub16.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.958 r       u_Voice_change/N104_sub16.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.958         u_Voice_change/N104_sub16.co [5]
                                                                                   u_Voice_change/N104_sub16.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.988 r       u_Voice_change/N104_sub16.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.988         u_Voice_change/N104_sub16.co [6]
                                                                                   u_Voice_change/N104_sub16.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.018 r       u_Voice_change/N104_sub16.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.018         u_Voice_change/N104_sub16.co [7]
                                                                                   u_Voice_change/N104_sub16.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.048 r       u_Voice_change/N104_sub16.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.048         u_Voice_change/N104_sub16.co [8]
                                                                                   u_Voice_change/N104_sub16.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.078 r       u_Voice_change/N104_sub16.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.078         u_Voice_change/N104_sub16.co [9]
                                                                                   u_Voice_change/N104_sub16.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.108 r       u_Voice_change/N104_sub16.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.108         u_Voice_change/N104_sub16.co [10]
                                                                                   u_Voice_change/N104_sub16.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.344 r       u_Voice_change/N104_sub16.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       7.115         u_Voice_change/_N42
                                                                                   u_Voice_change/N104_sub15.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       7.316 f       u_Voice_change/N104_sub15.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.316         u_Voice_change/N104_sub15.co [1]
                                                                                   u_Voice_change/N104_sub15.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.346 r       u_Voice_change/N104_sub15.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.346         u_Voice_change/N104_sub15.co [2]
                                                                                   u_Voice_change/N104_sub15.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.376 r       u_Voice_change/N104_sub15.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.376         u_Voice_change/N104_sub15.co [3]
                                                                                   u_Voice_change/N104_sub15.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.406 r       u_Voice_change/N104_sub15.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.406         u_Voice_change/N104_sub15.co [4]
                                                                                   u_Voice_change/N104_sub15.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.436 r       u_Voice_change/N104_sub15.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.436         u_Voice_change/N104_sub15.co [5]
                                                                                   u_Voice_change/N104_sub15.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.466 r       u_Voice_change/N104_sub15.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.466         u_Voice_change/N104_sub15.co [6]
                                                                                   u_Voice_change/N104_sub15.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.496 r       u_Voice_change/N104_sub15.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.496         u_Voice_change/N104_sub15.co [7]
                                                                                   u_Voice_change/N104_sub15.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.526 r       u_Voice_change/N104_sub15.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.526         u_Voice_change/N104_sub15.co [8]
                                                                                   u_Voice_change/N104_sub15.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.556 r       u_Voice_change/N104_sub15.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.556         u_Voice_change/N104_sub15.co [9]
                                                                                   u_Voice_change/N104_sub15.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.586 r       u_Voice_change/N104_sub15.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.586         u_Voice_change/N104_sub15.co [10]
                                                                                   u_Voice_change/N104_sub15.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.822 r       u_Voice_change/N104_sub15.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771       8.593         u_Voice_change/_N53
                                                                                   u_Voice_change/N104_sub14.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.794 f       u_Voice_change/N104_sub14.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.794         u_Voice_change/N104_sub14.co [1]
                                                                                   u_Voice_change/N104_sub14.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.824 r       u_Voice_change/N104_sub14.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.824         u_Voice_change/N104_sub14.co [2]
                                                                                   u_Voice_change/N104_sub14.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.854 r       u_Voice_change/N104_sub14.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.854         u_Voice_change/N104_sub14.co [3]
                                                                                   u_Voice_change/N104_sub14.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.884 r       u_Voice_change/N104_sub14.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.884         u_Voice_change/N104_sub14.co [4]
                                                                                   u_Voice_change/N104_sub14.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.914 r       u_Voice_change/N104_sub14.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.914         u_Voice_change/N104_sub14.co [5]
                                                                                   u_Voice_change/N104_sub14.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.944 r       u_Voice_change/N104_sub14.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.944         u_Voice_change/N104_sub14.co [6]
                                                                                   u_Voice_change/N104_sub14.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.974 r       u_Voice_change/N104_sub14.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.974         u_Voice_change/N104_sub14.co [7]
                                                                                   u_Voice_change/N104_sub14.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.004 r       u_Voice_change/N104_sub14.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.004         u_Voice_change/N104_sub14.co [8]
                                                                                   u_Voice_change/N104_sub14.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.034 r       u_Voice_change/N104_sub14.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.034         u_Voice_change/N104_sub14.co [9]
                                                                                   u_Voice_change/N104_sub14.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       9.064 r       u_Voice_change/N104_sub14.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.064         u_Voice_change/N104_sub14.co [10]
                                                                                   u_Voice_change/N104_sub14.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.300 r       u_Voice_change/N104_sub14.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      10.071         u_Voice_change/_N64
                                                                                   u_Voice_change/N104_sub13.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      10.272 f       u_Voice_change/N104_sub13.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.272         u_Voice_change/N104_sub13.co [1]
                                                                                   u_Voice_change/N104_sub13.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.302 r       u_Voice_change/N104_sub13.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.302         u_Voice_change/N104_sub13.co [2]
                                                                                   u_Voice_change/N104_sub13.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.332 r       u_Voice_change/N104_sub13.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.332         u_Voice_change/N104_sub13.co [3]
                                                                                   u_Voice_change/N104_sub13.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.362 r       u_Voice_change/N104_sub13.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.362         u_Voice_change/N104_sub13.co [4]
                                                                                   u_Voice_change/N104_sub13.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.392 r       u_Voice_change/N104_sub13.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.392         u_Voice_change/N104_sub13.co [5]
                                                                                   u_Voice_change/N104_sub13.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.422 r       u_Voice_change/N104_sub13.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.422         u_Voice_change/N104_sub13.co [6]
                                                                                   u_Voice_change/N104_sub13.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.452 r       u_Voice_change/N104_sub13.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.452         u_Voice_change/N104_sub13.co [7]
                                                                                   u_Voice_change/N104_sub13.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.482 r       u_Voice_change/N104_sub13.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.482         u_Voice_change/N104_sub13.co [8]
                                                                                   u_Voice_change/N104_sub13.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.512 r       u_Voice_change/N104_sub13.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.512         u_Voice_change/N104_sub13.co [9]
                                                                                   u_Voice_change/N104_sub13.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.542 r       u_Voice_change/N104_sub13.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.542         u_Voice_change/N104_sub13.co [10]
                                                                                   u_Voice_change/N104_sub13.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.778 r       u_Voice_change/N104_sub13.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      11.549         u_Voice_change/_N75
                                                                                   u_Voice_change/N104_sub12.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.750 f       u_Voice_change/N104_sub12.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.750         u_Voice_change/N104_sub12.co [1]
                                                                                   u_Voice_change/N104_sub12.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.780 r       u_Voice_change/N104_sub12.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.780         u_Voice_change/N104_sub12.co [2]
                                                                                   u_Voice_change/N104_sub12.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.810 r       u_Voice_change/N104_sub12.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.810         u_Voice_change/N104_sub12.co [3]
                                                                                   u_Voice_change/N104_sub12.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.840 r       u_Voice_change/N104_sub12.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.840         u_Voice_change/N104_sub12.co [4]
                                                                                   u_Voice_change/N104_sub12.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.870 r       u_Voice_change/N104_sub12.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.870         u_Voice_change/N104_sub12.co [5]
                                                                                   u_Voice_change/N104_sub12.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.900 r       u_Voice_change/N104_sub12.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.900         u_Voice_change/N104_sub12.co [6]
                                                                                   u_Voice_change/N104_sub12.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.930 r       u_Voice_change/N104_sub12.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.930         u_Voice_change/N104_sub12.co [7]
                                                                                   u_Voice_change/N104_sub12.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.960 r       u_Voice_change/N104_sub12.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.960         u_Voice_change/N104_sub12.co [8]
                                                                                   u_Voice_change/N104_sub12.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.990 r       u_Voice_change/N104_sub12.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.990         u_Voice_change/N104_sub12.co [9]
                                                                                   u_Voice_change/N104_sub12.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.020 r       u_Voice_change/N104_sub12.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.020         u_Voice_change/N104_sub12.co [10]
                                                                                   u_Voice_change/N104_sub12.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.256 r       u_Voice_change/N104_sub12.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      13.027         u_Voice_change/_N86
                                                                                   u_Voice_change/N104_sub11.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      13.228 f       u_Voice_change/N104_sub11.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.228         u_Voice_change/N104_sub11.co [1]
                                                                                   u_Voice_change/N104_sub11.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.258 r       u_Voice_change/N104_sub11.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.258         u_Voice_change/N104_sub11.co [2]
                                                                                   u_Voice_change/N104_sub11.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.288 r       u_Voice_change/N104_sub11.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.288         u_Voice_change/N104_sub11.co [3]
                                                                                   u_Voice_change/N104_sub11.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.318 r       u_Voice_change/N104_sub11.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.318         u_Voice_change/N104_sub11.co [4]
                                                                                   u_Voice_change/N104_sub11.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.348 r       u_Voice_change/N104_sub11.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.348         u_Voice_change/N104_sub11.co [5]
                                                                                   u_Voice_change/N104_sub11.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.378 r       u_Voice_change/N104_sub11.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.378         u_Voice_change/N104_sub11.co [6]
                                                                                   u_Voice_change/N104_sub11.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.408 r       u_Voice_change/N104_sub11.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.408         u_Voice_change/N104_sub11.co [7]
                                                                                   u_Voice_change/N104_sub11.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.438 r       u_Voice_change/N104_sub11.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.438         u_Voice_change/N104_sub11.co [8]
                                                                                   u_Voice_change/N104_sub11.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.468 r       u_Voice_change/N104_sub11.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.468         u_Voice_change/N104_sub11.co [9]
                                                                                   u_Voice_change/N104_sub11.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.498 r       u_Voice_change/N104_sub11.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.498         u_Voice_change/N104_sub11.co [10]
                                                                                   u_Voice_change/N104_sub11.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.734 r       u_Voice_change/N104_sub11.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      14.505         u_Voice_change/_N97
                                                                                   u_Voice_change/N104_sub10.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      14.706 f       u_Voice_change/N104_sub10.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.706         u_Voice_change/N104_sub10.co [1]
                                                                                   u_Voice_change/N104_sub10.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.736 r       u_Voice_change/N104_sub10.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.736         u_Voice_change/N104_sub10.co [2]
                                                                                   u_Voice_change/N104_sub10.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.766 r       u_Voice_change/N104_sub10.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.766         u_Voice_change/N104_sub10.co [3]
                                                                                   u_Voice_change/N104_sub10.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.796 r       u_Voice_change/N104_sub10.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.796         u_Voice_change/N104_sub10.co [4]
                                                                                   u_Voice_change/N104_sub10.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.826 r       u_Voice_change/N104_sub10.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.826         u_Voice_change/N104_sub10.co [5]
                                                                                   u_Voice_change/N104_sub10.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.856 r       u_Voice_change/N104_sub10.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.856         u_Voice_change/N104_sub10.co [6]
                                                                                   u_Voice_change/N104_sub10.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.886 r       u_Voice_change/N104_sub10.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.886         u_Voice_change/N104_sub10.co [7]
                                                                                   u_Voice_change/N104_sub10.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.916 r       u_Voice_change/N104_sub10.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.916         u_Voice_change/N104_sub10.co [8]
                                                                                   u_Voice_change/N104_sub10.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.946 r       u_Voice_change/N104_sub10.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.946         u_Voice_change/N104_sub10.co [9]
                                                                                   u_Voice_change/N104_sub10.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      14.976 r       u_Voice_change/N104_sub10.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      14.976         u_Voice_change/N104_sub10.co [10]
                                                                                   u_Voice_change/N104_sub10.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      15.212 r       u_Voice_change/N104_sub10.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=11)       0.771      15.983         u_Voice_change/_N108
                                                                                   u_Voice_change/N104_sub9.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      16.184 f       u_Voice_change/N104_sub9.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.184         u_Voice_change/N104_sub9.co [1]
                                                                                   u_Voice_change/N104_sub9.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.214 r       u_Voice_change/N104_sub9.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.214         u_Voice_change/N104_sub9.co [2]
                                                                                   u_Voice_change/N104_sub9.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.244 r       u_Voice_change/N104_sub9.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.244         u_Voice_change/N104_sub9.co [3]
                                                                                   u_Voice_change/N104_sub9.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.274 r       u_Voice_change/N104_sub9.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.274         u_Voice_change/N104_sub9.co [4]
                                                                                   u_Voice_change/N104_sub9.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.304 r       u_Voice_change/N104_sub9.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.304         u_Voice_change/N104_sub9.co [5]
                                                                                   u_Voice_change/N104_sub9.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.334 r       u_Voice_change/N104_sub9.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.334         u_Voice_change/N104_sub9.co [6]
                                                                                   u_Voice_change/N104_sub9.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.364 r       u_Voice_change/N104_sub9.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.364         u_Voice_change/N104_sub9.co [7]
                                                                                   u_Voice_change/N104_sub9.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.394 r       u_Voice_change/N104_sub9.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.394         u_Voice_change/N104_sub9.co [8]
                                                                                   u_Voice_change/N104_sub9.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.424 r       u_Voice_change/N104_sub9.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.424         u_Voice_change/N104_sub9.co [9]
                                                                                   u_Voice_change/N104_sub9.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      16.454 r       u_Voice_change/N104_sub9.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.454         u_Voice_change/N104_sub9.co [10]
                                                                                   u_Voice_change/N104_sub9.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      16.690 r       u_Voice_change/N104_sub9.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      17.472         u_Voice_change/_N119
                                                                                   u_Voice_change/N104_sub8.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      17.673 f       u_Voice_change/N104_sub8.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.673         u_Voice_change/N104_sub8.co [1]
                                                                                   u_Voice_change/N104_sub8.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.703 r       u_Voice_change/N104_sub8.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.703         u_Voice_change/N104_sub8.co [2]
                                                                                   u_Voice_change/N104_sub8.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.733 r       u_Voice_change/N104_sub8.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.733         u_Voice_change/N104_sub8.co [3]
                                                                                   u_Voice_change/N104_sub8.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.763 r       u_Voice_change/N104_sub8.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.763         u_Voice_change/N104_sub8.co [4]
                                                                                   u_Voice_change/N104_sub8.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.793 r       u_Voice_change/N104_sub8.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.793         u_Voice_change/N104_sub8.co [5]
                                                                                   u_Voice_change/N104_sub8.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.823 r       u_Voice_change/N104_sub8.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.823         u_Voice_change/N104_sub8.co [6]
                                                                                   u_Voice_change/N104_sub8.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.853 r       u_Voice_change/N104_sub8.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.853         u_Voice_change/N104_sub8.co [7]
                                                                                   u_Voice_change/N104_sub8.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.883 r       u_Voice_change/N104_sub8.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.883         u_Voice_change/N104_sub8.co [8]
                                                                                   u_Voice_change/N104_sub8.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.913 r       u_Voice_change/N104_sub8.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.913         u_Voice_change/N104_sub8.co [9]
                                                                                   u_Voice_change/N104_sub8.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      17.943 r       u_Voice_change/N104_sub8.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      17.943         u_Voice_change/N104_sub8.co [10]
                                                                                   u_Voice_change/N104_sub8.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      18.179 r       u_Voice_change/N104_sub8.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      18.961         u_Voice_change/_N130
                                                                                   u_Voice_change/N104_sub7.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      19.162 f       u_Voice_change/N104_sub7.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.162         u_Voice_change/N104_sub7.co [1]
                                                                                   u_Voice_change/N104_sub7.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.192 r       u_Voice_change/N104_sub7.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.192         u_Voice_change/N104_sub7.co [2]
                                                                                   u_Voice_change/N104_sub7.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.222 r       u_Voice_change/N104_sub7.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.222         u_Voice_change/N104_sub7.co [3]
                                                                                   u_Voice_change/N104_sub7.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.252 r       u_Voice_change/N104_sub7.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.252         u_Voice_change/N104_sub7.co [4]
                                                                                   u_Voice_change/N104_sub7.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.282 r       u_Voice_change/N104_sub7.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.282         u_Voice_change/N104_sub7.co [5]
                                                                                   u_Voice_change/N104_sub7.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.312 r       u_Voice_change/N104_sub7.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.312         u_Voice_change/N104_sub7.co [6]
                                                                                   u_Voice_change/N104_sub7.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.342 r       u_Voice_change/N104_sub7.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.342         u_Voice_change/N104_sub7.co [7]
                                                                                   u_Voice_change/N104_sub7.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.372 r       u_Voice_change/N104_sub7.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.372         u_Voice_change/N104_sub7.co [8]
                                                                                   u_Voice_change/N104_sub7.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.402 r       u_Voice_change/N104_sub7.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.402         u_Voice_change/N104_sub7.co [9]
                                                                                   u_Voice_change/N104_sub7.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      19.432 r       u_Voice_change/N104_sub7.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      19.432         u_Voice_change/N104_sub7.co [10]
                                                                                   u_Voice_change/N104_sub7.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      19.668 r       u_Voice_change/N104_sub7.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      20.450         u_Voice_change/_N141
                                                                                   u_Voice_change/N104_sub6.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      20.651 f       u_Voice_change/N104_sub6.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.651         u_Voice_change/N104_sub6.co [1]
                                                                                   u_Voice_change/N104_sub6.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.681 r       u_Voice_change/N104_sub6.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.681         u_Voice_change/N104_sub6.co [2]
                                                                                   u_Voice_change/N104_sub6.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.711 r       u_Voice_change/N104_sub6.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.711         u_Voice_change/N104_sub6.co [3]
                                                                                   u_Voice_change/N104_sub6.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.741 r       u_Voice_change/N104_sub6.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.741         u_Voice_change/N104_sub6.co [4]
                                                                                   u_Voice_change/N104_sub6.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.771 r       u_Voice_change/N104_sub6.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.771         u_Voice_change/N104_sub6.co [5]
                                                                                   u_Voice_change/N104_sub6.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.801 r       u_Voice_change/N104_sub6.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.801         u_Voice_change/N104_sub6.co [6]
                                                                                   u_Voice_change/N104_sub6.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.831 r       u_Voice_change/N104_sub6.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.831         u_Voice_change/N104_sub6.co [7]
                                                                                   u_Voice_change/N104_sub6.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.861 r       u_Voice_change/N104_sub6.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.861         u_Voice_change/N104_sub6.co [8]
                                                                                   u_Voice_change/N104_sub6.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.891 r       u_Voice_change/N104_sub6.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.891         u_Voice_change/N104_sub6.co [9]
                                                                                   u_Voice_change/N104_sub6.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      20.921 r       u_Voice_change/N104_sub6.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      20.921         u_Voice_change/N104_sub6.co [10]
                                                                                   u_Voice_change/N104_sub6.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      21.157 r       u_Voice_change/N104_sub6.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      21.939         u_Voice_change/_N152
                                                                                   u_Voice_change/N104_sub5.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      22.140 f       u_Voice_change/N104_sub5.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.140         u_Voice_change/N104_sub5.co [1]
                                                                                   u_Voice_change/N104_sub5.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.170 r       u_Voice_change/N104_sub5.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.170         u_Voice_change/N104_sub5.co [2]
                                                                                   u_Voice_change/N104_sub5.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.200 r       u_Voice_change/N104_sub5.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.200         u_Voice_change/N104_sub5.co [3]
                                                                                   u_Voice_change/N104_sub5.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.230 r       u_Voice_change/N104_sub5.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.230         u_Voice_change/N104_sub5.co [4]
                                                                                   u_Voice_change/N104_sub5.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.260 r       u_Voice_change/N104_sub5.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.260         u_Voice_change/N104_sub5.co [5]
                                                                                   u_Voice_change/N104_sub5.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.290 r       u_Voice_change/N104_sub5.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.290         u_Voice_change/N104_sub5.co [6]
                                                                                   u_Voice_change/N104_sub5.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.320 r       u_Voice_change/N104_sub5.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.320         u_Voice_change/N104_sub5.co [7]
                                                                                   u_Voice_change/N104_sub5.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.350 r       u_Voice_change/N104_sub5.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.350         u_Voice_change/N104_sub5.co [8]
                                                                                   u_Voice_change/N104_sub5.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.380 r       u_Voice_change/N104_sub5.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.380         u_Voice_change/N104_sub5.co [9]
                                                                                   u_Voice_change/N104_sub5.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      22.410 r       u_Voice_change/N104_sub5.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      22.410         u_Voice_change/N104_sub5.co [10]
                                                                                   u_Voice_change/N104_sub5.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      22.646 r       u_Voice_change/N104_sub5.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      23.428         u_Voice_change/_N163
                                                                                   u_Voice_change/N104_sub4.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      23.629 f       u_Voice_change/N104_sub4.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.629         u_Voice_change/N104_sub4.co [1]
                                                                                   u_Voice_change/N104_sub4.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.659 r       u_Voice_change/N104_sub4.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.659         u_Voice_change/N104_sub4.co [2]
                                                                                   u_Voice_change/N104_sub4.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.689 r       u_Voice_change/N104_sub4.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.689         u_Voice_change/N104_sub4.co [3]
                                                                                   u_Voice_change/N104_sub4.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.719 r       u_Voice_change/N104_sub4.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.719         u_Voice_change/N104_sub4.co [4]
                                                                                   u_Voice_change/N104_sub4.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.749 r       u_Voice_change/N104_sub4.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.749         u_Voice_change/N104_sub4.co [5]
                                                                                   u_Voice_change/N104_sub4.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.779 r       u_Voice_change/N104_sub4.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.779         u_Voice_change/N104_sub4.co [6]
                                                                                   u_Voice_change/N104_sub4.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.809 r       u_Voice_change/N104_sub4.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.809         u_Voice_change/N104_sub4.co [7]
                                                                                   u_Voice_change/N104_sub4.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.839 r       u_Voice_change/N104_sub4.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.839         u_Voice_change/N104_sub4.co [8]
                                                                                   u_Voice_change/N104_sub4.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.869 r       u_Voice_change/N104_sub4.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.869         u_Voice_change/N104_sub4.co [9]
                                                                                   u_Voice_change/N104_sub4.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      23.899 r       u_Voice_change/N104_sub4.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      23.899         u_Voice_change/N104_sub4.co [10]
                                                                                   u_Voice_change/N104_sub4.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      24.135 r       u_Voice_change/N104_sub4.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      24.917         u_Voice_change/_N174
                                                                                   u_Voice_change/N104_sub3.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      25.118 f       u_Voice_change/N104_sub3.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.118         u_Voice_change/N104_sub3.co [1]
                                                                                   u_Voice_change/N104_sub3.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.148 r       u_Voice_change/N104_sub3.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.148         u_Voice_change/N104_sub3.co [2]
                                                                                   u_Voice_change/N104_sub3.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.178 r       u_Voice_change/N104_sub3.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.178         u_Voice_change/N104_sub3.co [3]
                                                                                   u_Voice_change/N104_sub3.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.208 r       u_Voice_change/N104_sub3.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.208         u_Voice_change/N104_sub3.co [4]
                                                                                   u_Voice_change/N104_sub3.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.238 r       u_Voice_change/N104_sub3.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.238         u_Voice_change/N104_sub3.co [5]
                                                                                   u_Voice_change/N104_sub3.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.268 r       u_Voice_change/N104_sub3.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.268         u_Voice_change/N104_sub3.co [6]
                                                                                   u_Voice_change/N104_sub3.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.298 r       u_Voice_change/N104_sub3.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.298         u_Voice_change/N104_sub3.co [7]
                                                                                   u_Voice_change/N104_sub3.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.328 r       u_Voice_change/N104_sub3.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.328         u_Voice_change/N104_sub3.co [8]
                                                                                   u_Voice_change/N104_sub3.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.358 r       u_Voice_change/N104_sub3.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.358         u_Voice_change/N104_sub3.co [9]
                                                                                   u_Voice_change/N104_sub3.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      25.388 r       u_Voice_change/N104_sub3.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      25.388         u_Voice_change/N104_sub3.co [10]
                                                                                   u_Voice_change/N104_sub3.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      25.624 r       u_Voice_change/N104_sub3.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      26.406         u_Voice_change/_N185
                                                                                   u_Voice_change/N104_sub2.faddsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      26.607 f       u_Voice_change/N104_sub2.faddsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.607         u_Voice_change/N104_sub2.co [1]
                                                                                   u_Voice_change/N104_sub2.faddsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.637 r       u_Voice_change/N104_sub2.faddsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.637         u_Voice_change/N104_sub2.co [2]
                                                                                   u_Voice_change/N104_sub2.faddsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.667 r       u_Voice_change/N104_sub2.faddsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.667         u_Voice_change/N104_sub2.co [3]
                                                                                   u_Voice_change/N104_sub2.faddsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.697 r       u_Voice_change/N104_sub2.faddsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.697         u_Voice_change/N104_sub2.co [4]
                                                                                   u_Voice_change/N104_sub2.faddsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.727 r       u_Voice_change/N104_sub2.faddsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.727         u_Voice_change/N104_sub2.co [5]
                                                                                   u_Voice_change/N104_sub2.faddsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.757 r       u_Voice_change/N104_sub2.faddsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.757         u_Voice_change/N104_sub2.co [6]
                                                                                   u_Voice_change/N104_sub2.faddsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.787 r       u_Voice_change/N104_sub2.faddsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.787         u_Voice_change/N104_sub2.co [7]
                                                                                   u_Voice_change/N104_sub2.faddsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.817 r       u_Voice_change/N104_sub2.faddsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.817         u_Voice_change/N104_sub2.co [8]
                                                                                   u_Voice_change/N104_sub2.faddsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.847 r       u_Voice_change/N104_sub2.faddsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.847         u_Voice_change/N104_sub2.co [9]
                                                                                   u_Voice_change/N104_sub2.faddsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      26.877 r       u_Voice_change/N104_sub2.faddsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      26.877         u_Voice_change/N104_sub2.co [10]
                                                                                   u_Voice_change/N104_sub2.faddsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236      27.113 r       u_Voice_change/N104_sub2.faddsub_11/Z (GTP_LUT5CARRY)
                                   net (fanout=12)       0.782      27.895         u_Voice_change/_N196
                                                                                   u_Voice_change/N104_sub2_inv/I0 (GTP_LUT1)
                                   td                    0.185      28.080 r       u_Voice_change/N104_sub2_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.978      29.058         u_Voice_change/N104 [2]
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/X[2] (GTP_APM_E1)

 Data arrival time                                                  29.058         Logic Levels: 46 
                                                                                   Logic: 11.059ns(44.877%), Route: 13.584ns(55.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.916      23.449                          

 Data required time                                                 23.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.449                          
 Data arrival time                                                  29.058                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_Voice_change/u_Filter_modulation/data_2[14]/CLK (GTP_DFF_C)
Endpoint    : u_Voice_change/u_Filter_modulation/data_3[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_2[14]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Voice_change/u_Filter_modulation/data_2[14]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Voice_change/u_Filter_modulation/data_2 [14]
                                                                           f       u_Voice_change/u_Filter_modulation/data_3[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_3[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Voice_change/u_Filter_modulation/data_2[15]/CLK (GTP_DFF_C)
Endpoint    : u_Voice_change/u_Filter_modulation/data_3[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_2[15]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Voice_change/u_Filter_modulation/data_2[15]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Voice_change/u_Filter_modulation/data_2 [15]
                                                                           f       u_Voice_change/u_Filter_modulation/data_3[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_3[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_Voice_change/u_Filter_modulation/data_2[16]/CLK (GTP_DFF_C)
Endpoint    : u_Voice_change/u_Filter_modulation/data_3[2]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_2[16]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_Voice_change/u_Filter_modulation/data_2[16]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_Voice_change/u_Filter_modulation/data_2 [16]
                                                                           f       u_Voice_change/u_Filter_modulation/data_3[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/data_3[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[18] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [18]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[18] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[19] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [19]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[19] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[20] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [20]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[20] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [0]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [1]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [2]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.018         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.272 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.736         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.921 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.713         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.898 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.611         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.885 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.885         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.915 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.915         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.945 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.945         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.975 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.975         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.005 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.005         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.035 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.035         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.065 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.065         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.095 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.095         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.125 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.125         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.155 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.155         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.185 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.185         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.215 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.215         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.451 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.915         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[13]/I0 (GTP_LUT5)
                                   td                    0.243       7.158 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[13]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.158         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [13]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/D (GTP_DFF_C)

 Data arrival time                                                   7.158         Logic Levels: 8  
                                                                                   Logic: 2.036ns(38.343%), Route: 3.274ns(61.657%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Setup time                                              0.034       9.832                          

 Data required time                                                  9.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.832                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.018         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.272 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.736         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.921 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.713         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.898 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.611         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.885 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.885         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.915 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.915         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.945 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.945         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.975 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.975         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.005 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.005         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.035 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.035         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.065 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.065         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.095 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.095         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.125 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.125         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.155 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.155         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.185 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.185         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.421 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.885         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[12]/I0 (GTP_LUT5)
                                   td                    0.243       7.128 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[12]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.128         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [12]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.128         Logic Levels: 7  
                                                                                   Logic: 2.006ns(37.992%), Route: 3.274ns(62.008%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Setup time                                              0.034       9.832                          

 Data required time                                                  9.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.832                          
 Data arrival time                                                   7.128                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.704                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.018         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.272 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.736         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.921 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.713         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.898 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.611         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.885 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.885         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.915 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.915         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.945 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.945         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.975 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.975         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.005 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.005         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.035 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.035         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.065 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.065         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.095 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.095         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.125 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.125         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.155 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.155         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.391 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.855         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[11]/I0 (GTP_LUT5)
                                   td                    0.243       7.098 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[11]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.098         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [11]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.098         Logic Levels: 7  
                                                                                   Logic: 1.976ns(37.638%), Route: 3.274ns(62.362%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Setup time                                              0.034       9.832                          

 Data required time                                                  9.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.832                          
 Data arrival time                                                   7.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[0] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.171 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.635         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [0]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[0] (GTP_HSST_E2)

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Hold time                                               0.303       2.151                          

 Data required time                                                  2.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.151                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[1] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.171 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.635         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [1]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[1] (GTP_HSST_E2)

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Hold time                                               0.303       2.151                          

 Data required time                                                  2.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.151                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[2] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.171 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.635         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [2]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[2] (GTP_HSST_E2)

 Data arrival time                                                   2.635         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Hold time                                               0.303       2.151                          

 Data required time                                                  2.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.151                          
 Data arrival time                                                   2.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.898         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.153         U_MFCC_VQ/u_MFCC_DCT/_N47896
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.617         U_MFCC_VQ/u_MFCC_DCT/_N46154
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.802 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.266         U_MFCC_VQ/u_MFCC_DCT/_N46155
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.451 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.056         U_MFCC_VQ/u_MFCC_DCT/_N46165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.241         U_MFCC_VQ/u_MFCC_DCT/_N47899
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.882         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.176 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.640         U_MFCC_VQ/u_MFCC_DCT/_N46324
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_42/I4 (GTP_LUT5)
                                   td                    0.223       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_42/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.863         U_MFCC_VQ/u_MFCC_DCT/_N47925
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_43/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_43/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      10.327         U_MFCC_VQ/u_MFCC_DCT/_N46350
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.585 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.298         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.499 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10570
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.529 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.529         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10571
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.559 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.559         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10572
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.589 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.589         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10573
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.619 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.619         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10574
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.649 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.649         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10575
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.679 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.679         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10576
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.709 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.709         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10577
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.739 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.739         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10578
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.769 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.769         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10579
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.799 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.799         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10580
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.829 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.829         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10581
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.859 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.859         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10582
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.889 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.889         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10583
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.919 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.919         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10584
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.949 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.949         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10585
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.185 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.738         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.101 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.101         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10598
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.131 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.131         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10599
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.161 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.161         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10600
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.191 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.191         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10601
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.221 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.221         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10602
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.251 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.251         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10603
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.281 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.281         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10604
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.311 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.311         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10605
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.341 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.341         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10606
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.371 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.371         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10607
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.401 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.401         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10608
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_40/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.637 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_40/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.637         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1222 [50]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/D (GTP_DFF_C)

 Data arrival time                                                  13.637         Logic Levels: 18 
                                                                                   Logic: 3.700ns(40.013%), Route: 5.547ns(59.987%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Setup time                                              0.034      11.008                          

 Data required time                                                 11.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.008                          
 Data arrival time                                                  13.637                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.629                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.898         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.153         U_MFCC_VQ/u_MFCC_DCT/_N47896
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.617         U_MFCC_VQ/u_MFCC_DCT/_N46154
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.802 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.266         U_MFCC_VQ/u_MFCC_DCT/_N46155
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.451 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.056         U_MFCC_VQ/u_MFCC_DCT/_N46165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.241         U_MFCC_VQ/u_MFCC_DCT/_N47899
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.882         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.176 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.640         U_MFCC_VQ/u_MFCC_DCT/_N46324
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_42/I4 (GTP_LUT5)
                                   td                    0.223       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_42/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.863         U_MFCC_VQ/u_MFCC_DCT/_N47925
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_43/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_43/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      10.327         U_MFCC_VQ/u_MFCC_DCT/_N46350
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.585 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.298         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.499 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [1]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.529 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.529         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.559 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.559         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [3]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.589 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.589         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.619 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.619         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.649 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.649         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.679 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.679         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [7]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.709 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.709         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.739 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.739         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [9]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.769 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.769         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.799 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.799         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.829 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.829         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.859 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.859         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [13]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.889 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.889         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.919 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.919         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [15]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.949 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.949         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.185 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.738         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.101 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.101         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [29]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.131 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.131         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [30]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.161 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.161         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [31]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.191 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.191         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [32]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.221 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.221         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [33]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.251 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.251         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [34]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.281 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.281         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [35]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.311 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.311         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.341 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.341         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [37]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.371 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.371         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [38]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.401 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.401         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [39]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_40/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.637 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_40/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.637         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1223 [50]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/D (GTP_DFF_C)

 Data arrival time                                                  13.637         Logic Levels: 18 
                                                                                   Logic: 3.700ns(40.013%), Route: 5.547ns(59.987%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Setup time                                              0.034      11.008                          

 Data required time                                                 11.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.008                          
 Data arrival time                                                  13.637                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.629                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.898         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.153         U_MFCC_VQ/u_MFCC_DCT/_N47896
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.153 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.617         U_MFCC_VQ/u_MFCC_DCT/_N46154
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.802 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.266         U_MFCC_VQ/u_MFCC_DCT/_N46155
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.451 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.056         U_MFCC_VQ/u_MFCC_DCT/_N46165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.241         U_MFCC_VQ/u_MFCC_DCT/_N47899
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.241 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.882         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.176 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.640         U_MFCC_VQ/u_MFCC_DCT/_N46324
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_42/I4 (GTP_LUT5)
                                   td                    0.223       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_42/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.863         U_MFCC_VQ/u_MFCC_DCT/_N47925
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_43/I0 (GTP_MUX2LUT6)
                                   td                    0.000       9.863 f       U_MFCC_VQ/u_MFCC_DCT/N209_43/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      10.327         U_MFCC_VQ/u_MFCC_DCT/_N46350
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.585 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.298         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.499 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.499         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10570
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.529 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.529         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10571
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.559 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.559         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10572
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.589 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.589         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10573
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.619 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.619         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10574
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.649 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.649         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10575
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.679 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.679         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10576
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.709 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.709         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10577
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.739 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.739         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10578
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.769 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.769         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10579
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.799 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.799         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10580
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.829 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.829         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10581
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.859 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.859         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10582
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.889 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.889         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10583
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.919 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.919         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10584
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.949 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.949         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10585
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.185 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.738         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.101 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.101         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10598
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.131 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.131         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10599
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.161 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.161         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10600
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.191 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.191         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10601
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.221 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.221         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10602
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.251 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.251         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10603
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.281 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.281         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10604
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.311 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.311         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10605
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.341 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.341         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10606
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.371 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.371         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N10607
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.607 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.607         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1222 [49]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/D (GTP_DFF_C)

 Data arrival time                                                  13.607         Logic Levels: 18 
                                                                                   Logic: 3.670ns(39.818%), Route: 5.547ns(60.182%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Setup time                                              0.034      11.008                          

 Data required time                                                 11.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.008                          
 Data arrival time                                                  13.607                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.599                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.713 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.177         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.390                          
 clock uncertainty                                       0.000       4.390                          

 Hold time                                               0.334       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.713 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.177         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.390                          
 clock uncertainty                                       0.000       4.390                          

 Hold time                                               0.334       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.713 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.177         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.390                          
 clock uncertainty                                       0.000       4.390                          

 Hold time                                               0.334       4.724                          

 Data required time                                                  4.724                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.724                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.653         rstn_1ms[14]     
                                                                                   N202_15/I0 (GTP_LUT5)
                                   td                    0.318       1.971 f       N202_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       2.435         _N44649          
                                                                                   N202_18/I4 (GTP_LUT5)
                                   td                    0.185       2.620 r       N202_18/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       3.173         _N44652          
                                                                                   ES7243E_reg_config/N14/I4 (GTP_LUT5)
                                   td                    0.185       3.358 r       ES7243E_reg_config/N14/Z (GTP_LUT5)
                                   net (fanout=83)       0.859       4.217         ES7243E_reg_config/N14_rnmt
                                                                                   N272/I1 (GTP_LUT2)
                                   td                    0.185       4.402 r       N272/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.402         N272[0]          
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.402         Logic Levels: 4  
                                                                                   Logic: 1.202ns(33.104%), Route: 2.429ns(66.896%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771      82.151         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      82.151                          
 clock uncertainty                                      -0.150      82.001                          

 Setup time                                              0.034      82.035                          

 Data required time                                                 82.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 82.035                          
 Data arrival time                                                   4.402                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        77.633                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.741         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       1.974 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       2.527         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   2.527         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771      82.151         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      82.151                          
 clock uncertainty                                      -0.150      82.001                          

 Setup time                                             -0.542      81.459                          

 Data required time                                                 81.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 81.459                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config2/clock_i2c/CE (GTP_DFF_E)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.741         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       1.974 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=8)        0.553       2.527         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config2/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   2.527         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771      82.151         nt_es1_mclk      
                                                                           r       ES7243E_reg_config2/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      82.151                          
 clock uncertainty                                      -0.150      82.001                          

 Setup time                                             -0.542      81.459                          

 Data required time                                                 81.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 81.459                          
 Data arrival time                                                   2.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.094 f       ES7243E_reg_config/clock_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.735         ES7243E_reg_config/clock_cnt [0]
                                                                                   ES7243E_reg_config/clock_cnt[3:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       1.907 f       ES7243E_reg_config/clock_cnt[3:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.907         ES7243E_reg_config/N322 [0]
                                                                           f       ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   1.907         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.907                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.094 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.647         rstn_1ms[3]      
                                                                                   N51_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       1.928 r       N51_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       1.928         N51[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   1.928         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.039       0.810                          

 Data required time                                                  0.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.810                          
 Data arrival time                                                   1.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[4]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.094 f       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.647         rstn_1ms[4]      
                                                                                   N51_0_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       1.928 r       N51_0_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       1.928         N51[4]           
                                                                           r       rstn_1ms[4]/D (GTP_DFF_R)

 Data arrival time                                                   1.928         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771       0.771         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.039       0.810                          

 Data required time                                                  0.810                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.810                          
 Data arrival time                                                   1.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config2/reg_data_doreg[0]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.100 r       ES7243E_reg_config2/reg_index[0]/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.841       1.941         ES7243E_reg_config2/reg_index [0]
                                                                                   ES7243E_reg_config2/N20_mux2_3/I2 (GTP_LUT3)
                                   td                    0.241       2.182 f       ES7243E_reg_config2/N20_mux2_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       2.735         _N765            
                                                                                   ES7243E_reg_config/N294_1/I4 (GTP_LUT5)
                                   td                    0.185       2.920 r       ES7243E_reg_config/N294_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       3.561         _N37694          
                                                                                   ES7243E_reg_config2/N318_3/I2 (GTP_LUT3)
                                   td                    0.258       3.819 f       ES7243E_reg_config2/N318_3/Z (GTP_LUT3)
                                   net (fanout=15)       0.641       4.460         ES7243E_reg_config2/N318
                                                                           f       ES7243E_reg_config2/reg_data_doreg[0]/CE (GTP_DFF_E)

 Data arrival time                                                   4.460         Logic Levels: 3  
                                                                                   Logic: 1.013ns(27.460%), Route: 2.676ns(72.540%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771   10000.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_data_doreg[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000   10000.771                          
 clock uncertainty                                      -0.050   10000.721                          

 Setup time                                             -0.542   10000.179                          

 Data required time                                              10000.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.179                          
 Data arrival time                                                   4.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.719                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config2/reg_data_doreg[1]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.100 r       ES7243E_reg_config2/reg_index[0]/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.841       1.941         ES7243E_reg_config2/reg_index [0]
                                                                                   ES7243E_reg_config2/N20_mux2_3/I2 (GTP_LUT3)
                                   td                    0.241       2.182 f       ES7243E_reg_config2/N20_mux2_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       2.735         _N765            
                                                                                   ES7243E_reg_config/N294_1/I4 (GTP_LUT5)
                                   td                    0.185       2.920 r       ES7243E_reg_config/N294_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       3.561         _N37694          
                                                                                   ES7243E_reg_config2/N318_3/I2 (GTP_LUT3)
                                   td                    0.258       3.819 f       ES7243E_reg_config2/N318_3/Z (GTP_LUT3)
                                   net (fanout=15)       0.641       4.460         ES7243E_reg_config2/N318
                                                                           f       ES7243E_reg_config2/reg_data_doreg[1]/CE (GTP_DFF_E)

 Data arrival time                                                   4.460         Logic Levels: 3  
                                                                                   Logic: 1.013ns(27.460%), Route: 2.676ns(72.540%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771   10000.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_data_doreg[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000   10000.771                          
 clock uncertainty                                      -0.050   10000.721                          

 Setup time                                             -0.542   10000.179                          

 Data required time                                              10000.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.179                          
 Data arrival time                                                   4.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.719                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config2/reg_data_doreg[2]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.100 r       ES7243E_reg_config2/reg_index[0]/Q (GTP_DFF_RE)
                                   net (fanout=19)       0.841       1.941         ES7243E_reg_config2/reg_index [0]
                                                                                   ES7243E_reg_config2/N20_mux2_3/I2 (GTP_LUT3)
                                   td                    0.241       2.182 f       ES7243E_reg_config2/N20_mux2_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       2.735         _N765            
                                                                                   ES7243E_reg_config/N294_1/I4 (GTP_LUT5)
                                   td                    0.185       2.920 r       ES7243E_reg_config/N294_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       3.561         _N37694          
                                                                                   ES7243E_reg_config2/N318_3/I2 (GTP_LUT3)
                                   td                    0.258       3.819 f       ES7243E_reg_config2/N318_3/Z (GTP_LUT3)
                                   net (fanout=15)       0.641       4.460         ES7243E_reg_config2/N318
                                                                           f       ES7243E_reg_config2/reg_data_doreg[2]/CE (GTP_DFF_E)

 Data arrival time                                                   4.460         Logic Levels: 3  
                                                                                   Logic: 1.013ns(27.460%), Route: 2.676ns(72.540%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771   10000.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_data_doreg[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000   10000.771                          
 clock uncertainty                                      -0.050   10000.721                          

 Setup time                                             -0.542   10000.179                          

 Data required time                                              10000.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.179                          
 Data arrival time                                                   4.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9995.719                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config/config_step_reg[0]/D (GTP_DFF_SE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.094 f       ES7243E_reg_config/config_step_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       1.647         ES7243E_reg_config/config_step [1]
                                                                           f       ES7243E_reg_config/config_step_reg[0]/D (GTP_DFF_SE)

 Data arrival time                                                   1.647         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/config_step_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config2/config_step_reg[0]/D (GTP_DFF_SE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/config_step_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.094 f       ES7243E_reg_config2/config_step_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       1.647         ES7243E_reg_config2/config_step [1]
                                                                           f       ES7243E_reg_config2/config_step_reg[0]/D (GTP_DFF_SE)

 Data arrival time                                                   1.647         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       0.771                          
 clock uncertainty                                       0.000       0.771                          

 Hold time                                               0.047       0.818                          

 Data required time                                                  0.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.818                          
 Data arrival time                                                   1.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ES8156_reg_config/config_step_reg[0]/D (GTP_DFF_SE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.081 f       ES8156_reg_config/config_step_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       1.634         ES8156_reg_config/config_step_reg [2]
                                                                           f       ES8156_reg_config/config_step_reg[0]/D (GTP_DFF_SE)

 Data arrival time                                                   1.634         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000       0.758                          
 clock uncertainty                                       0.000       0.758                          

 Hold time                                               0.047       0.805                          

 Data required time                                                  0.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.805                          
 Data arrival time                                                   1.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1420000.391         nt_es1_mclk      
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.720 r       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.273         rstn_1ms[14]     
                                                                                   N202_15/I0 (GTP_LUT5)
                                   td                    0.318 1420001.591 f       N202_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.464 1420002.055         _N44649          
                                                                                   N202_18/I4 (GTP_LUT5)
                                   td                    0.185 1420002.240 r       N202_18/Z (GTP_LUT5)
                                   net (fanout=2)        0.553 1420002.793         _N44652          
                                                                                   N202_19/I4 (GTP_LUT5)
                                   td                    0.185 1420002.978 r       N202_19/Z (GTP_LUT5)
                                   net (fanout=4)        0.641 1420003.619         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I1 (GTP_LUT4)
                                   td                    0.172 1420003.791 f       ES8156_reg_config/N270_3/Z (GTP_LUT4)
                                   net (fanout=14)       0.641 1420004.432         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)

 Data arrival time                                             1420004.432         Logic Levels: 4  
                                                                                   Logic: 1.189ns(29.423%), Route: 2.852ns(70.577%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420004.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.266                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[1]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1420000.391         nt_es1_mclk      
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.720 r       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.273         rstn_1ms[14]     
                                                                                   N202_15/I0 (GTP_LUT5)
                                   td                    0.318 1420001.591 f       N202_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.464 1420002.055         _N44649          
                                                                                   N202_18/I4 (GTP_LUT5)
                                   td                    0.185 1420002.240 r       N202_18/Z (GTP_LUT5)
                                   net (fanout=2)        0.553 1420002.793         _N44652          
                                                                                   N202_19/I4 (GTP_LUT5)
                                   td                    0.185 1420002.978 r       N202_19/Z (GTP_LUT5)
                                   net (fanout=4)        0.641 1420003.619         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I1 (GTP_LUT4)
                                   td                    0.172 1420003.791 f       ES8156_reg_config/N270_3/Z (GTP_LUT4)
                                   net (fanout=14)       0.641 1420004.432         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[1]/CE (GTP_DFF_E)

 Data arrival time                                             1420004.432         Logic Levels: 4  
                                                                                   Logic: 1.189ns(29.423%), Route: 2.852ns(70.577%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420004.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.266                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[2]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1420000.391         nt_es1_mclk      
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.720 r       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.273         rstn_1ms[14]     
                                                                                   N202_15/I0 (GTP_LUT5)
                                   td                    0.318 1420001.591 f       N202_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.464 1420002.055         _N44649          
                                                                                   N202_18/I4 (GTP_LUT5)
                                   td                    0.185 1420002.240 r       N202_18/Z (GTP_LUT5)
                                   net (fanout=2)        0.553 1420002.793         _N44652          
                                                                                   N202_19/I4 (GTP_LUT5)
                                   td                    0.185 1420002.978 r       N202_19/Z (GTP_LUT5)
                                   net (fanout=4)        0.641 1420003.619         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I1 (GTP_LUT4)
                                   td                    0.172 1420003.791 f       ES8156_reg_config/N270_3/Z (GTP_LUT4)
                                   net (fanout=14)       0.641 1420004.432         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[2]/CE (GTP_DFF_E)

 Data arrival time                                             1420004.432         Logic Levels: 4  
                                                                                   Logic: 1.189ns(29.423%), Route: 2.852ns(70.577%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420004.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.266                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/config_step_reg[0]/S (GTP_DFF_SE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1170001.031         nt_es1_mclk      
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.354 f       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.959         rstn_1ms[6]      
                                                                                   ES7243E_reg_config/N14/I0 (GTP_LUT5)
                                   td                    0.424 1170002.383 r       ES7243E_reg_config/N14/Z (GTP_LUT5)
                                   net (fanout=83)       0.859 1170003.242         ES7243E_reg_config/N14_rnmt
                                                                           r       ES7243E_reg_config/config_step_reg[0]/S (GTP_DFF_SE)

 Data arrival time                                             1170003.242         Logic Levels: 1  
                                                                                   Logic: 0.747ns(33.786%), Route: 1.464ns(66.214%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771 1170000.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/config_step_reg[0]/CLK (GTP_DFF_SE)
 clock pessimism                                         0.000 1170000.771                          
 clock uncertainty                                       0.050 1170000.821                          

 Hold time                                              -0.276 1170000.545                          

 Data required time                                            1170000.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.545                          
 Data arrival time                                             1170003.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.697                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/config_step_reg[1]/R (GTP_DFF_RE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1170001.031         nt_es1_mclk      
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.354 f       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.959         rstn_1ms[6]      
                                                                                   ES7243E_reg_config/N14/I0 (GTP_LUT5)
                                   td                    0.424 1170002.383 r       ES7243E_reg_config/N14/Z (GTP_LUT5)
                                   net (fanout=83)       0.859 1170003.242         ES7243E_reg_config/N14_rnmt
                                                                           r       ES7243E_reg_config/config_step_reg[1]/R (GTP_DFF_RE)

 Data arrival time                                             1170003.242         Logic Levels: 1  
                                                                                   Logic: 0.747ns(33.786%), Route: 1.464ns(66.214%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771 1170000.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/config_step_reg[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000 1170000.771                          
 clock uncertainty                                       0.050 1170000.821                          

 Hold time                                              -0.276 1170000.545                          

 Data required time                                            1170000.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.545                          
 Data arrival time                                             1170003.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.697                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[6]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/config_step_reg[2]/R (GTP_DFF_RE)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.771
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=31)       0.771 1170001.031         nt_es1_mclk      
                                                                           r       rstn_1ms[6]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.354 f       rstn_1ms[6]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.959         rstn_1ms[6]      
                                                                                   ES7243E_reg_config/N14/I0 (GTP_LUT5)
                                   td                    0.424 1170002.383 r       ES7243E_reg_config/N14/Z (GTP_LUT5)
                                   net (fanout=83)       0.859 1170003.242         ES7243E_reg_config/N14_rnmt
                                                                           r       ES7243E_reg_config/config_step_reg[2]/R (GTP_DFF_RE)

 Data arrival time                                             1170003.242         Logic Levels: 1  
                                                                                   Logic: 0.747ns(33.786%), Route: 1.464ns(66.214%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771 1170000.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/config_step_reg[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000 1170000.771                          
 clock uncertainty                                       0.050 1170000.821                          

 Hold time                                              -0.276 1170000.545                          

 Data required time                                            1170000.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.545                          
 Data arrival time                                             1170003.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.697                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[1]         
                                                                                   ES8156_i2s_tx/N15_7[1]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[2]         
                                                                                   ES8156_i2s_tx/N15_7[2]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[3]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[3]         
                                                                                   ES8156_i2s_tx/N15_7[3]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[0]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[0]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[0]         
                                                                                   ES8156_i2s_tx/N15_7[0]/I0 (GTP_LUT4)
                                   td                    0.334     656.576 f       ES8156_i2s_tx/N15_7[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.576         ES8156_i2s_tx/N15 [0]
                                                                           f       ES8156_i2s_tx/sr[0]/D (GTP_DFF_C)

 Data arrival time                                                 656.576         Logic Levels: 1  
                                                                                   Logic: 0.657ns(58.608%), Route: 0.464ns(41.392%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.443                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[1]         
                                                                                   ES8156_i2s_tx/N15_7[1]/I0 (GTP_LUT5)
                                   td                    0.358     656.600 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     656.600         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 656.600         Logic Levels: 1  
                                                                                   Logic: 0.681ns(59.476%), Route: 0.464ns(40.524%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.467                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[2]         
                                                                                   ES8156_i2s_tx/N15_7[2]/I0 (GTP_LUT5)
                                   td                    0.358     656.600 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     656.600         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 656.600         Logic Levels: 1  
                                                                                   Logic: 0.681ns(59.476%), Route: 0.464ns(40.524%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.467                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[2]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[3]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [1]
                                                                                   ES8156_i2s_tx/N15_7[2]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [2]
                                                                                   ES8156_i2s_tx/N15_7[3]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I3 (GTP_LUT4)
                                   td                    0.262       5.832 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.832         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.832         Logic Levels: 1  
                                                                                   Logic: 0.591ns(41.708%), Route: 0.826ns(58.292%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.188                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I3 (GTP_LUT4)
                                   td                    0.262       5.832 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.832         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.832         Logic Levels: 1  
                                                                                   Logic: 0.591ns(41.708%), Route: 0.826ns(58.292%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.188                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I3 (GTP_LUT4)
                                   td                    0.262       5.832 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.832         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.832         Logic Levels: 1  
                                                                                   Logic: 0.591ns(41.708%), Route: 0.826ns(58.292%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.188                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [0]
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I1 (GTP_LUT4)
                                   td                    0.326     331.149 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.149         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 331.149         Logic Levels: 1  
                                                                                   Logic: 0.649ns(58.311%), Route: 0.464ns(41.689%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [1]
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I1 (GTP_LUT4)
                                   td                    0.326     331.149 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.149         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 331.149         Logic Levels: 1  
                                                                                   Logic: 0.649ns(58.311%), Route: 0.464ns(41.689%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [2]
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I1 (GTP_LUT4)
                                   td                    0.326     331.149 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.149         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                 331.149         Logic Levels: 1  
                                                                                   Logic: 0.649ns(58.311%), Route: 0.464ns(41.689%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.066                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         rx_data[1]       
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I0 (GTP_LUT4)
                                   td                    0.300       5.685 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.685         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.685         Logic Levels: 1  
                                                                                   Logic: 0.629ns(49.528%), Route: 0.641ns(50.472%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.335                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[2]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         rx_data[2]       
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I0 (GTP_LUT4)
                                   td                    0.300       5.685 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.685         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.685         Logic Levels: 1  
                                                                                   Logic: 0.629ns(49.528%), Route: 0.641ns(50.472%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.335                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[3]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[3]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         rx_data[3]       
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I0 (GTP_LUT4)
                                   td                    0.300       5.685 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.685         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.685         Logic Levels: 1  
                                                                                   Logic: 0.629ns(49.528%), Route: 0.641ns(50.472%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.335                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[0]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641     656.419         rx_data[0]       
                                                                                   ES8156_dac2_i2s_tx/N15[0]_1/I0 (GTP_LUT3)
                                   td                    0.273     656.692 f       ES8156_dac2_i2s_tx/N15[0]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000     656.692         ES8156_dac2_i2s_tx/N15 [0]
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/D (GTP_DFF_C)

 Data arrival time                                                 656.692         Logic Levels: 1  
                                                                                   Logic: 0.596ns(48.181%), Route: 0.641ns(51.819%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.559                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641     656.419         rx_data[1]       
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I0 (GTP_LUT4)
                                   td                    0.281     656.700 r       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.700         ES8156_dac2_i2s_tx/N15 [1]
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 656.700         Logic Levels: 1  
                                                                                   Logic: 0.604ns(48.514%), Route: 0.641ns(51.486%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.039     330.125                          

 Data required time                                                330.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.125                          
 Data arrival time                                                 656.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.575                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[2]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641     656.419         rx_data[2]       
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I0 (GTP_LUT4)
                                   td                    0.281     656.700 r       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.700         ES8156_dac2_i2s_tx/N15 [2]
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 656.700         Logic Levels: 1  
                                                                                   Logic: 0.604ns(48.514%), Route: 0.641ns(51.486%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.039     330.125                          

 Data required time                                                330.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.125                          
 Data arrival time                                                 656.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_3/I3 (GTP_LUT4)
                                   td                    0.275       5.624 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.229         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_7/I4 (GTP_LUT5)
                                   td                    0.185       6.414 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       7.019         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_11/I4 (GTP_LUT5)
                                   td                    0.185       7.204 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.757         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N3[3]_1/I3 (GTP_LUT4)
                                   td                    0.185       7.942 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N3[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.406         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/_N47894
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.639 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.639         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.669 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.669         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.699 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.699         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.729 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.729         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.759 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.759         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.789 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.789         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.819 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.283         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204/I1 (GTP_LUT5)
                                   td                    0.185       9.468 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.468         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.468         Logic Levels: 7  
                                                                                   Logic: 1.757ns(34.771%), Route: 3.296ns(65.229%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   9.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       645.971                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/I0 (GTP_LUT5)
                                   td                    0.293       5.750 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       6.443         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/I0 (GTP_LUT3)
                                   td                    0.185       6.628 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       7.269         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/I0 (GTP_LUT5)
                                   td                    0.185       7.454 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.059         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.292 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.292         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.322 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.322         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.352 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.352         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.382 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.382         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.412 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.412         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.648 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.112         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168/I4 (GTP_LUT5)
                                   td                    0.185       9.297 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.297         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.297         Logic Levels: 6  
                                                                                   Logic: 1.766ns(36.174%), Route: 3.116ns(63.826%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   9.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.142                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/r_vld/CLK (GTP_DFF_C)
Endpoint    : u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/r_vld/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/r_vld/Q (GTP_DFF_C)
                                   net (fanout=91)       1.174       5.918         rx_r_vld         
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.238       6.156 f       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.156         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16130
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.186 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.186         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16131
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.216 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.216         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16132
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.246 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.246         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16133
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.276 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.276         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16134
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.306 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.306         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16135
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.336 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.336         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16136
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.366 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.366         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16137
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.396 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.396         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/_N16138
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.632 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       7.273         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N2 [9]
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N3[9]/I2 (GTP_LUT3)
                                   td                    0.185       7.458 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N3[9]/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.922         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/wwptr [9]
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167.eq_4/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.155 f       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.155         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.391 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.855         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N167
                                                                                   u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N168/I4 (GTP_LUT5)
                                   td                    0.185       9.040 r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.040         u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/N168
                                                                           r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.040         Logic Levels: 6  
                                                                                   Logic: 1.882ns(40.692%), Route: 2.743ns(59.308%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204     655.455         nt_es0_dsclk     
                                                                           r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   9.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.399                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         ES7243_i2s_rx/sr [15]
                                                                           f       ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : fuct/CLK (GTP_DFF)
Endpoint    : u_Voice_change/u_Filter_modulation/N37/RSTM (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       fuct/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fuct/Q (GTP_DFF) 
                                   net (fanout=40)       0.978       5.722         fuct             
                                                                                   u_Voice_change/N0/I2 (GTP_LUT4)
                                   td                    0.185       5.907 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174       8.081         u_Voice_change/N0
                                                                           r       u_Voice_change/u_Filter_modulation/N37/RSTM (GTP_APM_E1)

 Data arrival time                                                   8.081         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.021%), Route: 3.152ns(85.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/N37/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -1.063      23.302                          

 Data required time                                                 23.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.302                          
 Data arrival time                                                   8.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.221                          
====================================================================================================

====================================================================================================

Startpoint  : fuct/CLK (GTP_DFF)
Endpoint    : u_Voice_change/u_Filter_modulation/N42/RSTM (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       fuct/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fuct/Q (GTP_DFF) 
                                   net (fanout=40)       0.978       5.722         fuct             
                                                                                   u_Voice_change/N0/I2 (GTP_LUT4)
                                   td                    0.185       5.907 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174       8.081         u_Voice_change/N0
                                                                           r       u_Voice_change/u_Filter_modulation/N42/RSTM (GTP_APM_E1)

 Data arrival time                                                   8.081         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.021%), Route: 3.152ns(85.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Filter_modulation/N42/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -1.063      23.302                          

 Data required time                                                 23.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.302                          
 Data arrival time                                                   8.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.221                          
====================================================================================================

====================================================================================================

Startpoint  : fuct/CLK (GTP_DFF)
Endpoint    : u_Voice_change/u_Linear_interpolation/N51/RSTM (GTP_APM_E1)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       fuct/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       fuct/Q (GTP_DFF) 
                                   net (fanout=40)       0.978       5.722         fuct             
                                                                                   u_Voice_change/N0/I2 (GTP_LUT4)
                                   td                    0.185       5.907 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174       8.081         u_Voice_change/N0
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/RSTM (GTP_APM_E1)

 Data arrival time                                                   8.081         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.021%), Route: 3.152ns(85.979%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204      24.415         nt_sys_clk       
                                                                           r       u_Voice_change/u_Linear_interpolation/N51/CLK (GTP_APM_E1)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -1.063      23.302                          

 Data required time                                                 23.302                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.302                          
 Data arrival time                                                   8.081                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/ref_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/Z (GTP_INV)
                                   net (fanout=1)        0.464       5.208         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         u_pcie/sync_button_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         u_pcie/sync_button_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=35)       0.953       3.130         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT3)
                                   td                    0.215       3.345 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT3)
                                   net (fanout=258)      1.585       4.930         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   4.930         Logic Levels: 1  
                                                                                   Logic: 0.544ns(17.651%), Route: 2.538ns(82.349%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Recovery time                                          -0.542       9.256                          

 Data required time                                                  9.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.256                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=35)       0.953       3.130         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT3)
                                   td                    0.215       3.345 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT3)
                                   net (fanout=258)      1.585       4.930         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   4.930         Logic Levels: 1  
                                                                                   Logic: 0.544ns(17.651%), Route: 2.538ns(82.349%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Recovery time                                          -0.542       9.256                          

 Data required time                                                  9.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.256                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.177 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=35)       0.953       3.130         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT3)
                                   td                    0.215       3.345 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT3)
                                   net (fanout=258)      1.585       4.930         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   4.930         Logic Levels: 1  
                                                                                   Logic: 0.544ns(17.651%), Route: 2.538ns(82.349%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       9.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.848                          
 clock uncertainty                                      -0.050       9.798                          

 Recovery time                                          -0.542       9.256                          

 Data required time                                                  9.256                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.256                          
 Data arrival time                                                   4.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.326                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.895 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.895         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.895 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=62)       0.819       3.714         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   3.714         Logic Levels: 1  
                                                                                   Logic: 1.047ns(56.109%), Route: 0.819ns(43.891%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Removal time                                           -0.251       1.597                          

 Data required time                                                  1.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.597                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_synced/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.895 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.895         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.895 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=62)       0.819       3.714         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   3.714         Logic Levels: 1  
                                                                                   Logic: 1.047ns(56.109%), Route: 0.819ns(43.891%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Removal time                                           -0.251       1.597                          

 Data required time                                                  1.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.597                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/cnt_done/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.848
  Launch Clock Delay      :  1.848
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.895 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.895         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.895 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=62)       0.819       3.714         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/cnt_done/C (GTP_DFF_C)

 Data arrival time                                                   3.714         Logic Levels: 1  
                                                                                   Logic: 1.047ns(56.109%), Route: 0.819ns(43.891%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=701)      1.848       1.848         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/cnt_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.848                          
 clock uncertainty                                       0.000       1.848                          

 Removal time                                           -0.251       1.597                          

 Data required time                                                  1.597                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.597                          
 Data arrival time                                                   3.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.117                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[0]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.183         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.503 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.503         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.533 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.533         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.563 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.563         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.593 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.593         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.623 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.653 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.653         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.683 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.683         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.713 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.713         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.743 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.743         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.773 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.773         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.803 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.803         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.833 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.833         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.863 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.576         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.834 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.298         U_MFCC_VQ/_N16702
                                                                                   U_MFCC_VQ/N102_33[1]_3/I3 (GTP_LUT5)
                                   td                    0.258       7.556 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.226         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.526 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.131         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.303 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2125)     2.676      11.979         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[0]/C (GTP_DFF_CE)

 Data arrival time                                                  11.979         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.314%), Route: 5.592ns(73.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Recovery time                                          -0.542      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                  11.979                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.547                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[1]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.183         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.503 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.503         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.533 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.533         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.563 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.563         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.593 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.593         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.623 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.653 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.653         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.683 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.683         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.713 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.713         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.743 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.743         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.773 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.773         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.803 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.803         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.833 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.833         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.863 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.576         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.834 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.298         U_MFCC_VQ/_N16702
                                                                                   U_MFCC_VQ/N102_33[1]_3/I3 (GTP_LUT5)
                                   td                    0.258       7.556 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.226         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.526 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.131         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.303 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2125)     2.676      11.979         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[1]/C (GTP_DFF_CE)

 Data arrival time                                                  11.979         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.314%), Route: 5.592ns(73.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Recovery time                                          -0.542      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                  11.979                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.547                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[2]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.390
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.719 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.183         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.503 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.503         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.533 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.533         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.563 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.563         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.593 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.593         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.623 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.623         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.653 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.653         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.683 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.683         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.713 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.713         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.743 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.743         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.773 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.773         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.803 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.803         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.833 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.833         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.863 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.576         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.834 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.298         U_MFCC_VQ/_N16702
                                                                                   U_MFCC_VQ/N102_33[1]_3/I3 (GTP_LUT5)
                                   td                    0.258       7.556 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.226         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.526 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.131         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.303 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2125)     2.676      11.979         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[2]/C (GTP_DFF_CE)

 Data arrival time                                                  11.979         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.314%), Route: 5.592ns(73.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390      11.124         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.124                          
 clock uncertainty                                      -0.150      10.974                          

 Recovery time                                          -0.542      10.432                          

 Data required time                                                 10.432                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.432                          
 Data arrival time                                                  11.979                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.547                          
====================================================================================================

====================================================================================================

Startpoint  : VQ_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.904
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       VQ_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.713 f       VQ_START/Q (GTP_DFF_C)
                                   net (fanout=65)       1.104       5.817         VQ_START         
                                                                                   U_MFCC_VQ/N104/I0 (GTP_LUT2)
                                   td                    0.172       5.989 f       U_MFCC_VQ/N104/Z (GTP_LUT2)
                                   net (fanout=128)      1.522       7.511         U_MFCC_VQ/MFCC_VQ_FIFO_rst
                                                                           f       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(15.860%), Route: 2.626ns(84.140%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.904       4.904         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Removal time                                           -0.026       4.878                          

 Data required time                                                  4.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.878                          
 Data arrival time                                                   7.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : VQ_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.904
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       VQ_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.713 f       VQ_START/Q (GTP_DFF_C)
                                   net (fanout=65)       1.104       5.817         VQ_START         
                                                                                   U_MFCC_VQ/N104/I0 (GTP_LUT2)
                                   td                    0.172       5.989 f       U_MFCC_VQ/N104/Z (GTP_LUT2)
                                   net (fanout=128)      1.522       7.511         U_MFCC_VQ/MFCC_VQ_FIFO_rst
                                                                           f       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(15.860%), Route: 2.626ns(84.140%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.904       4.904         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Removal time                                           -0.026       4.878                          

 Data required time                                                  4.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.878                          
 Data arrival time                                                   7.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : VQ_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.904
  Launch Clock Delay      :  4.390
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.390       4.390         nt_hdmi_tx_pix_clk
                                                                           r       VQ_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.713 f       VQ_START/Q (GTP_DFF_C)
                                   net (fanout=65)       1.104       5.817         VQ_START         
                                                                                   U_MFCC_VQ/N104/I0 (GTP_LUT2)
                                   td                    0.172       5.989 f       U_MFCC_VQ/N104/Z (GTP_LUT2)
                                   net (fanout=128)      1.522       7.511         U_MFCC_VQ/MFCC_VQ_FIFO_rst
                                                                           f       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.511         Logic Levels: 1  
                                                                                   Logic: 0.495ns(15.860%), Route: 2.626ns(84.140%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         4.904       4.904         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       4.904                          
 clock uncertainty                                       0.000       4.904                          

 Removal time                                           -0.026       4.878                          

 Data required time                                                  4.878                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.878                          
 Data arrival time                                                   7.511                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.633                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918 1930002.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                             1930002.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930002.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[1]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918 1930002.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[1]/C (GTP_DFF_C)

 Data arrival time                                             1930002.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930002.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[2]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918 1930002.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[2]/C (GTP_DFF_C)

 Data arrival time                                             1930002.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930002.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.999                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/ws_d[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000       1.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918       2.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/ws_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   2.005                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.209                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/ws_d[1]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000       1.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918       2.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/ws_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   2.005                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.209                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
                                                         0.000   70000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758   70000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329   70001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000   70001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000   70001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.918   70002.005         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                               70002.005         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.383%), Route: 0.918ns(73.617%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                      69986.800   69986.800 f                        
 es1_dsclk                                               0.000   69986.800 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000   69986.800         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312   69988.112 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000   69988.112         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000   69988.112 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204   69991.316         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   69991.316                          
 clock uncertainty                                       0.050   69991.366                          

 Removal time                                           -0.251   69991.115                          

 Data required time                                              69991.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69991.115                          
 Data arrival time                                               70002.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.890                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000       1.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758       1.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/ws_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   1.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.845                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.369                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[1]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000       1.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758       1.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/ws_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   1.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.845                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.369                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
                                                         0.000   70000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758   70000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329   70001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000   70001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000   70001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758   70001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                               70001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                     69986.800   69986.800 f                        
 dac2_es1_dsclk                                          0.000   69986.800 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000   69986.800         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312   69988.112 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000   69988.112         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000   69988.112 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204   69991.316         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   69991.316                          
 clock uncertainty                                       0.050   69991.366                          

 Removal time                                           -0.251   69991.115                          

 Data required time                                              69991.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69991.115                          
 Data arrival time                                               70001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.730                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 2110000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.918 2110002.005         es8156_init      
                                                                                   u_Voice_change/N0/I1 (GTP_LUT4)
                                   td                    0.420 2110002.425 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174 2110004.599         u_Voice_change/N0
                                                                           r       u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                             2110004.599         Logic Levels: 1  
                                                                                   Logic: 0.749ns(19.500%), Route: 3.092ns(80.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.122 2110024.883                          

 Data required time                                            2110024.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.883                          
 Data arrival time                                             2110004.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.284                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 2110000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.918 2110002.005         es8156_init      
                                                                                   u_Voice_change/N0/I1 (GTP_LUT4)
                                   td                    0.420 2110002.425 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174 2110004.599         u_Voice_change/N0
                                                                           r       u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                             2110004.599         Logic Levels: 1  
                                                                                   Logic: 0.749ns(19.500%), Route: 3.092ns(80.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_Voice_change/u_vocie_change_fifo_out/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.122 2110024.883                          

 Data required time                                            2110024.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.883                          
 Data arrival time                                             2110004.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.284                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 2110000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.918 2110002.005         es8156_init      
                                                                                   u_Voice_change/N0/I1 (GTP_LUT4)
                                   td                    0.420 2110002.425 r       u_Voice_change/N0/Z (GTP_LUT4)
                                   net (fanout=603)      2.174 2110004.599         u_Voice_change/N0
                                                                           r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                             2110004.599         Logic Levels: 1  
                                                                                   Logic: 0.749ns(19.500%), Route: 3.092ns(80.500%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_Voice_change/u_vocie_change_fifo_in/U_ipml_fifo_vocie_change_fifo1/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.118 2110024.887                          

 Data required time                                            2110024.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.887                          
 Data arrival time                                             2110004.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.288                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[0]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000       1.100         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.100 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.948       2.048         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.048         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.166                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[1]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000       1.100         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.100 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.948       2.048         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.048         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.166                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[2]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.644  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.771
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=38)       0.771       0.771         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.100 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=24)       0.000       1.100         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.100 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.948       2.048         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.048         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=362)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   2.048                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.166                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : hdmi_tx_pix_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=979)      2.573       3.885         nt_sys_clk       
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       3.977 f       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13191)
                                                         5.017       8.994         nt_hdmi_tx_pix_clk
                                                                                   hdmi_tx_pix_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.797 f       hdmi_tx_pix_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.797         hdmi_tx_pix_clk  
 hdmi_tx_pix_clk                                                           f       hdmi_tx_pix_clk (port)

 Data arrival time                                                  11.797         Logic Levels: 3  
                                                                                   Logic: 4.207ns(35.662%), Route: 7.590ns(64.338%)
====================================================================================================

====================================================================================================

Startpoint  : key_rstn (port)
Endpoint    : U_MFCC_VQ/PA_init/N13/RSTM (GTP_APM_E1)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_rstn                                                0.000       0.000 f       key_rstn (port)  
                                   net (fanout=1)        0.000       0.000         key_rstn         
                                                                                   key_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       key_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       3.148       4.460         nt_key_rstn      
                                                                                   U_MFCC_VQ/PA_init/N9/I0 (GTP_LUT2)
                                   td                    0.258       4.718 f       U_MFCC_VQ/PA_init/N9/Z (GTP_LUT2)
                                   net (fanout=3638)     4.148       8.866         U_MFCC_VQ/PA_init/N9
                                                                           f       U_MFCC_VQ/PA_init/N13/RSTM (GTP_APM_E1)

 Data arrival time                                                   8.866         Logic Levels: 2  
                                                                                   Logic: 1.570ns(17.708%), Route: 7.296ns(82.292%)
====================================================================================================

====================================================================================================

Startpoint  : key_rstn (port)
Endpoint    : U_MFCC_VQ/u_Framing_hpss_512/u_Framing_512/U_ipml_fifo_Framing_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_rstn                                                0.000       0.000 f       key_rstn (port)  
                                   net (fanout=1)        0.000       0.000         key_rstn         
                                                                                   key_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       key_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       3.148       4.460         nt_key_rstn      
                                                                                   U_MFCC_VQ/PA_init/N9/I0 (GTP_LUT2)
                                   td                    0.258       4.718 f       U_MFCC_VQ/PA_init/N9/Z (GTP_LUT2)
                                   net (fanout=3638)     4.148       8.866         U_MFCC_VQ/PA_init/N9
                                                                           f       U_MFCC_VQ/u_Framing_hpss_512/u_Framing_512/U_ipml_fifo_Framing_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   8.866         Logic Levels: 2  
                                                                                   Logic: 1.570ns(17.708%), Route: 7.296ns(82.292%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_sdin                                                0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.000       0.000         es0_sdin         
                                                                                   es0_sdin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_sdin_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_sdin      
                                                                           r       ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_alrck                                               0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.000       0.000         es0_alrck        
                                                                                   es0_alrck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_alrck_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_alrck     
                                                                           r       ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : dac2_es1_dlrc (port)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 dac2_es1_dlrc                                           0.000       0.000 r       dac2_es1_dlrc (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dlrc    
                                                                                   dac2_es1_dlrc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dlrc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_dac2_es1_dlrc 
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 8.862       10.000          1.138           High Pulse Width                          u_Voice_change/u_Filter_modulation/N37/CLK
 8.862       10.000          1.138           Low Pulse Width                           u_Voice_change/u_Filter_modulation/N37/CLK
 8.862       10.000          1.138           High Pulse Width                          u_Voice_change/u_Filter_modulation/N42/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.102       2.000           0.898           High Pulse Width                          u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 1.102       2.000           0.898           Low Pulse Width                           u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 1.102       2.000           0.898           High Pulse Width                          u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.102       4.000           0.898           High Pulse Width                          u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 3.102       4.000           0.898           Low Pulse Width                           u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 3.102       4.000           0.898           Low Pulse Width                           u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{hdmi_tx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.467       3.367           1.900           High Pulse Width                          U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.467       3.367           1.900           Low Pulse Width                           U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.467       3.367           1.900           Low Pulse Width                           U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{clk_12M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.070      40.690          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[0]/CLK
 40.070      40.690          0.620           Low Pulse Width                           ES7243E_reg_config/clock_cnt[0]/CLK
 40.070      40.690          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[1]/CLK
====================================================================================================

{clock_i2c} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4999.380    5000.000        0.620           High Pulse Width                          ES7243E_reg_config/config_step_reg[0]/CLK
 4999.380    5000.000        0.620           Low Pulse Width                           ES7243E_reg_config/config_step_reg[0]/CLK
 4999.380    5000.000        0.620           High Pulse Width                          ES7243E_reg_config/config_step_reg[1]/CLK
====================================================================================================

{es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           Low Pulse Width                           ES8156_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_i2s_tx/sr[1]/CLK
====================================================================================================

{dac2_es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           Low Pulse Width                           ES8156_dac2_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_dac2_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_dac2_i2s_tx/sr[1]/CLK
====================================================================================================

{es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.622     325.520         0.898           High Pulse Width                          U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 324.622     325.520         0.898           Low Pulse Width                           U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 324.622     325.520         0.898           High Pulse Width                          U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------+
| Type       | File Name                                                 
+-------------------------------------------------------------------------+
| Input      | D:/PDS_FPGA/Audio_test/compile/TOP_comp.adf               
|            | D:/PDS_FPGA/Audio_test/voice.fdc                          
| Output     | D:/PDS_FPGA/Audio_test/synthesize/TOP_syn.adf             
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP_syn.vm              
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP_controlsets.txt     
|            | D:/PDS_FPGA/Audio_test/synthesize/snr.db                  
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP.snr                 
+-------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 1,025 MB
Total CPU time to synthesize completion : 0h:1m:29s
Process Total CPU time to synthesize completion : 0h:1m:39s
Total real time to synthesize completion : 0h:2m:7s
