// Seed: 74748689
module module_0 (
    input id_0,
    input id_1,
    output wand id_2
);
  always @(negedge id_0 == 1) begin
    id_2[1] <= 1'b0;
  end
  assign id_2 = id_1;
  logic id_3;
  assign id_3 = id_3;
  logic id_4, id_5, id_6;
endmodule
