{
  
    
        "post0": {
            "title": "Theoretical Analysis",
            "content": "Introduction . This page presents a Theoretical Analysis of both hardware platforms as well as CNN topologies. In order to get a general overview of all CNNs and Hardware Platforms included in our experiments, we present the following 3 tables. . Tables . CNNs and Their Accuracy Over All Pruning and Quantization Variants . Table below provides a complete overview of all CNNs that were included in the experimentation and their corresponding accuracy over all Pruning and Quantization Variants. . INT2 INT4 INT8 FP16 FP32 . top1 (top5) [%] top1 (top5) [%] top1 (top5) [%] top1 (top5) [%] top1 (top5) [%] . GoogLeNetv1 | nm | nm | 69.24 (88.45) | 66.93 (87.83) | 66.96 (87.84) | . MobileNetv1 | nm | nm | 69.57 (87.71) | nm | nm | . EfficientNet small | nm | nm | 77 | nm | nm | . EfficientNet medium | nm | nm | 78.6 | nm | nm | . EfficientNet large | nm | nm | 80.2 | nm | nm | . ResNet-50 100% | nm | nm | 73.29 (91.26) | 75.14 (92.12) | 75.15 (92.11) | . ResNet-50 80% | nm | nm | 73.30 (91.40) | nm | nm | . ResNet-50 50% | nm | nm | 69.49 (91.00) | nm | nm | . ResNet-50 30% | nm | nm | 68.83 ( 90.16) | nm | nm | . CNV 100% | 86.86 | 87.4 | nm | 87.02 | 87.06 | . CNV 50% | 84.29 | 84.88 | nm | 85.55 | 85.6 | . CNV 25% | 79.89 | 81.09 | nm | 83.28 | 83.25 | . CNV 12.5% | 73.64 | 75.85 | nm | 77.82 | 77.84 | . MLP 100% | 98.75 | 98.77 | nm | 97.3 | 97.31 | . MLP 50% | 98.49 | 98.62 | nm | 97.45 | 97.46 | . MLP 25% | 98.04 | 98.29 | nm | 97.49 | 97.44 | . MLP 12.5% | 96.85 | 97.54 | nm | 97.95 | 97.15 | . CNNs and Their Compute and Memory Requirements . Next table shows Compute and Memory Requirements for all CNNs in number of operations ([GOPs]), Model Size ([ME]) and Operational Intensity ([OI]) in operations per byte read or written from memory. . Total OPs Total Model Size OI (INT2) OI (INT4) OI (INT8) OI (FP16) OI (FP32) . GOPs [ME] [Ops/Byte] [Ops/Byte] [Ops/Byte] [Ops/Byte] [Ops/Byte] . GoogLeNetv1 | 3.1 | 6 | 2093.97 | 1046.99 | 523.49 | 261.75 | 130.87 | . MobileNetv1 | 1.1 | 4.2 | 1075.47 | 537.74 | 268.87 | 134.43 | 67.22 | . ResNet-50 100% | 7.7 | 25.5 | 1210.84 | 605.42 | 302.71 | 151.36 | 75.68 | . ResNet-50 80% | 6.5 | 23.7 | 1086.59 | 543.3 | 271.65 | 135.82 | 67.91 | . ResNet-50 50% | 3.8 | 15.8 | 949.85 | 474.93 | 237.46 | 118.73 | 59.37 | . ResNet-50 30% | 2.5 | 10.1 | 970.16 | 485.08 | 242.54 | 121.27 | 60.64 | . EfficientNet Edge L | 4.7 | 5.4 | 3481.48 | 1740.74 | 870.37 | 435.18 | 217.59 | . EfficientNet Edge M | 7.4 | 6.9 | 4289.86 | 2144.93 | 1072.46 | 536.23 | 268.12 | . EfficientNet Edge S | 19.4 | 10.6 | 7313.21 | 3656.6 | 1828.3 | 914.15 | 457.08 | . CNV 100% | 0.47 | 6.16 | 304.95 | 152.48 | 76.24 | 38.12 | 19.06 | . CNV 50% | 0.12 | 1.54 | 308.32 | 154.16 | 77.08 | 38.54 | 19.27 | . CNV 25% | 0.03 | 0.39 | 315.01 | 157.51 | 78.75 | 39.38 | 19.69 | . CNV 12.5% | 0.01 | 0.1 | 332.61 | 166.3 | 83.15 | 41.58 | 20.79 | . MLP 100% | 0.02 | 10.01 | 8 | 4 | 2 | 1 | 0.5 | . MLP 50% | 0.01 | 2.91 | 8 | 4 | 2 | 1 | 0.5 | . MLP 25% | 0 | 0.93 | 8 | 4 | 2 | 1 | 0.5 | . MLP 12.5% | 0 | 0.33 | 8 | 4 | 2 | 1 | 0.5 | . Hardware Platforms . Table below summarizes all included hardware platforms, each with its corresponding peak performance for diferent datatypes (INTx, FPx), its Memory Bandwidth, Memory capacity as well as Thermal Design Power. . Hardware Platforms INT2 INT4 INT8 FP16 FP32 Memory Bandwidth Memory Capacity Power . [TOP/sec] [TOP/sec] [TOP/sec] [TOP/sec] [TOP/sec] [GBps] [GB] [Watt] . Ultra96-DPU | na | na | 0.96 | na | na | 4.26 | 2 | na | . ZCU104-DPU | na | na | 4.6 | na | na | 19.2 | 4 | na | . ZCU102-DPU | na | na | 6.71 | na | na | 19.2 | 4 | na | . ZCU104-FINN | 30.7 | 8.8 | na | na | na | 19.2 | 4 | na | . ZCU104-BISMO | 30.7 | 8.8 | na | na | na | 19.2 | 4 | na | . TX2 - maxn | na | na | na | 1.33 | 0.67 | 59.7 | 8 | 15 | . TX2 - maxp | na | na | na | 1.15 | 0.57 | 59.7 | 8 | 15 | . TX2 - maxq | na | na | na | 0.87 | 0.44 | 59.7 | 8 | 15 | . TPU-fast | na | na | 4 | na | na | 25.6 | 1 | 2 | . TPU-slow | na | na | 2 | na | na | 25.6 | 1 | 2 | . NCS (MyriadX) | na | na | 1 | 0.5 | na | 12.8 | 2 | 1 | . U96-Quadcore A53-INT8 | 0.192 | 0.192 | 0.192 | na | na | 4.26 | 2 | na | . Overview of Theoretical Evaluation . link to: https://rcl-lab.github.io/Qutibench_Web/mnist/imagenet/cifar-10/2020/04/30/Overview_of_experiments.html . Rooflines for all Hardware Platforms and CNNs . Combining application requirements with hardware platform characteristics can be leveraged for performance predictions using UCB’s roofline models. Using assumptions for where weights, activation tensors, and state of a neural network are stored, combined with the size of the datatypes used, allow us to derive the arithmetic intensity of a neural network during inference. Combined with the roofline for a given hardware platform, we can provide insight as to whether a neural network will be memory or compute bound and guidance for what is theoretically possible in regards to its throughput. . Performance Prediction . The following heatmaps show the theoretical performance for the listed hardware platforms across the various machine learning tasks: MNIST, ImageNet and CIFAR-10. The metric used for the theoretical performance is input/second. . MNIST . For MNIST, quantization combined with pruning deliver some of best performance results. . ImageNet . For ImageNet, quantization combined with pruning also deliver some of best performance results. . CIFAR-10 . Finally, for CIFAR-10, quantization combined with pruning deliver some of best performance results .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/rooflines/mnist/imagenet/cifar-10/2020/05/09/Theoretical_Analysis.html",
            "relUrl": "/rooflines/mnist/imagenet/cifar-10/2020/05/09/Theoretical_Analysis.html",
            "date": " • May 9, 2020"
        }
        
    
  
    
        ,"post1": {
            "title": "Raw Measurements",
            "content": "Introduction . MNIST . download csv here . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun . MLP | NCS | FP16 | na | 1 | 2.892570 | 218.893000 | 345.713000 | 1.845180 | 2.914220 | 98.860000 | nan | 0.530000 | 1.200000 | 1.794000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 2 | 4.684590 | 247.308000 | 426.931000 | 2.084710 | 3.598860 | 98.860000 | nan | 0.530000 | 1.200000 | 1.949000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 4 | 8.118210 | 269.491000 | 492.719000 | 2.271700 | 4.153430 | 98.860000 | nan | 0.530000 | 1.200000 | 1.946000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 8 | 14.803800 | 282.686000 | 540.400000 | 2.382930 | 4.555360 | 98.860000 | nan | 0.530000 | 1.200000 | 2.084000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 16 | 27.493500 | 292.848000 | 581.956000 | 2.468590 | 4.905650 | 98.860000 | nan | 0.530000 | 1.200000 | 2.136000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 32 | 53.057200 | 297.970000 | 603.122000 | 2.511770 | 5.084080 | 98.860000 | nan | 0.530000 | 1.200000 | 2.135000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 64 | 104.435000 | 301.514000 | 612.823000 | 2.541640 | 5.165860 | 98.860000 | nan | 0.530000 | 1.200000 | 2.186000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 128 | 206.007000 | 303.434000 | 621.337000 | 2.557830 | 5.237620 | 98.860000 | nan | 0.530000 | 1.200000 | 2.212000 | nan | 100% | l3 | NCS_FP16_100% | . MLP | NCS | FP16 | na | 1 | 1.936630 | 283.339000 | 516.360000 | 0.599998 | 1.093440 | 98.750000 | nan | 0.530000 | 1.200000 | 1.809000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 2 | 2.762170 | 337.009000 | 724.068000 | 0.713651 | 1.533290 | 98.750000 | nan | 0.530000 | 1.200000 | 1.838000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 4 | 4.338730 | 375.488000 | 921.928000 | 0.795134 | 1.952280 | 98.750000 | nan | 0.530000 | 1.200000 | 1.864000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 8 | 7.235350 | 399.446000 | 1105.680000 | 0.845867 | 2.341390 | 98.750000 | nan | 0.530000 | 1.200000 | 1.933000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 16 | 13.331400 | 412.007000 | 1200.170000 | 0.872466 | 2.541490 | 98.750000 | nan | 0.530000 | 1.200000 | 1.926000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 32 | 24.590500 | 422.289000 | 1301.310000 | 0.894239 | 2.755660 | 98.750000 | nan | 0.530000 | 1.200000 | 1.956000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 64 | 47.951400 | 427.188000 | 1334.680000 | 0.904614 | 2.826330 | 98.750000 | nan | 0.530000 | 1.200000 | 1.985000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 128 | 93.365400 | 429.768000 | 1370.960000 | 0.910078 | 2.903140 | 98.750000 | nan | 0.530000 | 1.200000 | 2.010000 | nan | 50% | l3 | NCS_FP16_50% | . MLP | NCS | FP16 | na | 1 | 1.666390 | 309.240000 | 600.099000 | 0.165289 | 0.320753 | 98.490000 | nan | 0.530000 | 1.200000 | 1.620000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 2 | 2.124410 | 381.922000 | 941.439000 | 0.204137 | 0.503199 | 98.490000 | nan | 0.530000 | 1.200000 | 1.710000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 4 | 3.079350 | 428.685000 | 1298.980000 | 0.229132 | 0.694303 | 98.490000 | nan | 0.530000 | 1.200000 | 1.744000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 8 | 5.069050 | 457.574000 | 1578.210000 | 0.244573 | 0.843551 | 98.490000 | nan | 0.530000 | 1.200000 | 1.779000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 16 | 8.648090 | 476.212000 | 1850.120000 | 0.254536 | 0.988888 | 98.490000 | nan | 0.530000 | 1.200000 | 1.816000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 32 | 16.109900 | 484.102000 | 1986.350000 | 0.258753 | 1.061710 | 98.490000 | nan | 0.530000 | 1.200000 | 1.835000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 64 | 30.168500 | 494.267000 | 2121.420000 | 0.264186 | 1.133900 | 98.490000 | nan | 0.530000 | 1.200000 | 1.837000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 128 | 58.250700 | 498.496000 | 2197.400000 | 0.266446 | 1.174510 | 98.490000 | nan | 0.530000 | 1.200000 | 1.877000 | nan | 25% | l3 | NCS_FP16_25% | . MLP | NCS | FP16 | na | 1 | 1.615700 | 316.199000 | 618.928000 | 0.043066 | 0.084298 | 97.950000 | nan | 0.530000 | 1.200000 | 1.548000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 2 | 1.972300 | 393.474000 | 1014.050000 | 0.053591 | 0.138113 | 97.950000 | nan | 0.530000 | 1.200000 | 1.628000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 4 | 2.670930 | 450.727000 | 1497.600000 | 0.061389 | 0.203974 | 97.950000 | nan | 0.530000 | 1.200000 | 1.670000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 8 | 4.186840 | 486.767000 | 1910.750000 | 0.066298 | 0.260244 | 97.950000 | nan | 0.530000 | 1.200000 | 1.699000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 16 | 7.118470 | 503.270000 | 2247.670000 | 0.068545 | 0.306133 | 97.950000 | nan | 0.530000 | 1.200000 | 1.711000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 32 | 12.945300 | 515.686000 | 2471.930000 | 0.070237 | 0.336677 | 97.950000 | nan | 0.530000 | 1.200000 | 1.735000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 64 | 24.005800 | 520.318000 | 2666.020000 | 0.070867 | 0.363112 | 97.950000 | nan | 0.530000 | 1.200000 | 1.719000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . MLP | NCS | FP16 | na | 128 | 45.776600 | 526.317000 | 2796.190000 | 0.071684 | 0.380841 | 97.950000 | nan | 0.530000 | 1.200000 | 1.764000 | nan | 12.5% | l3 | NCS_FP16_12.5% | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun . MLP | GPU | FP16 | maxp | 1 | 0.698266 | 976.168000 | 1466.410000 | 8.228700 | 12.361300 | 97.300000 | nan | 1.800000 | 4.700000 | 9.881000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 2 | 0.739980 | 1635.780000 | 2785.550000 | 13.789000 | 23.481000 | 97.300000 | nan | 1.800000 | 4.700000 | 9.903000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 4 | 0.766234 | 2515.970000 | 5392.600000 | 21.208600 | 45.457400 | 97.300000 | nan | 1.800000 | 4.700000 | 10.262000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 8 | 1.161670 | 3093.660000 | 7027.460000 | 26.078300 | 59.238700 | 97.300000 | nan | 1.800000 | 4.700000 | 9.645000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 16 | 1.248630 | 4112.450000 | 13008.000000 | 34.666300 | 109.652000 | 97.300000 | nan | 1.800000 | 4.700000 | 11.359000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 32 | 1.201560 | 5044.330000 | 29751.900000 | 42.521700 | 250.796000 | 97.300000 | nan | 1.800000 | 4.700000 | 10.959000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 64 | 1.370560 | 5688.890000 | 56369.000000 | 47.955100 | 475.168000 | 97.300000 | nan | 1.800000 | 4.700000 | 11.215000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP16 | maxp | 128 | 2.305000 | 5885.060000 | 61409.300000 | 49.608700 | 517.656000 | 97.300000 | nan | 1.800000 | 4.700000 | 12.142000 | nan | 100% | l3 | GPU_FP16_100% | . MLP | GPU | FP32 | maxp | 1 | 0.819372 | 877.464000 | 1231.270000 | 7.396670 | 10.379100 | 97.310000 | nan | 1.800000 | 4.700000 | 10.895000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 2 | 0.894066 | 1376.340000 | 1991.410000 | 11.602000 | 16.786800 | 97.310000 | nan | 1.800000 | 4.700000 | 10.915000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 4 | 0.958605 | 2115.700000 | 4023.290000 | 17.834500 | 33.914700 | 97.310000 | nan | 1.800000 | 4.700000 | 11.193000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 8 | 1.204900 | 3002.930000 | 6766.270000 | 25.313500 | 57.036900 | 97.310000 | nan | 1.800000 | 4.700000 | 11.915000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 16 | 1.252610 | 4129.030000 | 13126.400000 | 34.806100 | 110.650000 | 97.310000 | nan | 1.800000 | 4.700000 | 12.021000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 32 | 1.519840 | 4697.250000 | 24259.700000 | 39.595900 | 204.499000 | 97.310000 | nan | 1.800000 | 4.700000 | 12.271000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 64 | 2.768870 | 4899.520000 | 25678.300000 | 41.301000 | 216.458000 | 97.310000 | nan | 1.800000 | 4.700000 | 12.950000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP32 | maxp | 128 | 3.442500 | 5475.940000 | 39802.500000 | 46.160000 | 335.520000 | 97.310000 | nan | 1.800000 | 4.700000 | 12.366000 | nan | 100% | l3 | GPU_FP32_100% | . MLP | GPU | FP16 | maxp | 1 | 0.335562 | 1526.080000 | 3009.650000 | 3.231630 | 6.373230 | 97.460000 | nan | 1.800000 | 4.700000 | 8.718000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 2 | 0.356855 | 2386.950000 | 5676.310000 | 5.054600 | 12.020100 | 97.460000 | nan | 1.800000 | 4.700000 | 8.650000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 4 | 0.354211 | 3482.990000 | 11532.100000 | 7.375590 | 24.420300 | 97.460000 | nan | 1.800000 | 4.700000 | 8.868000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 8 | 0.509430 | 4179.590000 | 15901.400000 | 8.850700 | 33.672700 | 97.460000 | nan | 1.800000 | 4.700000 | 8.795000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 16 | 0.527234 | 5044.330000 | 30770.200000 | 10.681900 | 65.158900 | 97.460000 | nan | 1.800000 | 4.700000 | 9.686000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 32 | 0.628219 | 5505.380000 | 62458.100000 | 11.658200 | 132.261000 | 97.460000 | nan | 1.800000 | 4.700000 | 9.003000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 64 | 0.898875 | 5851.430000 | 94587.100000 | 12.391000 | 200.298000 | 97.460000 | nan | 1.800000 | 4.700000 | 8.679000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP16 | maxp | 128 | 1.126880 | 6168.670000 | 141671.000000 | 13.062800 | 300.003000 | 97.460000 | nan | 1.800000 | 4.700000 | 9.883000 | nan | 50% | l3 | GPU_FP16_50% | . MLP | GPU | FP32 | maxp | 1 | 0.334122 | 1560.980000 | 2952.860000 | 3.305520 | 6.252970 | 97.460000 | nan | 1.800000 | 4.700000 | 9.321000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 2 | 0.377549 | 2398.130000 | 5282.050000 | 5.078270 | 11.185300 | 97.460000 | nan | 1.800000 | 4.700000 | 9.532000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 4 | 0.380160 | 3482.990000 | 10581.100000 | 7.375590 | 22.406600 | 97.460000 | nan | 1.800000 | 4.700000 | 9.563000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 8 | 0.660625 | 4047.430000 | 15793.700000 | 8.570840 | 33.444700 | 97.460000 | nan | 1.800000 | 4.700000 | 10.240000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 16 | 0.749047 | 4807.510000 | 30638.500000 | 10.180400 | 64.880100 | 97.460000 | nan | 1.800000 | 4.700000 | 10.356000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 32 | 0.790344 | 5446.810000 | 57302.700000 | 11.534200 | 121.344000 | 97.460000 | nan | 1.800000 | 4.700000 | 10.371000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 64 | 1.198060 | 5720.670000 | 66823.300000 | 12.114100 | 141.505000 | 97.460000 | nan | 1.800000 | 4.700000 | 11.478000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP32 | maxp | 128 | 1.454250 | 6095.240000 | 103759.000000 | 12.907300 | 219.721000 | 97.460000 | nan | 1.800000 | 4.700000 | 11.120000 | nan | 50% | l3 | GPU_FP32_50% | . MLP | GPU | FP16 | maxp | 1 | 0.278191 | 1750.430000 | 3848.740000 | 0.935603 | 2.057150 | 97.440000 | nan | 1.800000 | 4.700000 | 7.334000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 2 | 0.259730 | 2820.940000 | 8504.140000 | 1.507790 | 4.545460 | 97.440000 | nan | 1.800000 | 4.700000 | 7.364000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 4 | 0.287484 | 3792.590000 | 15125.300000 | 2.027140 | 8.084490 | 97.440000 | nan | 1.800000 | 4.700000 | 7.284000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 8 | 0.307859 | 4697.250000 | 29380.500000 | 2.510680 | 15.703900 | 97.440000 | nan | 1.800000 | 4.700000 | 8.149000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 16 | 0.363625 | 5171.720000 | 56844.700000 | 2.764280 | 30.383500 | 97.440000 | nan | 1.800000 | 4.700000 | 8.354000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 32 | 0.526344 | 5919.080000 | 115863.000000 | 3.163750 | 61.928900 | 97.440000 | nan | 1.800000 | 4.700000 | 8.161000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 64 | 0.661312 | 5988.300000 | 145166.000000 | 3.200750 | 77.591100 | 97.440000 | nan | 1.800000 | 4.700000 | 8.740000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP16 | maxp | 128 | 0.800375 | 6243.900000 | 220832.000000 | 3.337370 | 118.035000 | 97.440000 | nan | 1.800000 | 4.700000 | 8.066000 | nan | 25% | l3 | GPU_FP16_25% | . MLP | GPU | FP32 | maxp | 1 | 0.222530 | 1980.660000 | 4836.440000 | 1.058660 | 2.585080 | 97.440000 | nan | 1.800000 | 4.700000 | 8.068000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 2 | 0.227563 | 2968.120000 | 9610.870000 | 1.586460 | 5.137010 | 97.440000 | nan | 1.800000 | 4.700000 | 7.972000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 4 | 0.235293 | 4063.490000 | 18903.800000 | 2.171940 | 10.104100 | 97.440000 | nan | 1.800000 | 4.700000 | 8.158000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 8 | 0.282313 | 4923.080000 | 29516.000000 | 2.631380 | 15.776300 | 97.440000 | nan | 1.800000 | 4.700000 | 8.505000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 16 | 0.514938 | 5120.000000 | 56496.600000 | 2.736640 | 30.197400 | 97.440000 | nan | 1.800000 | 4.700000 | 8.612000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 32 | 0.532937 | 5688.890000 | 105938.000000 | 3.040710 | 56.624000 | 97.440000 | nan | 1.800000 | 4.700000 | 8.547000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 64 | 0.692438 | 5953.490000 | 134489.000000 | 3.182140 | 71.884400 | 97.440000 | nan | 1.800000 | 4.700000 | 8.318000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP32 | maxp | 128 | 0.872125 | 6168.670000 | 193866.000000 | 3.297160 | 103.621000 | 97.440000 | nan | 1.800000 | 4.700000 | 9.199000 | nan | 25% | l3 | GPU_FP32_25% | . MLP | GPU | FP16 | maxp | 1 | 0.278080 | 1759.450000 | 3864.970000 | 0.239637 | 0.526409 | 97.150000 | nan | 1.800000 | 4.700000 | 6.661000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 2 | 0.285041 | 2716.180000 | 7639.510000 | 0.369944 | 1.040500 | 97.150000 | nan | 1.800000 | 4.700000 | 6.510000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 4 | 0.290605 | 3849.620000 | 15091.200000 | 0.524319 | 2.055420 | 97.150000 | nan | 1.800000 | 4.700000 | 6.643000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 8 | 0.306844 | 4785.050000 | 29828.100000 | 0.651723 | 4.062590 | 97.150000 | nan | 1.800000 | 4.700000 | 7.353000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 16 | 0.342703 | 5657.460000 | 71794.200000 | 0.770546 | 9.778360 | 97.150000 | nan | 1.800000 | 4.700000 | 7.652000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 32 | 0.317250 | 6023.530000 | 121789.000000 | 0.820405 | 16.587600 | 97.150000 | nan | 1.800000 | 4.700000 | 7.543000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 64 | 0.463625 | 6206.060000 | 192120.000000 | 0.845265 | 26.166800 | 97.150000 | nan | 1.800000 | 4.700000 | 7.886000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP16 | maxp | 128 | 0.665250 | 6360.250000 | 278034.000000 | 0.866266 | 37.868300 | 97.150000 | nan | 1.800000 | 4.700000 | 8.382000 | nan | 12.5% | l3 | GPU_FP16_12.5% | . MLP | GPU | FP32 | maxp | 1 | 0.216087 | 2019.720000 | 4963.280000 | 0.275086 | 0.675999 | 97.150000 | nan | 1.800000 | 4.700000 | 7.411000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 2 | 0.287818 | 3002.930000 | 9745.510000 | 0.408999 | 1.327340 | 97.150000 | nan | 1.800000 | 4.700000 | 7.265000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 4 | 0.369457 | 4129.030000 | 19384.000000 | 0.562374 | 2.640100 | 97.150000 | nan | 1.800000 | 4.700000 | 7.309000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 8 | 0.237187 | 5019.610000 | 36867.700000 | 0.683671 | 5.021380 | 97.150000 | nan | 1.800000 | 4.700000 | 7.732000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 16 | 0.410703 | 5688.890000 | 72480.200000 | 0.774827 | 9.871800 | 97.150000 | nan | 1.800000 | 4.700000 | 7.861000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 32 | 0.453156 | 5851.430000 | 140466.000000 | 0.796965 | 19.131500 | 97.150000 | nan | 1.800000 | 4.700000 | 7.759000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 64 | 0.591562 | 6095.240000 | 173530.000000 | 0.830171 | 23.634800 | 97.150000 | nan | 1.800000 | 4.700000 | 7.935000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . MLP | GPU | FP32 | maxp | 128 | 0.684250 | 6320.990000 | 264873.000000 | 0.860919 | 36.075700 | 97.150000 | nan | 1.800000 | 4.700000 | 8.310000 | nan | 12.5% | l3 | GPU_FP32_12.5% | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun . MLP | ZCU104-FINN | INT2 | nan | 1 | 0.023000 | nan | 43478.261000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.952500 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 2 | 0.036000 | nan | 55555.556000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.905000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 4 | 0.061000 | nan | 65573.770000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.940000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 8 | 0.111000 | nan | 72072.072000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.932500 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 16 | 0.210000 | nan | 76190.476000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.987500 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 32 | 0.408000 | nan | 78431.373000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 13.900000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 64 | 0.806000 | nan | 79404.467000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 14.277500 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 128 | 1.600000 | nan | 80000.000000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 14.365000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 256 | 3.190000 | nan | 80250.784000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 14.515000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT2 | nan | 512 | 6.369000 | nan | 80389.386000 | nan | nan | 98.750000 | nan | 9.200000 | 13.710000 | 14.950000 | nan | 100% | l3 | ZCU104-FINN_INT2_100% | . MLP | ZCU104-FINN | INT4 | nan | 1 | 0.014000 | nan | 71428.571000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.475000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 2 | 0.018000 | nan | 105263.158000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.340000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 4 | 0.024000 | nan | 153846.154000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.410000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 8 | 0.040000 | nan | 186046.512000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.385000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 16 | 0.080000 | nan | 213333.333000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.432500 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 32 | 0.128000 | nan | 226950.355000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.512500 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 64 | 0.256000 | nan | 235294.118000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.640000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 128 | 0.512000 | nan | 239252.336000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.587500 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 256 | 1.024000 | nan | 241737.488000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 14.980000 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT4 | nan | 512 | 2.048000 | nan | 242884.250000 | nan | nan | 98.620000 | nan | 9.200000 | 14.200000 | 15.112500 | nan | 50% | l3 | ZCU104-FINN_INT4_50% | . MLP | ZCU104-FINN | INT2 | nan | 1 | 0.008000 | nan | 125000.000000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.020000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 2 | 0.011000 | nan | 181818.182000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 12.997500 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 4 | 0.015000 | nan | 266666.667000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.005000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 8 | 0.023000 | nan | 347826.087000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 12.940000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 16 | 0.039000 | nan | 410256.410000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 12.932500 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 32 | 0.072000 | nan | 444444.444000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.020000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 64 | 0.138000 | nan | 463768.116000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.057500 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 128 | 0.269000 | nan | 475836.431000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.037500 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 256 | 0.531000 | nan | 482109.228000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.130000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT2 | nan | 512 | 1.056000 | nan | 484848.485000 | nan | nan | 98.490000 | nan | 9.200000 | 12.760000 | 13.185000 | nan | 50% | l3 | ZCU104-FINN_INT2_50% | . MLP | ZCU104-FINN | INT4 | nan | 1 | 0.005000 | nan | 200000.000000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.422500 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 2 | 0.008000 | nan | 285714.286000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.327500 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 4 | 0.012000 | nan | 400000.000000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.325000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 8 | 0.016000 | nan | 470588.235000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.320000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 16 | 0.032000 | nan | 533333.333000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.352500 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 32 | 0.064000 | nan | 561403.509000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.335000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 64 | 0.128000 | nan | 576576.577000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.415000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 128 | 0.256000 | nan | 589861.751000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.467500 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 256 | 0.512000 | nan | 595348.837000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.530000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT4 | nan | 512 | 1.024000 | nan | 598130.841000 | nan | nan | 98.290000 | nan | 9.200000 | 14.200000 | 14.595000 | nan | 25% | l3 | ZCU104-FINN_INT4_25% | . MLP | ZCU104-FINN | INT2 | nan | 1 | 0.002000 | nan | 500000.000000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.130000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 2 | 0.003000 | nan | 666666.667000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.010000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 4 | 0.004000 | nan | 1000000.000000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 13.980000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 8 | 0.007000 | nan | 1142857.143000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.022500 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 16 | 0.010000 | nan | 1600000.000000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.060000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 32 | 0.019000 | nan | 1684210.526000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.065000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 64 | 0.036000 | nan | 1777777.778000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.005000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 128 | 0.068000 | nan | 1882352.941000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.102500 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 256 | 0.134000 | nan | 1910447.761000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.145000 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT2 | nan | 512 | 0.265000 | nan | 1932075.472000 | nan | nan | 98.040000 | nan | 9.200000 | 13.860000 | 14.182500 | nan | 25% | l3 | ZCU104-FINN_INT2_25% | . MLP | ZCU104-FINN | INT4 | nan | 1 | 0.003000 | nan | 333333.330000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 2 | 0.004000 | nan | 500000.000000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 4 | 0.006000 | nan | 666666.670000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 8 | 0.009000 | nan | 888888.890000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 16 | 0.016000 | nan | 1000000.000000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 32 | 0.029000 | nan | 1103448.280000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 64 | 0.055000 | nan | 1163636.360000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 128 | 0.109000 | nan | 1174311.930000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 256 | 0.216000 | nan | 1185185.190000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT4 | nan | 512 | 0.429000 | nan | 1193473.190000 | nan | nan | 97.540000 | nan | 9.200000 | 14.200000 | 14.650000 | nan | 12.5% | l3 | ZCU104-FINN_INT4_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 1 | 0.002000 | nan | 1000000.000000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.182500 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 2 | 0.002000 | nan | 1000000.000000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.067500 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 4 | 0.003000 | nan | 1333333.333000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.100000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 8 | 0.004000 | nan | 2000000.000000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.020000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 16 | 0.006000 | nan | 2666666.667000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.060000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 32 | 0.010000 | nan | 3200000.000000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.000000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 64 | 0.019000 | nan | 3368421.053000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.045000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 128 | 0.035000 | nan | 3657142.857000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.055000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 256 | 0.068000 | nan | 3764705.882000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.075000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . MLP | ZCU104-FINN | INT2 | nan | 512 | 0.133000 | nan | 3849624.060000 | nan | nan | 96.850000 | nan | 9.200000 | 13.850000 | 14.120000 | nan | 12.5% | l3 | ZCU104-FINN_INT2_12.5% | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun . MLP | ZCU104-Bismo | INT4 | nan | 2 | 3.259364 | nan | 613.616569 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.225000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 4 | 5.631140 | nan | 710.335702 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.325000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 8 | 10.265632 | nan | 779.299316 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.300000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 16 | 19.714788 | nan | 811.573525 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.475000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 32 | 38.386224 | nan | 833.632399 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.175000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 64 | 76.340167 | nan | 838.352895 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.300000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT4 | nan | 128 | 154.567620 | nan | 828.116523 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.300000 | nan | 100% | l3 | ZCU104-Bismo_INT4_100% | . MLP | ZCU104-Bismo | INT2 | nan | 2 | 2.147294 | nan | 931.404959 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.175000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 4 | 3.365645 | nan | 1188.479510 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.425000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 8 | 5.782697 | nan | 1383.437545 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.550000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 16 | 10.675147 | nan | 1498.808400 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 32 | 20.320172 | nan | 1574.789820 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.175000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 64 | 39.836965 | nan | 1606.548089 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT2 | nan | 128 | 79.756498 | nan | 1604.884909 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.225000 | nan | 100% | l3 | ZCU104-Bismo_INT2_100% | . MLP | ZCU104-Bismo | INT4 | nan | 2 | 1.190105 | nan | 1680.524129 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.275000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 4 | 1.907534 | nan | 2096.948426 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.200000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 8 | 3.340349 | nan | 2394.959329 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.475000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 16 | 6.277260 | nan | 2548.882793 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 32 | 12.228749 | nan | 2616.784432 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 64 | 23.566854 | nan | 2715.678554 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT4 | nan | 128 | 46.917617 | nan | 2728.186302 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 50% | l3 | ZCU104-Bismo_INT4_50% | . MLP | ZCU104-Bismo | INT2 | nan | 2 | 0.849005 | nan | 2355.697897 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 4 | 1.227849 | nan | 3257.728513 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.225000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 8 | 2.001101 | nan | 3997.798612 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 16 | 3.562573 | nan | 4491.135663 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 32 | 6.650998 | nan | 4811.308017 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.325000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 64 | 12.741983 | nan | 5022.766080 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT2 | nan | 128 | 25.079286 | nan | 5103.813562 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 50% | l3 | ZCU104-Bismo_INT2_50% | . MLP | ZCU104-Bismo | INT4 | nan | 2 | 0.488890 | nan | 4090.899793 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 4 | 0.733966 | nan | 5449.841498 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 8 | 1.242979 | nan | 6436.147982 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.225000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 16 | 2.257038 | nan | 7088.935974 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.325000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 32 | 4.331067 | nan | 7388.479559 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 64 | 8.464694 | nan | 7560.816729 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT4 | nan | 128 | 16.747152 | nan | 7643.090598 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.550000 | nan | 25% | l3 | ZCU104-Bismo_INT4_25% | . MLP | ZCU104-Bismo | INT2 | nan | 2 | 0.378882 | nan | 5278.693924 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 4 | 0.511098 | nan | 7826.287718 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.325000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 8 | 0.783952 | nan | 10204.712919 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.275000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 16 | 1.346831 | nan | 11879.742848 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 32 | 2.448887 | nan | 13067.161248 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 64 | 4.681727 | nan | 13670.169149 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.325000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT2 | nan | 128 | 9.032107 | nan | 14171.665593 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.225000 | nan | 25% | l3 | ZCU104-Bismo_INT2_25% | . MLP | ZCU104-Bismo | INT4 | nan | 2 | 0.221656 | nan | 9022.990580 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 4 | 0.326347 | nan | 12256.884692 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 8 | 0.519242 | nan | 15407.065256 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.250000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 16 | 0.928151 | nan | 17238.574327 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.775000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 32 | 1.779600 | nan | 17981.563840 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.425000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 64 | 3.351983 | nan | 19093.175592 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT4 | nan | 128 | 6.721276 | nan | 19044.002954 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 12.5% | l3 | ZCU104-Bismo_INT4_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 2 | 0.177743 | nan | 11252.188551 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 4 | 0.237272 | nan | 16858.317641 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 8 | 0.352492 | nan | 22695.544099 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.350000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 16 | 0.588134 | nan | 27204.670770 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 32 | 1.049068 | nan | 30503.274479 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 64 | 1.952913 | nan | 32771.555478 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.375000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . MLP | ZCU104-Bismo | INT2 | nan | 128 | 3.816102 | nan | 33542.080374 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.400000 | nan | 12.5% | l3 | ZCU104-Bismo_INT2_12.5% | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun . MLP | U96-Quadcore A53 | INT4 | nan | 2 | 101.382000 | nan | 19.727368 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.314286 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 4 | 102.873000 | nan | 38.882894 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.320663 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 8 | 100.440000 | nan | 79.649542 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.320353 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 16 | 124.383000 | nan | 128.634942 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.321807 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 32 | 170.250000 | nan | 187.958884 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.310865 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 64 | 253.227000 | nan | 252.737662 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.320570 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 128 | 434.834000 | nan | 294.365206 | nan | nan | 98.770000 | nan | 9.200000 | 14.300000 | 15.322039 | nan | 100% | l3 | U96-Quadcore A53_INT4_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 2 | 100.792000 | nan | 19.842845 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.323613 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 4 | 101.204000 | nan | 39.524129 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.334228 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 8 | 100.627000 | nan | 79.501525 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.327745 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 16 | 125.092000 | nan | 127.905861 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.311869 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 32 | 170.559000 | nan | 187.618361 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.309146 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 64 | 253.599000 | nan | 252.366926 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.318727 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT2 | nan | 128 | 435.264000 | nan | 294.074401 | nan | nan | 98.750000 | nan | 9.200000 | 14.300000 | 15.312922 | nan | 100% | l3 | U96-Quadcore A53_INT2_100% | . MLP | U96-Quadcore A53 | INT4 | nan | 2 | 26.779000 | nan | 74.685388 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.353571 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 4 | 26.904000 | nan | 148.676777 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.359184 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 8 | 27.285000 | nan | 293.201393 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.370554 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 16 | 33.679000 | nan | 475.073488 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.363094 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 32 | 47.012000 | nan | 680.677274 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.362243 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 64 | 74.628000 | nan | 857.586965 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.363118 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 128 | 129.957000 | nan | 984.941173 | nan | nan | 98.620000 | nan | 9.200000 | 14.300000 | 15.360483 | nan | 50% | l3 | U96-Quadcore A53_INT4_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 2 | 26.684000 | nan | 74.951282 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.357660 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 4 | 27.236000 | nan | 146.864444 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.358208 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 8 | 26.752000 | nan | 299.043062 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.367722 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 16 | 33.614000 | nan | 475.992146 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.367203 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 32 | 46.919000 | nan | 682.026471 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.364860 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 64 | 74.500000 | nan | 859.060403 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.367707 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT2 | nan | 128 | 129.915000 | nan | 985.259593 | nan | nan | 98.490000 | nan | 9.200000 | 14.300000 | 15.365400 | nan | 50% | l3 | U96-Quadcore A53_INT2_50% | . MLP | U96-Quadcore A53 | INT4 | nan | 2 | 7.828000 | nan | 255.493102 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.348214 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 4 | 7.848000 | nan | 509.683996 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.348087 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 8 | 7.853000 | nan | 1018.718961 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.346164 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 16 | 10.063000 | nan | 1589.983106 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.354819 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 32 | 14.395000 | nan | 2222.994095 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.356949 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 64 | 23.355000 | nan | 2740.312567 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.353874 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 128 | 41.156000 | nan | 3110.117601 | nan | nan | 98.290000 | nan | 9.200000 | 14.300000 | 15.352365 | nan | 25% | l3 | U96-Quadcore A53_INT4_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 2 | 7.754000 | nan | 257.931390 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.338248 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 4 | 7.841000 | nan | 510.139013 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.337409 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 8 | 7.850000 | nan | 1019.108280 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.338295 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 16 | 10.115000 | nan | 1581.809194 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.342816 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 32 | 14.387000 | nan | 2224.230208 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.338731 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 64 | 23.176000 | nan | 2761.477390 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.336141 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT2 | nan | 128 | 41.228000 | nan | 3104.686136 | nan | nan | 98.040000 | nan | 9.200000 | 14.300000 | 15.336937 | nan | 25% | l3 | U96-Quadcore A53_INT2_25% | . MLP | U96-Quadcore A53 | INT4 | nan | 2 | 2.536000 | nan | 788.643533 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.403571 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 4 | 2.555000 | nan | 1565.557730 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.405612 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 8 | 2.608000 | nan | 3067.484663 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.409585 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 16 | 3.405000 | nan | 4698.972100 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.420983 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 32 | 5.066000 | nan | 6316.620608 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.395697 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 64 | 8.577000 | nan | 7461.816486 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.393603 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT4 | nan | 128 | 14.996000 | nan | 8535.609496 | nan | nan | 97.540000 | nan | 9.200000 | 14.300000 | 15.393147 | nan | 12.5% | l3 | U96-Quadcore A53_INT4_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 2 | 2.599000 | nan | 769.526741 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.392657 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 4 | 2.577000 | nan | 1552.192472 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.393918 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 8 | 2.566000 | nan | 3117.692907 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.393484 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 16 | 3.458000 | nan | 4626.951995 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.396590 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 32 | 5.027000 | nan | 6365.625622 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.398132 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 64 | 8.325000 | nan | 7687.687688 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.397999 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . MLP | U96-Quadcore A53 | INT2 | nan | 128 | 15.070000 | nan | 8493.696085 | nan | nan | 96.850000 | nan | 9.200000 | 14.300000 | 15.399641 | nan | 12.5% | l3 | U96-Quadcore A53_INT2_12.5% | . CIFAR-10 . download csv here . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun norm-lat-comp quant_model . CNV | NCS | FP16 | na | 1 | 4.979140 | 151.555000 | 200.838000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.728796 | 0.469450 | 100.000000 | l3 | NCS_FP16_100% | 0.000342 | FP16_NCS | . CNV | NCS | FP16 | na | 2 | 8.938290 | 162.738000 | 223.757000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.780300 | 0.938899 | 100.000000 | l3 | NCS_FP16_100% | 0.000614 | FP16_NCS | . CNV | NCS | FP16 | na | 4 | 16.847300 | 171.284000 | 237.426000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.823024 | 1.877799 | 100.000000 | l3 | NCS_FP16_100% | 0.001157 | FP16_NCS | . CNV | NCS | FP16 | na | 8 | 31.865800 | 177.259000 | 251.053000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.860921 | 3.755598 | 100.000000 | l3 | NCS_FP16_100% | 0.002188 | FP16_NCS | . CNV | NCS | FP16 | na | 16 | 61.773200 | 181.621000 | 259.012000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.879459 | 7.511196 | 100.000000 | l3 | NCS_FP16_100% | 0.004242 | FP16_NCS | . CNV | NCS | FP16 | na | 32 | 121.825000 | 183.067000 | 262.673000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.903725 | 15.022391 | 100.000000 | l3 | NCS_FP16_100% | 0.008366 | FP16_NCS | . CNV | NCS | FP16 | na | 64 | 242.098000 | 183.706000 | 264.356000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.903671 | 30.044783 | 100.000000 | l3 | NCS_FP16_100% | 0.016626 | FP16_NCS | . CNV | NCS | FP16 | na | 128 | 481.675000 | 184.240000 | 265.739000 | nan | nan | 87.020000 | nan | 0.530000 | 1.200000 | 1.911020 | 60.089565 | 100.000000 | l3 | NCS_FP16_100% | 0.033080 | FP16_NCS | . CNV | NCS | FP16 | na | 1 | 2.385490 | 251.922000 | 419.201000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.655401 | 0.118923 | 50.000000 | l3 | NCS_FP16_50% | 0.000164 | FP16_NCS | . CNV | NCS | FP16 | na | 2 | 3.939020 | 284.481000 | 507.740000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.676720 | 0.237846 | 50.000000 | l3 | NCS_FP16_50% | 0.000271 | FP16_NCS | . CNV | NCS | FP16 | na | 4 | 6.689380 | 310.979000 | 597.963000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.710000 | 0.475691 | 50.000000 | l3 | NCS_FP16_50% | 0.000459 | FP16_NCS | . CNV | NCS | FP16 | na | 8 | 12.415300 | 321.433000 | 644.367000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.730000 | 0.951382 | 50.000000 | l3 | NCS_FP16_50% | 0.000853 | FP16_NCS | . CNV | NCS | FP16 | na | 16 | 23.136900 | 334.428000 | 691.537000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.750000 | 1.902764 | 50.000000 | l3 | NCS_FP16_50% | 0.001589 | FP16_NCS | . CNV | NCS | FP16 | na | 32 | 44.706600 | 338.178000 | 715.779000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.770000 | 3.805528 | 50.000000 | l3 | NCS_FP16_50% | 0.003070 | FP16_NCS | . CNV | NCS | FP16 | na | 64 | 87.244400 | 342.120000 | 733.571000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.780000 | 7.611056 | 50.000000 | l3 | NCS_FP16_50% | 0.005992 | FP16_NCS | . CNV | NCS | FP16 | na | 128 | 173.158000 | 345.169000 | 739.209000 | nan | nan | 85.550000 | nan | 0.530000 | 1.200000 | 1.800000 | 15.222112 | 50.000000 | l3 | NCS_FP16_50% | 0.011892 | FP16_NCS | . CNV | NCS | FP16 | na | 1 | 1.954330 | 285.517000 | 511.684000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.590000 | 0.030511 | 25.000000 | l3 | NCS_FP16_25% | 0.000134 | FP16_NCS | . CNV | NCS | FP16 | na | 2 | 2.806340 | 344.874000 | 712.672000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.620000 | 0.061022 | 25.000000 | l3 | NCS_FP16_25% | 0.000193 | FP16_NCS | . CNV | NCS | FP16 | na | 4 | 4.625980 | 372.730000 | 864.682000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.620000 | 0.122043 | 25.000000 | l3 | NCS_FP16_25% | 0.000318 | FP16_NCS | . CNV | NCS | FP16 | na | 8 | 7.970990 | 393.913000 | 1003.640000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.630000 | 0.244087 | 25.000000 | l3 | NCS_FP16_25% | 0.000547 | FP16_NCS | . CNV | NCS | FP16 | na | 16 | 14.640300 | 407.873000 | 1092.870000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.640000 | 0.488174 | 25.000000 | l3 | NCS_FP16_25% | 0.001005 | FP16_NCS | . CNV | NCS | FP16 | na | 32 | 27.921000 | 418.169000 | 1146.090000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.650000 | 0.976347 | 25.000000 | l3 | NCS_FP16_25% | 0.001918 | FP16_NCS | . CNV | NCS | FP16 | na | 64 | 53.294900 | 422.250000 | 1200.870000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.650000 | 1.952694 | 25.000000 | l3 | NCS_FP16_25% | 0.003660 | FP16_NCS | . CNV | NCS | FP16 | na | 128 | 105.630000 | 426.946000 | 1211.780000 | nan | nan | 83.280000 | nan | 0.530000 | 1.200000 | 1.670000 | 3.905389 | 25.000000 | l3 | NCS_FP16_25% | 0.007254 | FP16_NCS | . CNV | NCS | FP16 | na | 1 | 1.900040 | 293.812000 | 526.305000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.560000 | 0.008018 | 12.500000 | l3 | NCS_FP16_12.5% | 0.000130 | FP16_NCS | . CNV | NCS | FP16 | na | 2 | 2.553630 | 356.569000 | 783.197000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.580000 | 0.016036 | 12.500000 | l3 | NCS_FP16_12.5% | 0.000175 | FP16_NCS | . CNV | NCS | FP16 | na | 4 | 3.949310 | 396.432000 | 1012.840000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.590000 | 0.032071 | 12.500000 | l3 | NCS_FP16_12.5% | 0.000271 | FP16_NCS | . CNV | NCS | FP16 | na | 8 | 6.920080 | 417.172000 | 1156.060000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.590000 | 0.064142 | 12.500000 | l3 | NCS_FP16_12.5% | 0.000475 | FP16_NCS | . CNV | NCS | FP16 | na | 16 | 12.604600 | 432.293000 | 1269.380000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.580000 | 0.128285 | 12.500000 | l3 | NCS_FP16_12.5% | 0.000866 | FP16_NCS | . CNV | NCS | FP16 | na | 32 | 23.689600 | 439.912000 | 1350.800000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.580000 | 0.256569 | 12.500000 | l3 | NCS_FP16_12.5% | 0.001627 | FP16_NCS | . CNV | NCS | FP16 | na | 64 | 45.677200 | 447.278000 | 1401.140000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.590000 | 0.513139 | 12.500000 | l3 | NCS_FP16_12.5% | 0.003137 | FP16_NCS | . CNV | NCS | FP16 | na | 128 | 89.225100 | 449.542000 | 1434.570000 | nan | nan | 77.820000 | nan | 0.530000 | 1.200000 | 1.580000 | 1.026277 | 12.500000 | l3 | NCS_FP16_12.5% | 0.006128 | FP16_NCS | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun norm-lat-comp quant_model . CNV | GPU | FP16 | maxp | 1 | 1.304400 | 567.942000 | 785.639000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.300000 | 0.469450 | 100.000000 | l3 | GPU_FP16_100% | 0.000090 | FP16_GPU | . CNV | GPU | FP16 | maxp | 2 | 2.086500 | 695.180000 | 976.935000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.400000 | 0.938899 | 100.000000 | l3 | GPU_FP16_100% | 0.000143 | FP16_GPU | . CNV | GPU | FP16 | maxp | 4 | 3.468830 | 867.797000 | 1153.660000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.100000 | 1.877799 | 100.000000 | l3 | GPU_FP16_100% | 0.000238 | FP16_GPU | . CNV | GPU | FP16 | maxp | 8 | 5.500290 | 1048.110000 | 1454.760000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.900000 | 3.755598 | 100.000000 | l3 | GPU_FP16_100% | 0.000378 | FP16_GPU | . CNV | GPU | FP16 | maxp | 16 | 9.843110 | 1149.270000 | 1666.980000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.900000 | 7.511196 | 100.000000 | l3 | GPU_FP16_100% | 0.000676 | FP16_GPU | . CNV | GPU | FP16 | maxp | 32 | 17.631200 | 1232.250000 | 1831.750000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.900000 | 15.022391 | 100.000000 | l3 | GPU_FP16_100% | 0.001211 | FP16_GPU | . CNV | GPU | FP16 | maxp | 64 | 33.654900 | 1286.430000 | 1909.280000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.900000 | 30.044783 | 100.000000 | l3 | GPU_FP16_100% | 0.002311 | FP16_GPU | . CNV | GPU | FP16 | maxp | 128 | 66.364800 | 1302.800000 | 1939.600000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 10.800000 | 60.089565 | 100.000000 | l3 | GPU_FP16_100% | 0.004558 | FP16_GPU | . CNV | GPU | FP32 | maxp | 1 | 1.940500 | 430.252000 | 515.510000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 11.100000 | 0.469450 | 100.000000 | l3 | GPU_FP32_100% | 0.000133 | FP32_GPU | . CNV | GPU | FP32 | maxp | 2 | 3.345520 | 501.224000 | 598.786000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 12.400000 | 0.938899 | 100.000000 | l3 | GPU_FP32_100% | 0.000230 | FP32_GPU | . CNV | GPU | FP32 | maxp | 4 | 5.684520 | 585.812000 | 703.573000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 11.800000 | 1.877799 | 100.000000 | l3 | GPU_FP32_100% | 0.000390 | FP32_GPU | . CNV | GPU | FP32 | maxp | 8 | 9.380380 | 691.425000 | 851.171000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 11.800000 | 3.755598 | 100.000000 | l3 | GPU_FP32_100% | 0.000644 | FP32_GPU | . CNV | GPU | FP32 | maxp | 16 | 16.990300 | 757.396000 | 954.766000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 11.700000 | 7.511196 | 100.000000 | l3 | GPU_FP32_100% | 0.001167 | FP32_GPU | . CNV | GPU | FP32 | maxp | 32 | 31.282800 | 809.486000 | 1031.790000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 11.600000 | 15.022391 | 100.000000 | l3 | GPU_FP32_100% | 0.002148 | FP32_GPU | . CNV | GPU | FP32 | maxp | 64 | 61.085700 | 829.822000 | 1057.700000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 12.400000 | 30.044783 | 100.000000 | l3 | GPU_FP32_100% | 0.004195 | FP32_GPU | . CNV | GPU | FP32 | maxp | 128 | 119.453000 | 839.344000 | 1072.660000 | nan | nan | 87.060000 | nan | 1.800000 | 4.700000 | 12.400000 | 60.089565 | 100.000000 | l3 | GPU_FP32_100% | 0.008204 | FP32_GPU | . CNV | GPU | FP16 | maxp | 1 | 0.608011 | 965.127000 | 1740.870000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 7.800000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000042 | FP16_GPU | . CNV | GPU | FP16 | maxp | 2 | 0.862916 | 1272.050000 | 2359.870000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 7.700000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000059 | FP16_GPU | . CNV | GPU | FP16 | maxp | 4 | 1.312840 | 1568.150000 | 3121.110000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 8.400000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000090 | FP16_GPU | . CNV | GPU | FP16 | maxp | 8 | 1.890530 | 1906.890000 | 4365.680000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 8.400000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000130 | FP16_GPU | . CNV | GPU | FP16 | maxp | 16 | 3.090030 | 2155.790000 | 5392.770000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 7.600000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000212 | FP16_GPU | . CNV | GPU | FP16 | maxp | 32 | 5.447190 | 2316.740000 | 6025.160000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 7.500000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000374 | FP16_GPU | . CNV | GPU | FP16 | maxp | 64 | 10.151100 | 2432.300000 | 6478.430000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 7.500000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.000697 | FP16_GPU | . CNV | GPU | FP16 | maxp | 128 | 19.256300 | 2528.400000 | 6618.150000 | nan | nan | 85.570000 | nan | 1.800000 | 4.700000 | 8.400000 | nan | 50.000000 | l3 | GPU_FP16_50% | 0.001322 | FP16_GPU | . CNV | GPU | FP32 | maxp | 1 | 0.751665 | 853.333000 | 1327.070000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 8.500000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000052 | FP32_GPU | . CNV | GPU | FP32 | maxp | 2 | 1.201480 | 1058.950000 | 1675.520000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.200000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000083 | FP32_GPU | . CNV | GPU | FP32 | maxp | 4 | 2.028070 | 1245.740000 | 2001.730000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.200000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000139 | FP32_GPU | . CNV | GPU | FP32 | maxp | 8 | 3.060010 | 1508.100000 | 2638.560000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.100000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000210 | FP32_GPU | . CNV | GPU | FP32 | maxp | 16 | 5.215470 | 1678.690000 | 3124.470000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.300000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000358 | FP32_GPU | . CNV | GPU | FP32 | maxp | 32 | 9.299470 | 1818.830000 | 3455.320000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.200000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.000639 | FP32_GPU | . CNV | GPU | FP32 | maxp | 64 | 17.423000 | 1903.350000 | 3713.930000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.300000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.001197 | FP32_GPU | . CNV | GPU | FP32 | maxp | 128 | 33.716400 | 1943.070000 | 3744.290000 | nan | nan | 85.600000 | nan | 1.800000 | 4.700000 | 9.300000 | nan | 50.000000 | l3 | GPU_FP32_50% | 0.002316 | FP32_GPU | . CNV | GPU | FP16 | maxp | 1 | 0.571742 | 1025.030000 | 1869.410000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.300000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000039 | FP16_GPU | . CNV | GPU | FP16 | maxp | 2 | 0.627033 | 1542.170000 | 3449.150000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.200000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000043 | FP16_GPU | . CNV | GPU | FP16 | maxp | 4 | 0.709281 | 2133.330000 | 5862.890000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.800000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000049 | FP16_GPU | . CNV | GPU | FP16 | maxp | 8 | 0.931445 | 2534.650000 | 9056.340000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.900000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000064 | FP16_GPU | . CNV | GPU | FP16 | maxp | 16 | 1.401970 | 2813.190000 | 12232.400000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 7.000000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000096 | FP16_GPU | . CNV | GPU | FP16 | maxp | 32 | 2.365910 | 3084.340000 | 14952.400000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.900000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000162 | FP16_GPU | . CNV | GPU | FP16 | maxp | 64 | 4.128690 | 3230.280000 | 16486.900000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 6.900000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000284 | FP16_GPU | . CNV | GPU | FP16 | maxp | 128 | 7.459370 | 3335.500000 | 17483.400000 | nan | nan | 83.310000 | nan | 1.800000 | 4.700000 | 7.000000 | nan | 25.000000 | l3 | GPU_FP16_25% | 0.000512 | FP16_GPU | . CNV | GPU | FP32 | maxp | 1 | 0.513143 | 1109.430000 | 2075.170000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 6.800000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000035 | FP32_GPU | . CNV | GPU | FP32 | maxp | 2 | 0.563732 | 1635.780000 | 3575.820000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.400000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000039 | FP32_GPU | . CNV | GPU | FP32 | maxp | 4 | 0.901777 | 1917.600000 | 4504.010000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.100000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000062 | FP32_GPU | . CNV | GPU | FP32 | maxp | 8 | 1.271340 | 2327.270000 | 6430.590000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.300000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000087 | FP32_GPU | . CNV | GPU | FP32 | maxp | 16 | 1.979410 | 2572.860000 | 8374.360000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.400000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000136 | FP32_GPU | . CNV | GPU | FP32 | maxp | 32 | 3.308250 | 2852.370000 | 9900.220000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.300000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000227 | FP32_GPU | . CNV | GPU | FP32 | maxp | 64 | 6.260000 | 2925.710000 | 10667.300000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.300000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000430 | FP32_GPU | . CNV | GPU | FP32 | maxp | 128 | 11.409000 | 3038.580000 | 11247.100000 | nan | nan | 83.250000 | nan | 1.800000 | 4.700000 | 7.200000 | nan | 25.000000 | l3 | GPU_FP32_25% | 0.000784 | FP32_GPU | . CNV | GPU | FP16 | maxp | 1 | 0.552353 | 1051.330000 | 1888.200000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 5.700000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000038 | FP16_GPU | . CNV | GPU | FP16 | maxp | 2 | 0.593285 | 1590.060000 | 3644.020000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 5.600000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000041 | FP16_GPU | . CNV | GPU | FP16 | maxp | 4 | 0.614004 | 2295.960000 | 7367.220000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 5.500000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000042 | FP16_GPU | . CNV | GPU | FP16 | maxp | 8 | 0.654227 | 2860.340000 | 12703.000000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 5.500000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000045 | FP16_GPU | . CNV | GPU | FP16 | maxp | 16 | 0.963234 | 3084.340000 | 18132.600000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 5.900000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000066 | FP16_GPU | . CNV | GPU | FP16 | maxp | 32 | 1.466280 | 3390.730000 | 23181.600000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 6.300000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000101 | FP16_GPU | . CNV | GPU | FP16 | maxp | 64 | 2.444440 | 3555.560000 | 27244.900000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 6.400000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000168 | FP16_GPU | . CNV | GPU | FP16 | maxp | 128 | 4.405000 | 3631.210000 | 29763.100000 | nan | nan | 77.810000 | nan | 1.800000 | 4.700000 | 6.300000 | nan | 12.500000 | l3 | GPU_FP16_12.5% | 0.000303 | FP16_GPU | . CNV | GPU | FP32 | maxp | 1 | 0.508646 | 1116.680000 | 2095.260000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 5.500000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000035 | FP32_GPU | . CNV | GPU | FP32 | maxp | 2 | 0.526775 | 1706.670000 | 4135.700000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.300000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000036 | FP32_GPU | . CNV | GPU | FP32 | maxp | 4 | 0.537918 | 2386.950000 | 8205.260000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.900000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000037 | FP32_GPU | . CNV | GPU | FP32 | maxp | 8 | 0.781062 | 2737.970000 | 10589.700000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.800000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000054 | FP32_GPU | . CNV | GPU | FP32 | maxp | 16 | 1.148410 | 3065.870000 | 14488.200000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.200000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000079 | FP32_GPU | . CNV | GPU | FP32 | maxp | 32 | 2.177810 | 3210.030000 | 16511.900000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.300000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000150 | FP32_GPU | . CNV | GPU | FP32 | maxp | 64 | 3.606190 | 3368.420000 | 18975.300000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.200000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000248 | FP32_GPU | . CNV | GPU | FP32 | maxp | 128 | 6.471000 | 3471.190000 | 20283.300000 | nan | nan | 77.840000 | nan | 1.800000 | 4.700000 | 6.100000 | nan | 12.500000 | l3 | GPU_FP32_12.5% | 0.000444 | FP32_GPU | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun norm-lat-comp quant_model . CNV | ZCU104-FINN | INT4 | nan | 1 | 4.874000 | nan | 205.170000 | nan | 96.317001 | 87.420000 | nan | 9.200000 | 11.800000 | 15.025000 | 0.469450 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.000335 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 2 | 6.872000 | nan | 291.078000 | nan | 136.646488 | 87.420000 | nan | 9.200000 | 11.800000 | 15.400000 | 0.938899 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.000472 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 4 | 9.884000 | nan | 404.694000 | nan | 189.983488 | 87.420000 | nan | 9.200000 | 11.800000 | 15.875000 | 1.877799 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.000679 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 8 | 15.704000 | nan | 509.359000 | nan | 239.118444 | 87.420000 | nan | 9.200000 | 11.800000 | 16.700000 | 3.755598 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.001078 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 16 | 27.344000 | nan | 584.988000 | nan | 274.622457 | 87.420000 | nan | 9.200000 | 11.800000 | 17.575000 | 7.511196 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.001878 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 32 | 50.656000 | nan | 631.874000 | nan | 296.633077 | 87.420000 | nan | 9.200000 | 11.800000 | 19.250000 | 15.022391 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.003479 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 64 | 97.216000 | nan | 658.267000 | nan | 309.023264 | 87.420000 | nan | 9.200000 | 11.800000 | 19.300000 | 30.044783 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.006676 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 128 | 190.336000 | nan | 672.301000 | nan | 315.611522 | 87.420000 | nan | 9.200000 | 11.800000 | 19.275000 | 60.089565 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.013072 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 256 | 376.832000 | nan | 679.548000 | nan | 319.013624 | 87.420000 | nan | 9.200000 | 11.800000 | 19.350000 | 120.179130 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.025879 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 512 | 749.568000 | nan | 683.229000 | nan | 320.741668 | 87.420000 | nan | 9.200000 | 11.800000 | 19.375000 | 240.358261 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 0.051477 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 10000 | 14561.129000 | nan | 686.760000 | nan | 322.399295 | 88.420000 | nan | 9.200000 | 11.800000 | 19.762500 | 4694.497280 | 100.000000 | l3 | ZCU104-FINN_INT4_100% | 1.000000 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 1 | 1.299000 | nan | 769.823000 | nan | 361.393198 | 86.860000 | nan | 9.200000 | 11.600000 | 14.300000 | 0.469450 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000089 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 2 | 1.784000 | nan | 1121.076000 | nan | 526.288823 | 86.860000 | nan | 9.200000 | 11.600000 | 14.425000 | 0.938899 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000123 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 4 | 2.600000 | nan | 1539.053000 | nan | 722.508012 | 86.860000 | nan | 9.200000 | 11.600000 | 14.475000 | 1.877799 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000179 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 8 | 3.928000 | nan | 2034.588000 | nan | 955.136783 | 86.860000 | nan | 9.200000 | 11.600000 | 14.350000 | 3.755598 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000270 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 16 | 6.592000 | nan | 2425.345000 | nan | 1138.577551 | 86.860000 | nan | 9.200000 | 11.600000 | 14.825000 | 7.511196 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000453 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 32 | 11.936000 | nan | 2682.763000 | nan | 1259.422361 | 86.860000 | nan | 9.200000 | 11.600000 | 14.950000 | 15.022391 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.000820 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 64 | 22.592000 | nan | 2832.987000 | nan | 1329.944977 | 86.860000 | nan | 9.200000 | 11.600000 | 15.925000 | 30.044783 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.001552 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 128 | 43.904000 | nan | 2914.655000 | nan | 1368.283997 | 86.860000 | nan | 9.200000 | 11.600000 | 17.175000 | 60.089565 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.003015 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 256 | 86.528000 | nan | 2957.315000 | nan | 1388.310722 | 86.860000 | nan | 9.200000 | 11.600000 | 17.175000 | 120.179130 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.005942 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 512 | 172.032000 | nan | 2979.082000 | nan | 1398.529235 | 86.860000 | nan | 9.200000 | 11.600000 | 17.175000 | 240.358261 | 100.000000 | l3 | ZCU104-FINN_INT2_100% | 0.011814 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 1 | 0.507000 | nan | 1972.387000 | nan | 234.561690 | 84.880000 | nan | 9.200000 | 12.000000 | 14.675000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000035 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 2 | 0.680000 | nan | 2941.176000 | nan | 349.772744 | 84.880000 | nan | 9.200000 | 12.000000 | 14.475000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000047 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 4 | 0.972000 | nan | 4115.226000 | nan | 489.394001 | 84.880000 | nan | 9.200000 | 12.000000 | 14.750000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000067 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 8 | 1.456000 | nan | 5486.968000 | nan | 652.525335 | 84.880000 | nan | 9.200000 | 12.000000 | 15.000000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000100 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 16 | 2.432000 | nan | 6576.243000 | nan | 782.064915 | 84.880000 | nan | 9.200000 | 12.000000 | 14.975000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000167 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 32 | 4.384000 | nan | 7304.268000 | nan | 868.643652 | 84.880000 | nan | 9.200000 | 12.000000 | 14.975000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000301 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 64 | 8.250000 | nan | 7732.270000 | nan | 919.542828 | 84.880000 | nan | 9.200000 | 12.000000 | 15.800000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.000567 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 128 | 16.128000 | nan | 7965.152000 | nan | 947.237796 | 84.880000 | nan | 9.200000 | 12.000000 | 17.125000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.001108 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 256 | 31.744000 | nan | 8086.935000 | nan | 961.720565 | 84.880000 | nan | 9.200000 | 12.000000 | 20.275000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.002180 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 512 | 62.976000 | nan | 8149.233000 | nan | 969.129215 | 84.880000 | nan | 9.200000 | 12.000000 | 21.175000 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.004325 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 10000 | 1218.125000 | nan | 8209.332000 | nan | 976.276354 | 85.880000 | nan | 9.200000 | 12.000000 | 21.357500 | nan | 50.000000 | l3 | ZCU104-FINN_INT4_50% | 0.083656 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 1 | 0.270000 | nan | 3703.704000 | nan | 440.454672 | 84.290000 | nan | 9.200000 | 12.000000 | 13.750000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000019 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 2 | 0.366000 | nan | 5449.591000 | nan | 648.080359 | 84.290000 | nan | 9.200000 | 12.000000 | 13.725000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000025 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 4 | 0.528000 | nan | 7575.758000 | nan | 900.929990 | 84.290000 | nan | 9.200000 | 12.000000 | 13.475000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000036 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 8 | 0.776000 | nan | 10309.278000 | nan | 1226.007711 | 84.290000 | nan | 9.200000 | 12.000000 | 13.475000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000053 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 16 | 1.248000 | nan | 12892.828000 | nan | 1533.250587 | 84.290000 | nan | 9.200000 | 12.000000 | 13.675000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000086 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 32 | 2.176000 | nan | 14739.751000 | nan | 1752.891753 | 84.290000 | nan | 9.200000 | 12.000000 | 13.500000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000149 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 64 | 4.032000 | nan | 15880.893000 | nan | 1888.599500 | 84.290000 | nan | 9.200000 | 12.000000 | 13.775000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000277 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 128 | 7.808000 | nan | 16516.129000 | nan | 1964.143513 | 84.290000 | nan | 9.200000 | 12.000000 | 14.100000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.000536 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 256 | 15.104000 | nan | 16855.412000 | nan | 2004.491981 | 84.290000 | nan | 9.200000 | 12.000000 | 14.875000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.001037 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 512 | 30.208000 | nan | 17029.769000 | nan | 2025.226995 | 84.290000 | nan | 9.200000 | 12.000000 | 15.775000 | nan | 50.000000 | l3 | ZCU104-FINN_INT2_50% | 0.002075 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 1 | 0.161000 | nan | 6211.180000 | nan | 189.508369 | 81.090000 | nan | 9.200000 | 11.500000 | 13.850000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000011 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 2 | 0.244000 | nan | 8163.265000 | nan | 249.068138 | 81.090000 | nan | 9.200000 | 11.500000 | 13.850000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000017 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 4 | 0.396000 | nan | 10075.567000 | nan | 307.414093 | 81.090000 | nan | 9.200000 | 11.500000 | 14.200000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000027 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 8 | 0.664000 | nan | 12121.212000 | nan | 369.828457 | 81.090000 | nan | 9.200000 | 11.500000 | 13.800000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000046 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 16 | 1.184000 | nan | 13547.841000 | nan | 413.356117 | 81.090000 | nan | 9.200000 | 11.500000 | 13.875000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000081 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 32 | 2.240000 | nan | 14388.489000 | nan | 439.005001 | 81.090000 | nan | 9.200000 | 11.500000 | 13.925000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000154 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 64 | 4.288000 | nan | 14852.634000 | nan | 453.166458 | 81.090000 | nan | 9.200000 | 11.500000 | 13.900000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000294 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 128 | 8.448000 | nan | 15094.340000 | nan | 460.541113 | 81.090000 | nan | 9.200000 | 11.500000 | 14.250000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.000580 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 256 | 16.896000 | nan | 15219.071000 | nan | 464.346762 | 81.090000 | nan | 9.200000 | 11.500000 | 14.950000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.001160 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 512 | 33.280000 | nan | 15282.214000 | nan | 466.273308 | 81.090000 | nan | 9.200000 | 11.500000 | 15.400000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.002286 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 10000 | 651.779000 | nan | 15342.620000 | nan | 468.116347 | 81.090000 | nan | 9.200000 | 11.500000 | 16.625000 | nan | 25.000000 | l3 | ZCU104-FINN_INT4_25% | 0.044762 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 1 | 0.119000 | nan | 8403.361000 | nan | 256.393670 | 79.890000 | nan | 9.200000 | 11.500000 | 13.475000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000008 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 2 | 0.164000 | nan | 12195.122000 | nan | 372.083514 | 79.890000 | nan | 9.200000 | 11.500000 | 13.375000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000011 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 4 | 0.252000 | nan | 15936.255000 | nan | 486.228654 | 79.890000 | nan | 9.200000 | 11.500000 | 13.075000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000017 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 8 | 0.384000 | nan | 20942.408000 | nan | 638.970627 | 79.890000 | nan | 9.200000 | 11.500000 | 13.075000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000026 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 16 | 0.640000 | nan | 24844.720000 | nan | 758.033476 | 79.890000 | nan | 9.200000 | 11.500000 | 13.025000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000044 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 32 | 1.184000 | nan | 27373.824000 | nan | 835.198583 | 79.890000 | nan | 9.200000 | 11.500000 | 12.950000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000081 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 64 | 2.240000 | nan | 28854.824000 | nan | 880.385149 | 79.890000 | nan | 9.200000 | 11.500000 | 13.075000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000154 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 128 | 4.352000 | nan | 29657.090000 | nan | 904.862965 | 79.890000 | nan | 9.200000 | 11.500000 | 13.225000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000299 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 256 | 8.448000 | nan | 30075.188000 | nan | 917.619490 | 79.890000 | nan | 9.200000 | 11.500000 | 13.325000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.000580 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 512 | 16.896000 | nan | 30286.897000 | nan | 924.078911 | 79.890000 | nan | 9.200000 | 11.500000 | 13.825000 | nan | 25.000000 | l3 | ZCU104-FINN_INT2_25% | 0.001160 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 1 | 0.072000 | nan | 13888.889000 | nan | 111.358223 | 75.850000 | nan | 9.200000 | 11.000000 | 13.700000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000005 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 2 | 0.120000 | nan | 16666.667000 | nan | 133.629869 | 75.850000 | nan | 9.200000 | 11.000000 | 13.350000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000008 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 4 | 0.208000 | nan | 19138.756000 | nan | 153.450565 | 75.850000 | nan | 9.200000 | 11.000000 | 13.300000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000014 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 8 | 0.368000 | nan | 21739.130000 | nan | 174.299823 | 75.850000 | nan | 9.200000 | 11.000000 | 13.550000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000025 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 16 | 0.688000 | nan | 23357.664000 | nan | 187.276892 | 75.850000 | nan | 9.200000 | 11.000000 | 13.225000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000047 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 32 | 1.312000 | nan | 24242.424000 | nan | 194.370713 | 75.850000 | nan | 9.200000 | 11.000000 | 13.150000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000090 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 64 | 2.560000 | nan | 24719.969000 | nan | 198.199570 | 75.850000 | nan | 9.200000 | 11.000000 | 13.175000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000176 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 128 | 5.120000 | nan | 24960.998000 | nan | 200.132090 | 75.850000 | nan | 9.200000 | 11.000000 | 13.275000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000352 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 256 | 10.240000 | nan | 25085.742000 | nan | 201.132262 | 75.850000 | nan | 9.200000 | 11.000000 | 13.400000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.000703 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 512 | 20.480000 | nan | 25146.113000 | nan | 201.616304 | 75.850000 | nan | 9.200000 | 11.000000 | 13.500000 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.001406 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT4 | nan | 10000 | 396.730000 | nan | 25206.016000 | nan | 202.096593 | 75.850000 | nan | 9.200000 | 11.000000 | 14.347500 | nan | 12.500000 | l3 | ZCU104-FINN_INT4_12.5% | 0.027246 | INT4_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 1 | 0.086000 | nan | 23255.814000 | nan | 186.460279 | 73.640000 | nan | 9.200000 | 11.000000 | 13.225000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000006 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 2 | 0.126000 | nan | 31746.032000 | nan | 254.533081 | 73.640000 | nan | 9.200000 | 11.000000 | 12.875000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000009 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 4 | 0.200000 | nan | 40201.006000 | nan | 322.323304 | 73.640000 | nan | 9.200000 | 11.000000 | 13.150000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000014 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 8 | 0.328000 | nan | 48484.848000 | nan | 388.741426 | 73.640000 | nan | 9.200000 | 11.000000 | 12.775000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000023 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 16 | 0.592000 | nan | 53962.900000 | nan | 432.663308 | 73.640000 | nan | 9.200000 | 11.000000 | 12.750000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000041 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 32 | 1.120000 | nan | 57296.330000 | nan | 459.390056 | 73.640000 | nan | 9.200000 | 11.000000 | 12.675000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000077 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 64 | 2.176000 | nan | 59095.106000 | nan | 473.812268 | 73.640000 | nan | 9.200000 | 11.000000 | 12.625000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000149 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 128 | 4.224000 | nan | 60037.524000 | nan | 481.368380 | 73.640000 | nan | 9.200000 | 11.000000 | 12.675000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000290 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 256 | 8.448000 | nan | 60512.942000 | nan | 485.180182 | 73.640000 | nan | 9.200000 | 11.000000 | 12.725000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.000580 | INT2_ZCU104-FINN | . CNV | ZCU104-FINN | INT2 | nan | 512 | 16.896000 | nan | 60757.090000 | nan | 487.137710 | 73.640000 | nan | 9.200000 | 11.000000 | 12.675000 | nan | 12.500000 | l3 | ZCU104-FINN_INT2_12.5% | 0.001160 | INT2_ZCU104-FINN | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun norm-lat-comp quant_model . CNV | ZCU104-Bismo | INT2 | nan | 2 | 9.114334 | nan | 219.434577 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.000000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.000626 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 4 | 16.680774 | nan | 239.797026 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.150000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.001146 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 8 | 31.695208 | nan | 252.404088 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.250000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.002177 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 16 | 63.422265 | nan | 252.277334 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.475000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.004356 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 32 | 121.255614 | nan | 263.905307 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.475000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.008327 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 64 | 247.773838 | nan | 258.300071 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.600000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.017016 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 128 | 498.197604 | nan | 256.926165 | nan | nan | 84.290000 | nan | 9.200000 | nan | 15.750000 | nan | 50.000000 | l3 | ZCU104-Bismo_INT2_50% | 0.034214 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 2 | 6.862861 | nan | 291.423671 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.975000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.000471 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 4 | 12.062617 | nan | 331.603009 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.025000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.000828 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 8 | 25.337448 | nan | 315.738192 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.225000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.001740 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 16 | 44.035643 | nan | 363.342036 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.400000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.003024 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 32 | 88.454574 | nan | 361.767614 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.500000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.006075 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 64 | 188.719159 | nan | 339.128260 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.475000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.012960 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 128 | 347.028579 | nan | 368.845702 | nan | nan | 81.090000 | nan | 9.200000 | nan | 15.650000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT4_25% | 0.023833 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 2 | 4.206040 | nan | 475.506641 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.825000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.000289 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 4 | 7.654349 | nan | 522.578719 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.975000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.000526 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 8 | 15.170309 | nan | 527.345897 | nan | nan | 79.890000 | nan | 9.200000 | nan | 15.000000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.001042 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 16 | 27.868153 | nan | 574.132053 | nan | nan | 79.890000 | nan | 9.200000 | nan | 15.275000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.001914 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 32 | 55.855311 | nan | 572.908811 | nan | nan | 79.890000 | nan | 9.200000 | nan | 15.475000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.003836 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 64 | 114.312915 | nan | 559.866750 | nan | nan | 79.890000 | nan | 9.200000 | nan | 15.475000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.007851 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 128 | 220.039205 | nan | 581.714518 | nan | nan | 79.890000 | nan | 9.200000 | nan | 15.500000 | nan | 25.000000 | l3 | ZCU104-Bismo_INT2_25% | 0.015111 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 2 | 4.180616 | nan | 478.398456 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.850000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.000287 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 4 | 7.281409 | nan | 549.344265 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.825000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.000500 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 8 | 14.385140 | nan | 556.129466 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.950000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.000988 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 16 | 31.355124 | nan | 510.283428 | nan | nan | 75.850000 | nan | 9.200000 | nan | 15.275000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.002153 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 32 | 56.983773 | nan | 561.563375 | nan | nan | 75.850000 | nan | 9.200000 | nan | 15.475000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.003913 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 64 | 119.823216 | nan | 534.120199 | nan | nan | 75.850000 | nan | 9.200000 | nan | 15.500000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.008229 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT4 | nan | 128 | 211.559943 | nan | 605.029469 | nan | nan | 75.850000 | nan | 9.200000 | nan | 15.525000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT4_12.5% | 0.014529 | INT4_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 2 | 2.664596 | nan | 750.582799 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.850000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.000183 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 4 | 4.831999 | nan | 827.814775 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.775000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.000332 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 8 | 9.481912 | nan | 843.711735 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.875000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.000651 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 16 | 19.575715 | nan | 817.339260 | nan | nan | 73.640000 | nan | 9.200000 | nan | 15.125000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.001344 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 32 | 37.490798 | nan | 853.542770 | nan | nan | 73.640000 | nan | 9.200000 | nan | 15.475000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.002575 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 64 | 76.311300 | nan | 838.670023 | nan | nan | 73.640000 | nan | 9.200000 | nan | 15.475000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.005241 | INT2_ZCU104-Bismo | . CNV | ZCU104-Bismo | INT2 | nan | 128 | 144.856425 | nan | 883.633570 | nan | nan | 73.640000 | nan | 9.200000 | nan | 15.500000 | nan | 12.500000 | l3 | ZCU104-Bismo_INT2_12.5% | 0.009948 | INT2_ZCU104-Bismo | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun norm-lat-comp quant_model . CNV | U96-Quadcore A53 | INT2 | nan | 2 | 34.132000 | nan | 58.596039 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.002344 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 4 | 52.668000 | nan | 75.947444 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.003617 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 8 | 89.495000 | nan | 89.390469 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.006146 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 16 | 164.939000 | nan | 97.005560 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.011327 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 32 | 320.240000 | nan | 99.925056 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.021993 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 64 | 620.131000 | nan | 103.204000 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.042588 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 128 | 1227.069000 | nan | 104.313612 | nan | nan | 84.290000 | nan | 9.200000 | nan | 14.500000 | nan | 50.000000 | l3 | U96-Quadcore A53_INT2_50% | 0.084270 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 2 | 8.550000 | nan | 233.918129 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.000587 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 4 | 14.137000 | nan | 282.945462 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.000971 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 8 | 25.200000 | nan | 317.460317 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.001731 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 16 | 46.580000 | nan | 343.495062 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.003199 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 32 | 90.412000 | nan | 353.935318 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.006209 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 64 | 178.848000 | nan | 357.845768 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.012283 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 128 | 353.671000 | nan | 361.918280 | nan | nan | 81.090000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT4_25% | 0.024289 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 2 | 8.433000 | nan | 237.163524 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.000579 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 4 | 14.103000 | nan | 283.627597 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.000969 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 8 | 24.808000 | nan | 322.476620 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.001704 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 16 | 46.974000 | nan | 340.613957 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.003226 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 32 | 90.564000 | nan | 353.341284 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.006220 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 64 | 178.144000 | nan | 359.259925 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.012234 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 128 | 351.970000 | nan | 363.667358 | nan | nan | 79.890000 | nan | 9.200000 | nan | 14.500000 | nan | 25.000000 | l3 | U96-Quadcore A53_INT2_25% | 0.024172 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 2 | 3.625000 | nan | 551.724138 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.000249 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 4 | 6.410000 | nan | 624.024961 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.000440 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 8 | 11.712000 | nan | 683.060109 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.000804 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 16 | 22.370000 | nan | 715.243630 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.001536 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 32 | 43.397000 | nan | 737.378160 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.002980 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 64 | 85.380000 | nan | 749.590068 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.005864 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT4 | nan | 128 | 168.071000 | nan | 761.582902 | nan | nan | 75.850000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT4_12.5% | 0.011542 | INT4_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 2 | 3.651000 | nan | 547.795125 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.000251 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 4 | 6.306000 | nan | 634.316524 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.000433 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 8 | 11.731000 | nan | 681.953798 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.000806 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 16 | 22.210000 | nan | 720.396218 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.001525 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 32 | 43.493000 | nan | 735.750581 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.002987 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 64 | 85.127000 | nan | 751.817872 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.005846 | INT2_U96-Quadcore A53 | . CNV | U96-Quadcore A53 | INT2 | nan | 128 | 167.092000 | nan | 766.045053 | nan | nan | 73.640000 | nan | 9.200000 | nan | 14.500000 | nan | 12.500000 | l3 | U96-Quadcore A53_INT2_12.5% | 0.011475 | INT2_U96-Quadcore A53 | . ImageNet . download csv here . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . MNv1 | TPU | INT8 | slow | 1 | 4.082490 | 127.256000 | 244.949000 | 398.311280 | 766.690370 | 69.567400 | 87.705800 | 0.253000 | 0.253000 | 0.462000 | nan | 100.000000 | l3 | TPU_INT8_100%_MNv1 | 1.000000 | INT8_TPU | TPU_INT8_MNv1_100.0 | . MNv1 | TPU | INT8 | fast | 1 | 2.570470 | 166.533000 | 389.034000 | 521.248290 | 1217.676420 | 69.567400 | 87.705800 | 0.253000 | 0.253000 | 0.532000 | nan | 100.000000 | l3 | TPU_INT8_100%_MNv1 | 0.629633 | INT8_TPU | TPU_INT8_MNv1_100.0 | . GNv1 | TPU | INT8 | slow | 1 | 5.721310 | 99.741000 | 174.785000 | 312.189330 | 547.077050 | 69.243400 | 88.445800 | 0.253000 | 0.253000 | 0.463000 | nan | 100.000000 | l3 | TPU_INT8_100%_GNv1 | 0.006099 | INT8_TPU | TPU_INT8_GNv1_100.0 | . GNv1 | TPU | INT8 | fast | 1 | 3.648520 | 135.087000 | 274.084000 | 422.822310 | 857.882920 | 69.243400 | 88.445800 | 0.253000 | 0.253000 | 0.538000 | nan | 100.000000 | l3 | TPU_INT8_100%_GNv1 | 0.003890 | INT8_TPU | TPU_INT8_GNv1_100.0 | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . GNv1 | TX2 | FP16 | maxp | 1 | 6.163370 | 99.824500 | 169.338000 | 312.451000 | 530.029000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.070000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.006571 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 2 | 10.619700 | 108.360000 | 192.363000 | 339.166000 | 602.095000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.280000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.011321 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 4 | 18.940800 | 120.117000 | 212.503000 | 375.967000 | 665.135000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.470000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.020192 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 8 | 35.751200 | 126.529000 | 224.570000 | 396.036000 | 702.904000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.610000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.038113 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 16 | 68.795800 | 135.845000 | 232.794000 | 425.195000 | 728.645000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.690000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.073341 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 32 | 135.189000 | 135.468000 | 236.700000 | 424.014000 | 740.871000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.350000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.144121 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 64 | 267.321000 | 124.802000 | 239.278000 | 390.630000 | 748.940000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 8.070000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.284983 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP16 | maxp | 128 | 532.179000 | 115.890000 | 240.699000 | 362.734000 | 753.387000 | 66.928000 | 87.832000 | 1.800000 | 4.700000 | 7.740000 | nan | 100.000000 | l3 | TX2_FP16_100%_GNv1 | 0.567340 | FP16_TX2 | TX2_FP16_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 1 | 10.246500 | 67.515000 | 100.033000 | 211.322000 | 313.103000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.150000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.010923 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 2 | 18.046800 | 77.259700 | 112.349000 | 241.823000 | 351.652000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.370000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.019239 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 4 | 32.917100 | 84.509400 | 121.937000 | 264.514000 | 381.662000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.560000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.035092 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 8 | 62.403400 | 88.881200 | 128.575000 | 278.198000 | 402.440000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.710000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.066526 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 16 | 121.707000 | 91.764500 | 131.840000 | 287.223000 | 412.658000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.750000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.129748 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 32 | 238.447000 | 94.299700 | 134.274000 | 295.158000 | 420.279000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.770000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.254201 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 64 | 473.498000 | 88.489500 | 135.156000 | 276.972000 | 423.038000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.500000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 0.504782 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . GNv1 | TX2 | FP32 | maxp | 128 | 938.024000 | 84.796300 | 136.319000 | 265.412000 | 426.680000 | 66.956000 | 87.844000 | 1.800000 | 4.700000 | 9.160000 | nan | 100.000000 | l3 | TX2_FP32_100%_GNv1 | 1.000000 | FP32_TX2 | TX2_FP32_GNv1_100.0 | . RN50 | TX2 | FP16 | maxp | 1 | 12.515900 | 58.935300 | 81.654100 | 454.980000 | 630.370000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.380000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.001783 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 2 | 21.016000 | 69.086500 | 96.135600 | 533.348000 | 742.167000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.590000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.002994 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 4 | 39.207700 | 74.510700 | 102.305000 | 575.222000 | 789.793000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.710000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.005586 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 8 | 75.837600 | 77.487700 | 105.720000 | 598.205000 | 816.162000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.810000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.010804 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 16 | 145.373000 | 80.725300 | 110.253000 | 623.199000 | 851.155000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.790000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.020711 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 32 | 283.944000 | 83.015800 | 112.591000 | 640.882000 | 869.206000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.790000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.040453 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 64 | 564.202000 | 85.255200 | 113.390000 | 658.170000 | 875.373000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.810000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.080381 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP16 | maxp | 128 | 1122.970000 | 85.971000 | 114.033000 | 663.696000 | 880.337000 | 75.142000 | 92.118000 | 1.800000 | 4.700000 | 9.860000 | nan | 100.000000 | l3 | TX2_FP16_100%_RN50 | 0.159988 | FP16_TX2 | TX2_FP16_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 1 | 22.111700 | 37.461100 | 45.816500 | 289.200000 | 353.703000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 10.540000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.003150 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 2 | 37.930000 | 43.661800 | 53.023600 | 337.069000 | 409.342000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 10.830000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.005404 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 4 | 72.207400 | 46.186500 | 55.496200 | 356.559000 | 428.430000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 10.860000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.010287 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 8 | 140.401000 | 47.663400 | 57.008900 | 367.961000 | 440.108000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 11.010000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.020003 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 16 | 270.671000 | 49.389900 | 59.131100 | 381.290000 | 456.492000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 11.130000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.038562 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 32 | 529.398000 | 50.665500 | 60.480800 | 391.137000 | 466.912000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 11.150000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.075422 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 64 | 1046.480000 | 51.615500 | 61.105500 | 398.472000 | 471.734000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 11.240000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.149090 | FP32_TX2 | TX2_FP32_RN50_100.0 | . RN50 | TX2 | FP32 | maxp | 128 | 2080.780000 | 49.858800 | 61.514100 | 384.910000 | 474.889000 | 75.148000 | 92.114000 | 1.800000 | 4.700000 | 10.880000 | nan | 100.000000 | l3 | TX2_FP32_100%_RN50 | 0.296445 | FP32_TX2 | TX2_FP32_RN50_100.0 | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . GNv1 | ZCU102-DPU | INT8 | nan | 1 | 6.655700 | 103.431000 | 150.391000 | 323.739030 | 470.529770 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 31.450000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.007095 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 2 | 6.848720 | 202.476000 | 290.497000 | 633.748000 | 909.256000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 33.900000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.007301 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 3 | 7.175870 | 296.555000 | 424.312000 | 928.217000 | 1328.100000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 36.400000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.007650 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 4 | 8.613150 | 341.354000 | 462.215000 | 1068.440000 | 1446.730000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 37.900000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.009182 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 5 | 10.362700 | 364.868000 | 529.573000 | 1142.040000 | 1657.560000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 38.900000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.011047 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 6 | 12.832400 | 371.273000 | 544.702000 | 1162.090000 | 1704.920000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 37.400000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.013680 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 7 | 15.445600 | 377.010000 | 536.201000 | 1180.040000 | 1678.310000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 38.500000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.016466 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . GNv1 | ZCU102-DPU | INT8 | nan | 8 | 17.822400 | 379.109000 | 535.491000 | 1186.610000 | 1676.090000 | 69.490000 | 89.260000 | 20.000000 | 29.000000 | 39.000000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_GNv1 | 0.019000 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_GNv1_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 1 | 14.816800 | 43.747800 | 67.642700 | 522.201644 | 337.733016 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 31.800000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.002111 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 2 | 15.567400 | 107.373000 | 127.657000 | 985.512040 | 828.919560 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 34.400000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.002218 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 3 | 17.610700 | 120.665000 | 169.744000 | 1310.423680 | 931.533800 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 37.500000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.002509 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 4 | 21.522900 | 161.764000 | 183.805000 | 1418.974600 | 1248.818080 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 39.700000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.003066 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 5 | 27.047300 | 165.987000 | 193.019000 | 1490.106680 | 1281.419640 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 40.100000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.003853 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 6 | 32.481000 | 167.636000 | 193.787000 | 1496.035640 | 1294.149920 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 40.300000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.004628 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 7 | 38.551000 | 168.132000 | 190.786000 | 1472.867920 | 1297.979040 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 40.500000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.005492 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . RN50 | ZCU102-DPU | INT8 | nan | 8 | 44.406200 | 167.292000 | 191.908000 | 1481.529760 | 1291.494240 | 72.530000 | 90.850000 | 20.000000 | 29.000000 | 40.600000 | nan | 100.000000 | l3 | ZCU102-DPU_INT8_100%_RN50 | 0.006326 | INT8_ZCU102-DPU | ZCU102-DPU_INT8_RN50_100.0 | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . GNv1 | Ultra96-DPU | INT8 | nan | 1 | 16.791300 | 50.447000 | 59.575200 | 157.899110 | 185.976462 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.028990 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.017901 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 2 | 29.948300 | 59.933900 | 66.509500 | 187.593107 | 205.887331 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.238710 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.031927 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 3 | 47.348200 | 59.677400 | nan | 186.790262 | 197.677028 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.338540 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.050477 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 4 | 63.206100 | 59.752300 | nan | 187.024699 | 193.705371 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.238470 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.067382 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 5 | 81.108000 | 59.535500 | nan | 186.346115 | 194.621522 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.229450 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.086467 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 6 | 99.308000 | 57.367600 | nan | 179.560588 | 190.946276 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.223590 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.105869 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 7 | 116.474000 | 58.816000 | nan | 184.094080 | 191.682765 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.499680 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.124170 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . GNv1 | Ultra96-DPU | INT8 | nan | 8 | 129.952000 | 59.466900 | 62.008800 | 186.131397 | 191.249260 | 69.410000 | 89.310000 | 2.500000 | 6.800000 | 8.232020 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_GNv1 | 0.138538 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_GNv1_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 1 | 39.276000 | 23.652400 | 25.426100 | 182.596528 | 196.289492 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.250720 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.005596 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 2 | 75.275200 | 25.504400 | 26.564100 | 196.893968 | 205.074852 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.354800 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.010724 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 3 | 114.327000 | 25.530300 | 26.211000 | 197.093916 | 202.348920 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.351100 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.016288 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 4 | 153.429000 | 25.510200 | 26.013500 | 196.938744 | 200.824220 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.355540 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.021859 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 5 | 192.398000 | 25.533600 | 26.011900 | 197.119392 | 200.811868 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.355590 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.027411 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 6 | 235.284000 | 25.117600 | 25.571200 | 193.907872 | 197.409664 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.367900 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.033521 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 7 | 275.017000 | 25.003200 | 25.614000 | 193.024704 | 197.740080 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.360650 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.039181 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 8 | 309.125000 | 25.392000 | 26.052800 | 196.026240 | 201.127616 | 73.290000 | 91.260000 | 2.500000 | 6.800000 | 8.362560 | nan | 100.000000 | l3 | Ultra96-DPU_INT8_100%_RN50 | 0.044041 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_100.0 | . RN50 | Ultra96-DPU | INT8 | nan | 1 | 35.674000 | 22.033500 | 27.958700 | 142.032348 | 180.227372 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.022200 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.005082 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 2 | 68.182300 | 28.165900 | 29.396800 | 181.563025 | 189.497652 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.287280 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.009714 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 3 | 103.579000 | 28.104300 | 28.964800 | 181.165939 | 186.712894 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.298450 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.014757 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 4 | 139.307000 | 28.151200 | 28.658700 | 181.468265 | 184.739712 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.311200 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.019847 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 5 | 174.540000 | 28.148500 | 28.774700 | 181.450861 | 185.487471 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.319110 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.024866 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 6 | 209.512000 | 28.070100 | 28.741800 | 180.945479 | 185.275391 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.324750 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.029849 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 7 | 244.859000 | 28.100200 | 28.718800 | 181.139509 | 185.127129 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.328310 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.034885 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 8 | 281.150000 | 28.133900 | 28.702400 | 181.356746 | 185.021411 | 73.300000 | 91.400000 | 2.500000 | 6.800000 | 8.332770 | nan | 50.000000 | l3 | Ultra96-DPU_INT8_50%_RN50 | 0.040055 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_50.0 | . RN50 | Ultra96-DPU | INT8 | nan | 1 | 26.907400 | 28.483900 | 37.245800 | 106.869314 | 139.743262 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.146570 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.003833 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 2 | 50.483100 | 37.273800 | 39.620000 | 139.848316 | 148.651070 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.278120 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.007192 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 3 | 77.445800 | 37.387900 | 38.672700 | 140.276410 | 145.096877 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.274800 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.011034 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 4 | 103.928000 | 37.302000 | 38.460900 | 139.954120 | 144.302220 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.285150 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.014806 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 5 | 130.709000 | 37.315300 | 38.606900 | 140.004020 | 144.850000 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.306130 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.018622 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 6 | 157.586000 | 37.297500 | 38.498600 | 139.937236 | 144.443667 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.290050 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.022451 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 7 | 184.134000 | 37.347900 | 38.490600 | 140.126333 | 144.413652 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.290930 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.026233 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 8 | 210.719000 | 37.231100 | 38.415800 | 139.688109 | 144.133008 | 69.490000 | 91.000000 | 2.500000 | 6.800000 | 8.291070 | nan | 25.000000 | l3 | Ultra96-DPU_INT8_25%_RN50 | 0.030021 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_25.0 | . RN50 | Ultra96-DPU | INT8 | nan | 1 | 21.749100 | 40.308300 | 45.985100 | 98.644084 | 112.536576 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.096950 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.003099 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 2 | 40.501600 | 46.163000 | 49.580100 | 112.971940 | 121.334404 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.251800 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.005770 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 3 | 62.615500 | 45.944200 | 48.170300 | 112.436484 | 117.884285 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.233840 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.008921 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 4 | 83.627300 | 46.066400 | 47.641200 | 112.735537 | 116.589450 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.239520 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.011914 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 5 | 105.423000 | 45.888900 | 47.864000 | 112.301152 | 117.134695 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.237720 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.015019 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 6 | 126.833000 | 45.775600 | 47.738300 | 112.023879 | 116.827077 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.244510 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.018070 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 7 | 149.926000 | 45.865100 | 47.729400 | 112.242907 | 116.805297 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.241920 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.021360 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . RN50 | Ultra96-DPU | INT8 | nan | 8 | 170.095000 | 45.685600 | 47.720800 | 111.803628 | 116.784251 | 68.830000 | 90.160000 | 2.500000 | 6.800000 | 8.232890 | nan | 12.500000 | l3 | Ultra96-DPU_INT8_12.5%_RN50 | 0.024233 | INT8_Ultra96-DPU | Ultra96-DPU_INT8_RN50_12.5 | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . RN50 | NCS | FP16 | na | 1 | 56.318900 | 16.936600 | 17.756000 | 130.750000 | 137.077000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.873000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.008024 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 2 | 110.751000 | 17.212300 | 18.058600 | 132.879000 | 139.412000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.899000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.015779 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 4 | 220.978000 | 17.323900 | 18.136700 | 133.740000 | 140.015000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.925000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.031482 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 8 | 440.286000 | 17.381100 | 18.205500 | 134.182000 | 140.546000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.925000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.062727 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 16 | 878.950000 | 17.401900 | 18.239100 | 134.342000 | 140.806000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.975000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.125223 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 32 | 1755.280000 | 17.419200 | 18.266300 | 134.476000 | 141.016000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 2.000000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.250072 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 64 | 3510.880000 | 17.454200 | 18.264700 | 134.746000 | 141.003000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 1.975000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 0.500189 | FP16_NCS | NCS_FP16_RN50_100.0 | . RN50 | NCS | FP16 | na | 128 | 7019.100000 | 17.472600 | 18.271600 | 134.888000 | 141.057000 | 75.172000 | 92.010000 | 0.530000 | 1.200000 | 2.000000 | nan | 100.000000 | l3 | NCS_FP16_100%_RN50 | 1.000000 | FP16_NCS | NCS_FP16_RN50_100.0 | . NN_Topology HWType Precision Op mode batch/thread/stream lat-comp fps-system fps-comp tp-system tp-comp top1 top5 [%] Base_Pwr_W Idle_Pwr_W Full_Pwr_W GOPS PruningFactor level hw_quant_prun_net norm-lat-comp quant_model hw_precision_net_prun . RN50 | ZCU104-DPU | INT8 | nan | 1 | 14.962200 | 42.086900 | 66.848600 | 324.910868 | 516.071192 | 72.530000 | 90.850000 | 9.200000 | nan | 21.411100 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.002132 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 2 | 16.631000 | 101.877000 | 120.612000 | 786.490440 | 931.124640 | 72.530000 | 90.850000 | 9.200000 | nan | 25.783500 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.002369 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 3 | 22.456800 | 117.459000 | 133.331000 | 906.783480 | 1029.315320 | 72.530000 | 90.850000 | 9.200000 | nan | 26.394300 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.003199 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 4 | 30.479700 | 118.944000 | 131.841000 | 918.247680 | 1017.812520 | 72.530000 | 90.850000 | 9.200000 | nan | 26.531600 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.004342 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 5 | 37.259400 | 122.261000 | 138.253000 | 943.854920 | 1067.313160 | 72.530000 | 90.850000 | 9.200000 | nan | 26.817900 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.005308 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 6 | 45.265000 | 122.665000 | 136.837000 | 946.973800 | 1056.381640 | 72.530000 | 90.850000 | 9.200000 | nan | 26.833800 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.006449 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 7 | 53.611800 | 122.198000 | 135.730000 | 943.368560 | 1047.835600 | 72.530000 | 90.850000 | 9.200000 | nan | 26.857200 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.007638 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | . RN50 | ZCU104-DPU | INT8 | nan | 8 | 62.296600 | 122.805000 | 135.247000 | 948.054600 | 1044.106840 | 72.530000 | 90.850000 | 9.200000 | nan | 26.894200 | nan | 100.000000 | l3 | ZCU104-DPU_INT8_100%_RN50 | 0.008875 | INT8_ZCU104-DPU | ZCU104-DPU_INT8_RN50_100.0 | .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/mnist/imagenet/cifar-10/2020/04/30/Raw_Measurement.html",
            "relUrl": "/mnist/imagenet/cifar-10/2020/04/30/Raw_Measurement.html",
            "date": " • Apr 30, 2020"
        }
        
    
  
    
        ,"post2": {
            "title": "Overview of the Experiments",
            "content": "Introduction . This page presents a brief overview of all conducted experiments as a cross product of hardware platform (including deployment settings), and topology (including quantization and pruning information) whereby each Machine Learning task has its own table. . Tables . Each Machine Learning task has its own table. In each table, within the rows, we show the type of hardware platforms that we used for this task (for example FPGA or GPU) and then more specifically the exact name of the different hardware platforms. For each hardware platform, we list the sweep of specific deployment parameters (batch sizes, operating modes etc) that were used for the experimentation in separate columns. In the columns, we show CNN topologies. When a CNN topology was implemented on a given hardware platform, we show in the corresponding cell the precisions (quantization information) and the channel pruning scale. Otherwise, “na” indicates that the topology wasn’t executed on this specific hardware platform. Many combinations between topology and hardware platform are not supported by the vendors dedicated software environments. INTx depicts a fixed point integer representation with x bits. FPy represents a floating point representation with y bits, for example FP32 is singe precision floating point. Tables follow below. . MNIST . MNIST Classification . Hardware Platform MLP Batch/Stream/Thread . FPGA | ZCU102-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-DPU | na | [1,2,3,4,5,6,7,8] | . | Ultra96-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-FINN | [INT2, INT4] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128,256,512,10000] | . | ZCU104-BISMO | [INT2, INT4] * [100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . GPU | TX2-maxn | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxp | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxq | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . TPU | TPU-fast clk | na | [1] | . | TPU-slow clk | na | [1] | . VLIW | NCS | [FP16] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . CPU | U96-Quadcore A53 | [INT2, INT4] * [100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . ImageNet . ImageNet Classification . Hardware Platform ResNet50 GoogLeNetV1 MobileNet Batch/Stream/Thread . FPGA | ZCU102-DPU | [INT8]*[100%,80%,50%,30%] | INT8 | na | [1,2,3,4,5,6,7,8] | . | ZCU104-DPU | INT8 | INT8 | na | [1,2,3,4,5,6,7,8] | . | Ultra96-DPU | [INT8]*[100%,80%,50%,30%] | INT8 | INT8 | [1,2,3,4,5,6,7,8] | . | ZCU104-FINN | na | na | na | [1,2,4,8,16,32,64,128,256,512,10000] | . | ZCU104-BISMO | na | na | na | [2,4,8,16,32,64,128] | . GPU | TX2-maxn | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . | TX2-maxp | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . | TX2-maxq | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . TPU | TPU-fast clk | na | INT8 | INT8 | [1] | . | TPU-slow clk | na | INT8 | INT8 | [1] | . VLIW | NCS | FP16 | na | na | [1,2,4,8,16,32,64,128] | . CPU | U96-Quadcore A53 | na | na | na | [2,4,8,16,32,64,128] | . CIFAR-10 . CIFAR-10 Classification . Hardware Platform CNV Batch/Stream/Thread . FPGA | ZCU102-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-DPU | na | [1,2,3,4,5,6,7,8] | . | Ultra96-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-FINN | [INT2,INT4]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128,256,512,10000] | . | ZCU104-BISMO | [INT2,INT4]*[100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . GPU | TX2-maxn | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxp | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxq | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . TPU | TPU-fast clk | na | [1] | . | TPU-slow clk | na | [1] | . VLIW | NCS | [FP16]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . CPU | U96-Quadcore A53 | [INT2,INT4]*[100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/mnist/imagenet/cifar-10/2020/04/30/Overview_of_experiments.html",
            "relUrl": "/mnist/imagenet/cifar-10/2020/04/30/Overview_of_experiments.html",
            "date": " • Apr 30, 2020"
        }
        
    
  
    
        ,"post3": {
            "title": "Contributing Measurements",
            "content": "Add Measurements . Steps on how to add new measurements . Create a csv file with the following columns: NN_Topology,HWType,Precision,Op mode,batch/thread/stream,lat-comp,fps-system,fps-comp,tp-system,tp-comp,top1 [%],top5 [%],BasePWR [W],IdlePWR [W],FullPwr [W],GOPS,PruningFactor,level. . | Rename the csv file with the name of the measured machine learning task, e.g. imagenet.csv. . | Enter your data in this new .csv file, leaving columns blank if data is not available. . | Log into your GitHub account and open https://github.com/michaelablott/QuTibench_Contributions webpage. . | Under &#39;Issues&#39; tab click on &#39;New Issue&#39;. Fill up the form and attach your csv file. . | If you would like to add an image attach it along with you csv file. . | Submit the issue. . | The csv file data will be processed and deployed to this website after a brief while. . | Thank you for taking the time and contributing. . |",
            "url": "https://rcl-lab.github.io/Qutibench_Web/contributing/2020/04/09/Contributing_Measurements.html",
            "relUrl": "/contributing/2020/04/09/Contributing_Measurements.html",
            "date": " • Apr 9, 2020"
        }
        
    
  
    
        ,"post4": {
            "title": "MNIST Classification",
            "content": "Theoretical Analysis of MNIST . Rooflines for All Hardware Platforms and CNNs . Combining application requirements with hardware platform characteristics can be leveraged for performance predictions using UCB’s roofline models. Using assumptions for where weights, activation tensors, and state of a neural network are stored, combined with the size of the datatypes used, allow us to derive the arithmetic intensity of a neural network during inference. Combined with the roofline for a given hardware platform, we can provide insight as to whether a neural network will be memory or compute bound and guidance for what is theoretically possible in regards to its throughput. . Performance Prediction . The following heatmap shows the theoretical performance for the listed hardware platforms for MNIST classification. The metric used for the theoretical performance is input/second. This plot shows that a combination between prunning and quantization outputs some of the best performance results. . Experimental Data Analysis . Overview of All Measurements for MNIST . In this table, within the rows, we show the type of hardware platforms that we used for this task (for example FPGA or GPU) and then more specifically the exact name of the different hardware platforms. For each hardware platform, we list the sweep of specific deployment parameters (batch sizes, operating modes etc) that were used for the experimentation in separate columns. In the columns, we show CNN topologies. When a CNN topology was implemented on a given hardware platform, we show in the corresponding cell the precisions (quantization information) and the channel pruning scale. Otherwise, “na” indicates that the topology wasn’t executed on this specific hardware platform. Many combinations between topology and hardware platform are not supported by the vendors dedicated software environments. INTx depicts a fixed point integer representation with x bits. FPy represents a floating point representation with y bits, for example FP32 is singe precision floating point. Table follows below. . MNIST Classification . Hardware Platform MLP Batch/Stream/Thread . 0 FPGA | ZCU102-DPU | na | [1,2,3,4,5,6,7,8] | . 1 | ZCU104-DPU | na | [1,2,3,4,5,6,7,8] | . 2 | Ultra96-DPU | na | [1,2,3,4,5,6,7,8] | . 3 | ZCU104-FINN | [INT2, INT4] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128,256,512,10000] | . 4 | ZCU104-BISMO | [INT2, INT4] * [100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . 5 GPU | TX2-maxn | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . 6 | TX2-maxp | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . 7 | TX2-maxq | [FP16, FP32] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . 8 TPU | TPU-fast clk | na | [1] | . 9 | TPU-slow clk | na | [1] | . 10 VLIW | NCS | [FP16] * [100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . 11 CPU | U96-Quadcore A53 | [INT2, INT4] * [100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . Line Plot . Boxplots . Pareto Graphs .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/mnist/rooflines/performance%20prediction/2020/03/25/MNIST_Classification.html",
            "relUrl": "/mnist/rooflines/performance%20prediction/2020/03/25/MNIST_Classification.html",
            "date": " • Mar 25, 2020"
        }
        
    
  
    
        ,"post5": {
            "title": "ImageNet Classification",
            "content": "Theoretical Analysis of ImageNet . Rooflines for All Hardware Platforms and CNNs . Combining application requirements with hardware platform characteristics can be leveraged for performance predictions using UCB’s roofline models. Using assumptions for where weights, activation tensors, and state of a neural network are stored, combined with the size of the datatypes used, allow us to derive the arithmetic intensity of a neural network during inference. Combined with the roofline for a given hardware platform, we can provide insight as to whether a neural network will be memory or compute bound and guidance for what is theoretically possible in regards to its throughput. . Performance Prediction . The following heatmap shows the theoretical performance for the listed hardware platforms for ImageNet classification. The metric used for the theoretical performance is input/second. Looking at the plot, it becomes clear that prunning along with quantization outputs some of the best performance results. . Experimental Data Analysis . Overview of All Measurements for ImageNet . In this table, within the rows, we show the type of hardware platforms that we used for this task (for example FPGA or GPU) and then more specifically the exact name of the different hardware platforms. For each hardware platform, we list the sweep of specific deployment parameters (batch sizes, operating modes etc) that were used for the experimentation in separate columns. In the columns, we show CNN topologies. When a CNN topology was implemented on a given hardware platform, we show in the corresponding cell the precisions (quantization information) and the channel pruning scale. Otherwise, “na” indicates that the topology wasn’t executed on this specific hardware platform. Many combinations between topology and hardware platform are not supported by the vendors dedicated software environments. INTx depicts a fixed point integer representation with x bits. FPy represents a floating point representation with y bits, for example FP32 is singe precision floating point. Table follows below. . ImageNet Classification . Hardware Platform ResNet50 GoogLeNetV1 MobileNet Batch/Stream/Thread . 0 FPGA | ZCU102-DPU | [INT8]*[100%,80%,50%,30%] | INT8 | na | [1,2,3,4,5,6,7,8] | . 1 | ZCU104-DPU | INT8 | INT8 | na | [1,2,3,4,5,6,7,8] | . 2 | Ultra96-DPU | [INT8]*[100%,80%,50%,30%] | INT8 | INT8 | [1,2,3,4,5,6,7,8] | . 3 | ZCU104-FINN | na | na | na | [1,2,4,8,16,32,64,128,256,512,10000] | . 4 | ZCU104-BISMO | na | na | na | [2,4,8,16,32,64,128] | . 5 GPU | TX2-maxn | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . 6 | TX2-maxp | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . 7 | TX2-maxq | FP16,FP32 | FP16,FP32 | na | [1,2,4,8,16,32,64,128] | . 8 TPU | TPU-fast clk | na | INT8 | INT8 | [1] | . 9 | TPU-slow clk | na | INT8 | INT8 | [1] | . 10 VLIW | NCS | FP16 | na | na | [1,2,4,8,16,32,64,128] | . 11 CPU | U96-Quadcore A53 | na | na | na | [2,4,8,16,32,64,128] | . Line Plot . Boxplots . Pareto Graphs .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/imagenet/rooflines/performance%20prediction/2020/03/25/ImageNet_Classification.html",
            "relUrl": "/imagenet/rooflines/performance%20prediction/2020/03/25/ImageNet_Classification.html",
            "date": " • Mar 25, 2020"
        }
        
    
  
    
        ,"post6": {
            "title": "CIFAR-10 Classification",
            "content": "Theretical Analysis of CIFAR-10 . Rooflines for All Hardware Platforms and CNNs . Combining application requirements with hardware platform characteristics can be leveraged for performance predictions using UCB’s roofline models. Using assumptions for where weights, activation tensors, and state of a neural network are stored, combined with the size of the datatypes used, allow us to derive the arithmetic intensity of a neural network during inference. Combined with the roofline for a given hardware platform, we can provide insight as to whether a neural network will be memory or compute bound and guidance for what is theoretically possible in regards to its throughput. . Performance Prediction . The following heatmap shows the theoretical performance for the listed hardware platforms for CIFAR-10 classification. The metric used for the theoretical performance is input/second. We observe that prunning along with quantization outputs some of the best performance results. . Experimental Data Analysis . Overview of All Measurements for CIFAR-10 . In this table, within the rows, we show the type of hardware platforms that we used for this task (for example FPGA or GPU) and then more specifically the exact name of the different hardware platforms. For each hardware platform, we list the sweep of specific deployment parameters (batch sizes, operating modes etc) that were used for the experimentation in separate columns. In the columns, we show CNN topologies. When a CNN topology was implemented on a given hardware platform, we show in the corresponding cell the precisions (quantization information) and the channel pruning scale. Otherwise, “na” indicates that the topology wasn’t executed on this specific hardware platform. Many combinations between topology and hardware platform are not supported by the vendors dedicated software environments. INTx depicts a fixed point integer representation with x bits. FPy represents a floating point representation with y bits, for example FP32 is singe precision floating point. Table follows below. . CIFAR-10 Classification . Hardware Platform CNV Batch/Stream/Thread . FPGA | ZCU102-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-DPU | na | [1,2,3,4,5,6,7,8] | . | Ultra96-DPU | na | [1,2,3,4,5,6,7,8] | . | ZCU104-FINN | [INT2,INT4]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128,256,512,10000] | . | ZCU104-BISMO | [INT2,INT4]*[100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . GPU | TX2-maxn | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxp | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . | TX2-maxq | [FP16,FP32]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . TPU | TPU-fast clk | na | [1] | . | TPU-slow clk | na | [1] | . VLIW | NCS | [FP16]*[100%,50%,25%,12.5%] | [1,2,4,8,16,32,64,128] | . CPU | U96-Quadcore A53 | [INT2,INT4]*[100%,50%,25%,12.5%] | [2,4,8,16,32,64,128] | . Line Plot . Boxplots . Pareto Graphs . The following pareto graph presents the accuracy versus performance in fps for all the Hardware Platforms across different Pruning and Quantization configurations. This provides insights into accuracy-based comparisons. .",
            "url": "https://rcl-lab.github.io/Qutibench_Web/cifar-10/rooflines/performance%20prediction/2020/03/25/CIFAR-10_Classification.html",
            "relUrl": "/cifar-10/rooflines/performance%20prediction/2020/03/25/CIFAR-10_Classification.html",
            "date": " • Mar 25, 2020"
        }
        
    
  

  
  

  
      ,"page1": {
          "title": "About This Work",
          "content": ". QuTiBench . Neural Networks have become one of the most successful universal machine learning algorithms. They play a key role in enabling machine vision and speech recognition, and are increasingly adopted in other application domains. While the underlying computation is structurally simple, their computational complexity is enormous and comes along with equally challenging memory requirements both in regards to capacity and access bandwidth. This limits deployment in particular within energy constrained, embedded environments. In order to address these implementation challenges, a broad spectrum of new customized and heterogeneous hardware architectures have emerged, sometime referred to as deep learning processing units, often accompanied with co-designed algorithms to extract maximum benefit out of the hardware. Furthermore, numerous optimization techniques are being explored to reduce compute and memory requirements while maintaining accuracy. This results in an abundance of algorithmic and architectural choices, some of which fit specific use cases better than others. . For system level designers, there is currently no good way to compare the variety of hardware, algorithm and optimization options. While there are many benchmarking efforts in this field, they cover only subsections of the embedded design space. None of the existing benchmarks support essential algorithmic optimizations such as quantization, an important technique to stay on chip, or specialized heterogeneous hardware architectures. We propose a novel benchmark suite, named QuTiBench, that addresses this need. QuTiBench is a novel multi-tiered benchmarking methodology that supports algorithmic optimizations such as quantization and helps system developers understand the benefits and limitations of these novel compute architectures in regards to specific neural networks and will help drive future innovation. We invite the community to contribute to QuTiBench in order to be able to support the full spectrum of choices in implementing machine learning systems. . Contributing . See the website for instructions on contributing. . Publications . Blott, Michaela, et al. “QuTiBench: Benchmarking neural networks on heterogeneous hardware.” ACM Journal on Emerging Technologies in Computing Systems (JETC) 15.4 (2019): 1-38. https://arxiv.org/pdf/1909.05009.pdf . Michaela Blott, Johannes Kath, Lisa Halder, Yaman Umuroglu, Nicholas Fraser, Giulio Gambardella, Miriam Leeser, and Linda Doyle. 2020. “Evaluation of Optimized CNNs on FPGA and non-FPGA based Accelerators using a Novel Benchmarking Approach.” In The 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’20). Association for Computing Machinery, New York, NY, USA, 317. https://dl.acm.org/doi/10.1145/3373087.3375348 . Poster available here . About us . Michaela Blott . Michaela Blott is a Distinguished Engineer at Xilinx Research in Dublin, Ireland, where she heads a team of international scientists driving exciting research to define new application domains for Xilinx devices, such as machine learning, in both embedded and hyperscale deployments. She earned her Master’s degree from the University of Kaiserslautern in Germany and brings over 25 years of computer architecture, FPGA and board design, in research institutions (ETH Zurich and Bell Labs) and development organizations. She is heavily involved with the international research community serving as the technical co-chair of FPL’2018, workshop organizer (H2RC), industry advisor on numerous EU projects, and member of numerous technical program committees (FPL, ISFPGA, DATE, etc.). Contact: mblott@xilinx.com . Miriam Leeser . Miriam Leeser is Professor of Electrical and Computer Engineering at Northeastern University. Her research interests are in hardware accelerators, including FPGAs and GPUs, as well as floating point implementations, unsupervised learning, medical imaging, privacy preserving data processing and wireless networking and security. She received her BS degree in Electrical Engineering from Cornell University, and Diploma and Ph.D. Degrees in Computer Science from Cambridge University in England. She has been a faculty member at Northeastern since 1996, where she is head of the Reconfigurable and GPU Computing Laboratory and a member of the Computer Engineering group. She is a senior member of ACM, IEEE and SWE. Throughout her career she has been funded by both government agencies and companies, including DARPA, NSF, Google, MathWorks and Microsoft. She received the prestigious Fulbright Scholar Award in 2018. Contact: mel@coe.neu.edu . Linda Doyle . Johannes Kath . Johannes Kath is an undergraduate student of Information Systems Technology at Dresden University of Technology. During an internship at Xilinx Research Labs he worked on benchmarking and optimization of Neural Networks on heterogeneous architectures as part of his Master’s Degree. Contact: . Lisa Halder . Lisa Halder studied Communications and Computer Engineering at Ulm University. During her Master’s degree she was an intern at Xilinx and wrote her thesis about benchmarking of Neural Networks on heterogeneous architectures as collaboration with Xilinx Research. She now works as Software Developer at Institut Dr. Förster GmbH &amp; Co. KG. Contact: lisa.halder@gmx.de . Zachary Neveu . Zachary Neveu was an undergraduate student at Northeastern University and now works at Modulate.ai. Contact: zachary.neveu@gmail.com . Alina Vasilciuc . Alina Vasilciuc is an undergraduate student at Nova University of Lisbon, currently working on her Master’s degree in collaboration with Xilinx Research, where she is currently doing an internship. Contact: alina.vasilciuc@hotmail.com .",
          "url": "https://rcl-lab.github.io/Qutibench_Web/about/",
          "relUrl": "/about/",
          "date": ""
      }
      
  

  

  
  

  

  
  

  

  
  

  
  

  
  

  
      ,"page10": {
          "title": "",
          "content": "Sitemap: {{ “sitemap.xml” | absolute_url }} | .",
          "url": "https://rcl-lab.github.io/Qutibench_Web/robots.txt",
          "relUrl": "/robots.txt",
          "date": ""
      }
      
  

}