$date
	Wed Jun 15 19:57:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shifter_tb $end
$var wire 32 ! out_Op2 [31:0] $end
$var wire 1 " out_Carry $end
$var reg 1 # in_C_flag $end
$var reg 32 $ in_Imm_val [31:0] $end
$var reg 32 % in_Reg_val [31:0] $end
$var reg 4 & in_Rotate [3:0] $end
$var reg 2 ' in_Shift_type [1:0] $end
$var reg 5 ( in_Shift_val [4:0] $end
$scope module shifter $end
$var wire 1 # in_C_flag $end
$var wire 32 ) in_Imm_val [31:0] $end
$var wire 32 * in_Reg_val [31:0] $end
$var wire 4 + in_Rotate [3:0] $end
$var wire 2 , in_Shift_type [1:0] $end
$var wire 5 - in_Shift_val [4:0] $end
$var wire 1 " out_Carry $end
$var wire 32 . out_Op2 [31:0] $end
$var reg 1 / r_Carry $end
$var reg 32 0 r_Op2 [31:0] $end
$scope task exec_shift $end
$var reg 5 1 shift_val [4:0] $end
$var reg 32 2 val [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 2
bx 1
bx 0
x/
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
x#
x"
bx !
$end
#100
0"
0/
b100 !
b100 .
b100 0
b1 1
b10 2
0#
b1 (
b1 -
b0 '
b0 ,
b10 %
b10 *
#210
b10 !
b10 .
b10 0
1"
1/
b0 1
1#
b0 (
b0 -
#320
b1 !
b1 .
b1 0
0"
0/
b1 1
0#
b1 (
b1 -
b1 '
b1 ,
#430
b0 !
b0 .
b0 0
b0 1
b0 (
b0 -
#540
1"
1/
b1100 !
b1100 .
b1100 0
b1010 1
b11001110111100 2
1#
b1010 (
b1010 -
b10 '
b10 ,
b11001110111100 %
b11001110111100 *
#650
b11111111111111111111111111111111 !
b11111111111111111111111111111111 .
b11111111111111111111111111111111 0
b0 1
b11111111101101000011010010000000 2
0#
b0 (
b0 -
b11111111101101000011010010000000 %
b11111111101101000011010010000000 *
#760
b10000000000000000000000000001100 !
b10000000000000000000000000001100 .
b10000000000000000000000000001100 0
b100 1
b11001000 2
1#
b100 (
b100 -
b11 '
b11 ,
b11001000 %
b11001000 *
#870
b110010 !
b110010 .
b110010 0
0"
0/
b0 1
0#
b0 (
b0 -
#980
b1000000000000000000000000110010 !
b1000000000000000000000000110010 .
b1000000000000000000000000110010 0
1#
#1090
