// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _get_result_HH_
#define _get_result_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct get_result : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<128> > CompleteRegister_m_cr_V_read;
    sc_out< sc_lv<16> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    get_result(sc_module_name name);
    SC_HAS_PROCESS(get_result);

    ~get_result();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<128> > CompleteRegister_m_c_reg_763;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<128> > ap_reg_pp0_iter1_CompleteRegister_m_c_reg_763;
    sc_signal< sc_lv<128> > ap_reg_pp0_iter2_CompleteRegister_m_c_reg_763;
    sc_signal< sc_lv<1> > p_Repl2_2_reg_777;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_p_Repl2_2_reg_777;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_p_Repl2_2_reg_777;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_p_Repl2_2_reg_777;
    sc_signal< sc_lv<64> > p_Result_s_reg_785;
    sc_signal< sc_lv<1> > tmp_34_fu_120_p2;
    sc_signal< sc_lv<1> > tmp_34_reg_791;
    sc_signal< sc_lv<64> > p_Result_s_22_fu_126_p1;
    sc_signal< sc_lv<64> > p_Result_s_22_reg_796;
    sc_signal< sc_lv<8> > tmp_39_fu_142_p1;
    sc_signal< sc_lv<8> > tmp_39_reg_801;
    sc_signal< sc_lv<8> > tmp_40_fu_146_p1;
    sc_signal< sc_lv<8> > tmp_40_reg_806;
    sc_signal< sc_lv<1> > tmp_33_fu_157_p2;
    sc_signal< sc_lv<1> > tmp_33_reg_812;
    sc_signal< sc_lv<8> > tmp_fu_169_p1;
    sc_signal< sc_lv<8> > tmp_reg_817;
    sc_signal< sc_lv<8> > tmp_36_fu_173_p1;
    sc_signal< sc_lv<8> > tmp_36_reg_822;
    sc_signal< sc_lv<8> > leading_signs_V_1_fu_181_p3;
    sc_signal< sc_lv<8> > leading_signs_V_1_reg_828;
    sc_signal< sc_lv<1> > tmp_31_fu_197_p2;
    sc_signal< sc_lv<1> > tmp_31_reg_834;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_31_reg_834;
    sc_signal< sc_lv<8> > leading_signs_V_2_fu_202_p3;
    sc_signal< sc_lv<8> > leading_signs_V_2_reg_839;
    sc_signal< sc_lv<5> > tmp_41_fu_208_p1;
    sc_signal< sc_lv<5> > tmp_41_reg_844;
    sc_signal< sc_lv<5> > tmp_35_fu_212_p2;
    sc_signal< sc_lv<5> > tmp_35_reg_849;
    sc_signal< sc_lv<1> > tmp_42_reg_854;
    sc_signal< sc_lv<1> > tmp_43_fu_238_p3;
    sc_signal< sc_lv<1> > tmp_43_reg_859;
    sc_signal< sc_lv<1> > tmp_46_1_fu_245_p2;
    sc_signal< sc_lv<1> > tmp_46_1_reg_864;
    sc_signal< sc_lv<1> > tmp_44_fu_261_p3;
    sc_signal< sc_lv<1> > tmp_44_reg_869;
    sc_signal< sc_lv<1> > tmp_46_reg_874;
    sc_signal< sc_lv<1> > tmp_47_fu_286_p3;
    sc_signal< sc_lv<1> > tmp_47_reg_880;
    sc_signal< sc_lv<1> > tmp_49_reg_886;
    sc_signal< sc_lv<1> > tmp_51_fu_311_p3;
    sc_signal< sc_lv<1> > tmp_51_reg_892;
    sc_signal< sc_lv<1> > tmp_53_reg_898;
    sc_signal< sc_lv<1> > tmp_54_fu_336_p3;
    sc_signal< sc_lv<1> > tmp_54_reg_904;
    sc_signal< sc_lv<1> > tmp_56_reg_910;
    sc_signal< sc_lv<1> > tmp_57_fu_361_p3;
    sc_signal< sc_lv<1> > tmp_57_reg_916;
    sc_signal< sc_lv<1> > tmp_64_reg_922;
    sc_signal< sc_lv<1> > tmp_65_fu_386_p3;
    sc_signal< sc_lv<1> > tmp_65_reg_928;
    sc_signal< sc_lv<1> > tmp_66_reg_934;
    sc_signal< sc_lv<1> > tmp_67_fu_411_p3;
    sc_signal< sc_lv<1> > tmp_67_reg_940;
    sc_signal< sc_lv<1> > tmp_68_reg_946;
    sc_signal< sc_lv<1> > tmp_69_fu_436_p3;
    sc_signal< sc_lv<1> > tmp_69_reg_952;
    sc_signal< sc_lv<1> > tmp_70_reg_958;
    sc_signal< sc_lv<1> > tmp_71_fu_461_p3;
    sc_signal< sc_lv<1> > tmp_71_reg_964;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<128> > flipped_V_fu_86_p2;
    sc_signal< sc_lv<64> > p_Result_3_fu_102_p4;
    sc_signal< sc_lv<64> > p_Result_2_fu_130_p1;
    sc_signal< sc_lv<64> > tmp_27_fu_134_p3;
    sc_signal< sc_lv<64> > tmp_29_fu_112_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_162_p3;
    sc_signal< sc_lv<64> > tmp_32_fu_150_p3;
    sc_signal< sc_lv<8> > tmp_38_fu_177_p2;
    sc_signal< sc_lv<8> > tmp_37_fu_187_p2;
    sc_signal< sc_lv<8> > leading_signs_V_fu_191_p3;
    sc_signal< sc_lv<9> > rhs_V_cast_fu_217_p1;
    sc_signal< sc_lv<9> > addconv_fu_220_p2;
    sc_signal< sc_lv<32> > tmp_37_cast_fu_226_p1;
    sc_signal< sc_lv<9> > index_assign_1_1_fu_251_p2;
    sc_signal< sc_lv<32> > index_assign_1_1_cas_fu_257_p1;
    sc_signal< sc_lv<9> > r_V_2_fu_268_p2;
    sc_signal< sc_lv<32> > index_assign_1_2_cas_fu_282_p1;
    sc_signal< sc_lv<9> > r_V_3_fu_293_p2;
    sc_signal< sc_lv<32> > index_assign_1_3_cas_fu_307_p1;
    sc_signal< sc_lv<9> > r_V_4_fu_318_p2;
    sc_signal< sc_lv<32> > index_assign_1_4_cas_fu_332_p1;
    sc_signal< sc_lv<9> > r_V_5_fu_343_p2;
    sc_signal< sc_lv<32> > index_assign_1_5_cas_fu_357_p1;
    sc_signal< sc_lv<9> > r_V_6_fu_368_p2;
    sc_signal< sc_lv<32> > index_assign_1_6_cas_fu_382_p1;
    sc_signal< sc_lv<9> > r_V_7_fu_393_p2;
    sc_signal< sc_lv<32> > index_assign_1_7_cas_fu_407_p1;
    sc_signal< sc_lv<9> > r_V_8_fu_418_p2;
    sc_signal< sc_lv<32> > index_assign_1_8_cas_fu_432_p1;
    sc_signal< sc_lv<9> > r_V_9_fu_443_p2;
    sc_signal< sc_lv<32> > index_assign_1_9_cas_fu_457_p1;
    sc_signal< sc_lv<10> > p_Result_4_fu_473_p3;
    sc_signal< sc_lv<1> > rev5_fu_491_p2;
    sc_signal< sc_lv<1> > rev8_fu_501_p2;
    sc_signal< sc_lv<1> > rev_fu_511_p2;
    sc_signal< sc_lv<1> > rev1_fu_521_p2;
    sc_signal< sc_lv<1> > rev2_fu_531_p2;
    sc_signal< sc_lv<1> > rev3_fu_541_p2;
    sc_signal< sc_lv<1> > rev4_fu_551_p2;
    sc_signal< sc_lv<1> > rev6_fu_561_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_487_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_496_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_506_p2;
    sc_signal< sc_lv<1> > tmp_55_fu_516_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_526_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_536_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_546_p2;
    sc_signal< sc_lv<1> > tmp_61_fu_556_p2;
    sc_signal< sc_lv<1> > tmp_62_fu_566_p2;
    sc_signal< sc_lv<10> > p_0265_1_fu_480_p3;
    sc_signal< sc_lv<9> > tmp_63_fu_571_p10;
    sc_signal< sc_lv<1> > p_not_fu_605_p2;
    sc_signal< sc_lv<1> > p_not1_fu_615_p2;
    sc_signal< sc_lv<1> > p_not2_fu_625_p2;
    sc_signal< sc_lv<1> > p_not3_fu_635_p2;
    sc_signal< sc_lv<1> > p_not4_fu_645_p2;
    sc_signal< sc_lv<1> > p_not5_fu_655_p2;
    sc_signal< sc_lv<1> > p_not6_fu_665_p2;
    sc_signal< sc_lv<1> > p_not7_fu_675_p2;
    sc_signal< sc_lv<1> > tmp_72_fu_691_p3;
    sc_signal< sc_lv<1> > tmp_49_9_fu_699_p2;
    sc_signal< sc_lv<1> > tmp_49_8_fu_685_p2;
    sc_signal< sc_lv<1> > tmp_49_7_fu_680_p2;
    sc_signal< sc_lv<1> > tmp_49_6_fu_670_p2;
    sc_signal< sc_lv<1> > tmp_49_5_fu_660_p2;
    sc_signal< sc_lv<1> > tmp_49_4_fu_650_p2;
    sc_signal< sc_lv<1> > tmp_49_3_fu_640_p2;
    sc_signal< sc_lv<1> > tmp_49_2_fu_630_p2;
    sc_signal< sc_lv<1> > tmp_49_1_fu_620_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_610_p2;
    sc_signal< sc_lv<10> > p_Result_28_9_fu_705_p11;
    sc_signal< sc_lv<10> > p_0265_1_9_fu_593_p5;
    sc_signal< sc_lv<5> > exponent_V_fu_468_p2;
    sc_signal< sc_lv<10> > p_Repl2_s_fu_729_p3;
    sc_signal< sc_lv<1> > sel_tmp_fu_745_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_750_p2;
    sc_signal< sc_lv<16> > p_Result_5_fu_736_p4;
    sc_signal< sc_lv<16> > agg_result_V_fu_755_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<128> > CompleteRegister_m_cr_V_read_int_reg;
    sc_signal< sc_lv<16> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<9> ap_const_lv9_7E;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<9> ap_const_lv9_1FF;
    static const sc_lv<9> ap_const_lv9_1FE;
    static const sc_lv<9> ap_const_lv9_1FD;
    static const sc_lv<9> ap_const_lv9_1FC;
    static const sc_lv<9> ap_const_lv9_1FB;
    static const sc_lv<9> ap_const_lv9_1FA;
    static const sc_lv<9> ap_const_lv9_1F9;
    static const sc_lv<9> ap_const_lv9_1F8;
    static const sc_lv<9> ap_const_lv9_1F7;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<16> ap_const_lv16_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_addconv_fu_220_p2();
    void thread_agg_result_V_fu_755_p3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_return();
    void thread_exponent_V_fu_468_p2();
    void thread_flipped_V_fu_86_p2();
    void thread_index_assign_1_1_cas_fu_257_p1();
    void thread_index_assign_1_1_fu_251_p2();
    void thread_index_assign_1_2_cas_fu_282_p1();
    void thread_index_assign_1_3_cas_fu_307_p1();
    void thread_index_assign_1_4_cas_fu_332_p1();
    void thread_index_assign_1_5_cas_fu_357_p1();
    void thread_index_assign_1_6_cas_fu_382_p1();
    void thread_index_assign_1_7_cas_fu_407_p1();
    void thread_index_assign_1_8_cas_fu_432_p1();
    void thread_index_assign_1_9_cas_fu_457_p1();
    void thread_leading_signs_V_1_fu_181_p3();
    void thread_leading_signs_V_2_fu_202_p3();
    void thread_leading_signs_V_fu_191_p3();
    void thread_p_0265_1_9_fu_593_p5();
    void thread_p_0265_1_fu_480_p3();
    void thread_p_Repl2_s_fu_729_p3();
    void thread_p_Result_28_9_fu_705_p11();
    void thread_p_Result_2_fu_130_p1();
    void thread_p_Result_3_fu_102_p4();
    void thread_p_Result_4_fu_473_p3();
    void thread_p_Result_5_fu_736_p4();
    void thread_p_Result_s_22_fu_126_p1();
    void thread_p_not1_fu_615_p2();
    void thread_p_not2_fu_625_p2();
    void thread_p_not3_fu_635_p2();
    void thread_p_not4_fu_645_p2();
    void thread_p_not5_fu_655_p2();
    void thread_p_not6_fu_665_p2();
    void thread_p_not7_fu_675_p2();
    void thread_p_not_fu_605_p2();
    void thread_r_V_2_fu_268_p2();
    void thread_r_V_3_fu_293_p2();
    void thread_r_V_4_fu_318_p2();
    void thread_r_V_5_fu_343_p2();
    void thread_r_V_6_fu_368_p2();
    void thread_r_V_7_fu_393_p2();
    void thread_r_V_8_fu_418_p2();
    void thread_r_V_9_fu_443_p2();
    void thread_rev1_fu_521_p2();
    void thread_rev2_fu_531_p2();
    void thread_rev3_fu_541_p2();
    void thread_rev4_fu_551_p2();
    void thread_rev5_fu_491_p2();
    void thread_rev6_fu_561_p2();
    void thread_rev8_fu_501_p2();
    void thread_rev_fu_511_p2();
    void thread_rhs_V_cast_fu_217_p1();
    void thread_sel_tmp1_fu_750_p2();
    void thread_sel_tmp_fu_745_p2();
    void thread_tmp_27_fu_134_p3();
    void thread_tmp_29_fu_112_p3();
    void thread_tmp_31_fu_197_p2();
    void thread_tmp_32_fu_150_p3();
    void thread_tmp_33_fu_157_p2();
    void thread_tmp_34_fu_120_p2();
    void thread_tmp_35_fu_212_p2();
    void thread_tmp_36_fu_173_p1();
    void thread_tmp_37_cast_fu_226_p1();
    void thread_tmp_37_fu_187_p2();
    void thread_tmp_38_fu_177_p2();
    void thread_tmp_39_fu_142_p1();
    void thread_tmp_40_fu_146_p1();
    void thread_tmp_41_fu_208_p1();
    void thread_tmp_43_fu_238_p3();
    void thread_tmp_44_fu_261_p3();
    void thread_tmp_45_fu_487_p2();
    void thread_tmp_46_1_fu_245_p2();
    void thread_tmp_47_fu_286_p3();
    void thread_tmp_48_fu_496_p2();
    void thread_tmp_49_1_fu_620_p2();
    void thread_tmp_49_2_fu_630_p2();
    void thread_tmp_49_3_fu_640_p2();
    void thread_tmp_49_4_fu_650_p2();
    void thread_tmp_49_5_fu_660_p2();
    void thread_tmp_49_6_fu_670_p2();
    void thread_tmp_49_7_fu_680_p2();
    void thread_tmp_49_8_fu_685_p2();
    void thread_tmp_49_9_fu_699_p2();
    void thread_tmp_50_fu_610_p2();
    void thread_tmp_51_fu_311_p3();
    void thread_tmp_52_fu_506_p2();
    void thread_tmp_54_fu_336_p3();
    void thread_tmp_55_fu_516_p2();
    void thread_tmp_57_fu_361_p3();
    void thread_tmp_58_fu_526_p2();
    void thread_tmp_59_fu_536_p2();
    void thread_tmp_60_fu_546_p2();
    void thread_tmp_61_fu_556_p2();
    void thread_tmp_62_fu_566_p2();
    void thread_tmp_63_fu_571_p10();
    void thread_tmp_65_fu_386_p3();
    void thread_tmp_67_fu_411_p3();
    void thread_tmp_69_fu_436_p3();
    void thread_tmp_71_fu_461_p3();
    void thread_tmp_72_fu_691_p3();
    void thread_tmp_fu_169_p1();
    void thread_tmp_s_fu_162_p3();
};

}

using namespace ap_rtl;

#endif
