{
  "module_name": "smu_v13_0_pptable.h",
  "hash_id": "3c025dca3c4d655979822312fed5db81cfd439826827b3265be329bfc8f280be",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/swsmu/inc/smu_v13_0_pptable.h",
  "human_readable_source": " \n#ifndef SMU_13_0_PPTABLE_H\n#define SMU_13_0_PPTABLE_H\n\n#pragma pack(push, 1)\n\n#define SMU_13_0_TABLE_FORMAT_REVISION                  1\n\n\n#define SMU_13_0_PP_PLATFORM_CAP_POWERPLAY              0x1\n#define SMU_13_0_PP_PLATFORM_CAP_SBIOSPOWERSOURCE       0x2\n#define SMU_13_0_PP_PLATFORM_CAP_HARDWAREDC             0x4\n#define SMU_13_0_PP_PLATFORM_CAP_BACO                   0x8\n#define SMU_13_0_PP_PLATFORM_CAP_MACO                   0x10\n#define SMU_13_0_PP_PLATFORM_CAP_SHADOWPSTATE           0x20\n\n\n#define SMU_13_0_PP_THERMALCONTROLLER_NONE              0\n\n#define SMU_13_0_PP_OVERDRIVE_VERSION                   0x0800\n#define SMU_13_0_PP_POWERSAVINGCLOCK_VERSION            0x0100\n\nenum SMU_13_0_ODFEATURE_CAP {\n\tSMU_13_0_ODCAP_GFXCLK_LIMITS = 0,\n\tSMU_13_0_ODCAP_GFXCLK_CURVE,\n\tSMU_13_0_ODCAP_UCLK_MAX,\n\tSMU_13_0_ODCAP_POWER_LIMIT,\n\tSMU_13_0_ODCAP_FAN_ACOUSTIC_LIMIT,\n\tSMU_13_0_ODCAP_FAN_SPEED_MIN,\n\tSMU_13_0_ODCAP_TEMPERATURE_FAN,\n\tSMU_13_0_ODCAP_TEMPERATURE_SYSTEM,\n\tSMU_13_0_ODCAP_MEMORY_TIMING_TUNE,\n\tSMU_13_0_ODCAP_FAN_ZERO_RPM_CONTROL,\n\tSMU_13_0_ODCAP_AUTO_UV_ENGINE,\n\tSMU_13_0_ODCAP_AUTO_OC_ENGINE,\n\tSMU_13_0_ODCAP_AUTO_OC_MEMORY,\n\tSMU_13_0_ODCAP_FAN_CURVE,\n\tSMU_13_0_ODCAP_COUNT,\n};\n\nenum SMU_13_0_ODFEATURE_ID {\n\tSMU_13_0_ODFEATURE_GFXCLK_LIMITS        = 1 << SMU_13_0_ODCAP_GFXCLK_LIMITS,            \n\tSMU_13_0_ODFEATURE_GFXCLK_CURVE         = 1 << SMU_13_0_ODCAP_GFXCLK_CURVE,             \n\tSMU_13_0_ODFEATURE_UCLK_MAX             = 1 << SMU_13_0_ODCAP_UCLK_MAX,                 \n\tSMU_13_0_ODFEATURE_POWER_LIMIT          = 1 << SMU_13_0_ODCAP_POWER_LIMIT,              \n\tSMU_13_0_ODFEATURE_FAN_ACOUSTIC_LIMIT   = 1 << SMU_13_0_ODCAP_FAN_ACOUSTIC_LIMIT,       \n\tSMU_13_0_ODFEATURE_FAN_SPEED_MIN        = 1 << SMU_13_0_ODCAP_FAN_SPEED_MIN,            \n\tSMU_13_0_ODFEATURE_TEMPERATURE_FAN      = 1 << SMU_13_0_ODCAP_TEMPERATURE_FAN,          \n\tSMU_13_0_ODFEATURE_TEMPERATURE_SYSTEM   = 1 << SMU_13_0_ODCAP_TEMPERATURE_SYSTEM,       \n\tSMU_13_0_ODFEATURE_MEMORY_TIMING_TUNE   = 1 << SMU_13_0_ODCAP_MEMORY_TIMING_TUNE,       \n\tSMU_13_0_ODFEATURE_FAN_ZERO_RPM_CONTROL = 1 << SMU_13_0_ODCAP_FAN_ZERO_RPM_CONTROL,     \n\tSMU_13_0_ODFEATURE_AUTO_UV_ENGINE       = 1 << SMU_13_0_ODCAP_AUTO_UV_ENGINE,           \n\tSMU_13_0_ODFEATURE_AUTO_OC_ENGINE       = 1 << SMU_13_0_ODCAP_AUTO_OC_ENGINE,           \n\tSMU_13_0_ODFEATURE_AUTO_OC_MEMORY       = 1 << SMU_13_0_ODCAP_AUTO_OC_MEMORY,           \n\tSMU_13_0_ODFEATURE_FAN_CURVE            = 1 << SMU_13_0_ODCAP_FAN_CURVE,                \n\tSMU_13_0_ODFEATURE_COUNT                = 14,\n};\n\n#define SMU_13_0_MAX_ODFEATURE    32          \n\nenum SMU_13_0_ODSETTING_ID {\n\tSMU_13_0_ODSETTING_GFXCLKFMAX = 0,\n\tSMU_13_0_ODSETTING_GFXCLKFMIN,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEFREQ_P1,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEVOLTAGE_P1,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEFREQ_P2,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEVOLTAGE_P2,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEFREQ_P3,\n\tSMU_13_0_ODSETTING_VDDGFXCURVEVOLTAGE_P3,\n\tSMU_13_0_ODSETTING_UCLKFMAX,\n\tSMU_13_0_ODSETTING_POWERPERCENTAGE,\n\tSMU_13_0_ODSETTING_FANRPMMIN,\n\tSMU_13_0_ODSETTING_FANRPMACOUSTICLIMIT,\n\tSMU_13_0_ODSETTING_FANTARGETTEMPERATURE,\n\tSMU_13_0_ODSETTING_OPERATINGTEMPMAX,\n\tSMU_13_0_ODSETTING_ACTIMING,\n\tSMU_13_0_ODSETTING_FAN_ZERO_RPM_CONTROL,\n\tSMU_13_0_ODSETTING_AUTOUVENGINE,\n\tSMU_13_0_ODSETTING_AUTOOCENGINE,\n\tSMU_13_0_ODSETTING_AUTOOCMEMORY,\n\tSMU_13_0_ODSETTING_COUNT,\n};\n\n#define SMU_13_0_MAX_ODSETTING    32          \n\nstruct smu_13_0_overdrive_table {\n\tuint8_t  revision;                                        \n\tuint8_t  reserve[3];                                      \n\tuint32_t feature_count;                                   \n\tuint32_t setting_count;                                   \n\tuint8_t  cap[SMU_13_0_MAX_ODFEATURE];                     \n\tuint32_t max[SMU_13_0_MAX_ODSETTING];                     \n\tuint32_t min[SMU_13_0_MAX_ODSETTING];                     \n};\n\nenum SMU_13_0_PPCLOCK_ID {\n\tSMU_13_0_PPCLOCK_GFXCLK = 0,\n\tSMU_13_0_PPCLOCK_VCLK,\n\tSMU_13_0_PPCLOCK_DCLK,\n\tSMU_13_0_PPCLOCK_ECLK,\n\tSMU_13_0_PPCLOCK_SOCCLK,\n\tSMU_13_0_PPCLOCK_UCLK,\n\tSMU_13_0_PPCLOCK_DCEFCLK,\n\tSMU_13_0_PPCLOCK_DISPCLK,\n\tSMU_13_0_PPCLOCK_PIXCLK,\n\tSMU_13_0_PPCLOCK_PHYCLK,\n\tSMU_13_0_PPCLOCK_COUNT,\n};\n#define SMU_13_0_MAX_PPCLOCK      16          \n\nstruct smu_13_0_power_saving_clock_table {\n\tuint8_t  revision;                                        \n\tuint8_t  reserve[3];                                      \n\tuint32_t count;                                           \n\tuint32_t max[SMU_13_0_MAX_PPCLOCK];                       \n\tuint32_t min[SMU_13_0_MAX_PPCLOCK];                       \n};\n\nstruct smu_13_0_powerplay_table {\n\tstruct atom_common_table_header header;\n\tuint8_t  table_revision;\n\tuint16_t table_size;                          \n\tuint32_t golden_pp_id;\n\tuint32_t golden_revision;\n\tuint16_t format_id;\n\tuint32_t platform_caps;                       \n\n\tuint8_t  thermal_controller_type;             \n\n\tuint16_t small_power_limit1;\n\tuint16_t small_power_limit2;\n\tuint16_t boost_power_limit;\n\tuint16_t od_turbo_power_limit;                \n\tuint16_t od_power_save_power_limit;           \n\tuint16_t software_shutdown_temp;\n\n\tuint16_t reserve[6];                          \n\n\tstruct smu_13_0_power_saving_clock_table      power_saving_clock;\n\tstruct smu_13_0_overdrive_table               overdrive_table;\n\n#ifndef SMU_13_0_PARTIAL_PPTABLE\n\tPPTable_t smc_pptable;                        \n#endif\n};\n\n#pragma pack(pop)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}