sim_mic_dma_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/sim_mic_dma/ip/sim_mic_dma_axis_data_fifo_0_0_1/sim/sim_mic_dma_axis_data_fifo_0_0.v,incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"
sim_mic_dma_mic_sampler_0_0.v,verilog,xil_defaultlib,../../../bd/sim_mic_dma/ip/sim_mic_dma_mic_sampler_0_0_1/sim/sim_mic_dma_mic_sampler_0_0.v,incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"
sim_mic_dma.v,verilog,xil_defaultlib,../../../bd/sim_mic_dma/sim/sim_mic_dma.v,incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"incdir="../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
