static inline void F_1 ( void )\r\n{\r\nF_2 ( V_1 | V_2 , V_3 + V_4 ) ;\r\n}\r\nstatic inline void F_3 ( void )\r\n{\r\nF_2 ( 0 , V_3 + V_4 ) ;\r\n}\r\nstatic inline void F_4 ( void )\r\n{\r\nF_2 ( V_5 , V_3 + V_6 ) ;\r\n}\r\nstatic T_1 F_5 ( void )\r\n{\r\nreturn ~ F_6 ( V_7 + V_8 ) ;\r\n}\r\nstatic int T_2 F_7 ( unsigned long V_9 )\r\n{\r\nF_2 ( 0 , V_7 + V_4 ) ;\r\nF_2 ( ~ 0UL , V_7 + V_10 ) ;\r\nF_2 ( V_1 , V_7 + V_4 ) ;\r\nF_8 ( F_5 , 32 , V_9 ) ;\r\nreturn F_9 ( V_7 + V_8 , L_1 , V_9 ,\r\n300 , 32 , V_11 ) ;\r\n}\r\nstatic int F_10 ( unsigned long V_12 ,\r\nstruct V_13 * V_14 )\r\n{\r\nF_3 () ;\r\nF_2 ( V_12 - 1 , V_3 + V_10 ) ;\r\nF_1 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_11 ( enum V_15 V_16 ,\r\nstruct V_13 * V_17 )\r\n{\r\nswitch ( V_16 ) {\r\ncase V_18 :\r\nF_10 ( V_19 , V_17 ) ;\r\nbreak;\r\ncase V_20 :\r\ncase V_21 :\r\nF_3 () ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\nstatic T_3 F_12 ( int V_22 , void * V_23 )\r\n{\r\nstruct V_13 * V_17 = V_23 ;\r\nF_4 () ;\r\nif ( F_13 ( V_17 -> V_16 == V_24 ) )\r\nF_3 () ;\r\nV_17 -> V_25 ( V_17 ) ;\r\nreturn V_26 ;\r\n}\r\nstatic int T_2 F_14 ( unsigned long V_9 , int V_22 )\r\n{\r\nF_2 ( 0 , V_3 + V_4 ) ;\r\nF_2 ( V_5 , V_3 + V_6 ) ;\r\nF_15 ( F_16 ( V_22 , & V_27 ) ) ;\r\nV_28 . V_29 = F_17 ( 0 ) ;\r\nV_28 . V_22 = V_22 ;\r\nF_18 ( & V_28 , V_9 , 2 , 0xffffffff ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_19 ( struct V_30 * V_31 )\r\n{\r\nstruct V_32 * V_33 ;\r\nvoid T_4 * V_34 ;\r\nunsigned long V_35 ;\r\nint V_22 ;\r\nV_34 = F_20 ( V_31 , 0 ) ;\r\nF_15 ( ! V_34 ) ;\r\nV_7 = V_34 + F_21 ( 2 ) ;\r\nV_3 = V_34 + F_21 ( 3 ) ;\r\nV_22 = F_22 ( V_31 , 0 ) ;\r\nF_15 ( V_22 <= 0 ) ;\r\nV_33 = F_23 ( V_31 , 0 ) ;\r\nF_15 ( F_24 ( V_33 ) ) ;\r\nF_15 ( F_25 ( V_33 ) ) ;\r\nV_35 = F_26 ( V_33 ) ;\r\nV_19 = V_35 / ( V_36 ) ;\r\nF_2 ( ~ V_37 , V_34 + V_38 ) ;\r\nF_15 ( F_7 ( V_35 ) ) ;\r\nF_14 ( V_35 , V_22 ) ;\r\n}
