// Seed: 2598232275
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input supply1 id_2,
    input uwire id_3
    , id_6,
    input wire id_4
    , id_7
);
  assign id_7#(.id_6(1)) = id_2 && id_4 && -1 === id_3 && id_6;
  assign module_1.id_3   = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    input supply1 id_0,
    output wand id_1,
    input uwire _id_2,
    output wand id_3,
    input wand id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7,
    output uwire id_8
);
  logic [-1  !==  -1 : id_2] id_10;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_4
  );
endmodule
