#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Apr 10 15:00:09 2021
# Process ID: 4636
# Current directory: D:/VLSINew/SHA/solution2_Kintex/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/sha256/xsim_script.tcl}
# Log file: D:/VLSINew/SHA/solution2_Kintex/sim/verilog/xsim.log
# Journal file: D:/VLSINew/SHA/solution2_Kintex/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/sha256/xsim_script.tcl
# xsim {sha256} -autoloadwcfg -tclbatch {sha256.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source sha256.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set data__base_offset__bytes__digest__return_group [add_wave_group data__base_offset__bytes__digest__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/interrupt -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BRESP -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_BVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RRESP -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RDATA -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_RVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_ARADDR -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WSTRB -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WDATA -into $data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_WVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWREADY -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWVALID -into $data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AESL_inst_sha256/s_axi_AXILiteS_AWADDR -into $data__base_offset__bytes__digest__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_done -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_idle -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_ready -into $blocksiggroup
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_sha256_top/AESL_inst_sha256/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_sha256_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_base_offset -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_bytes -into $tb_portdepth_group -radix hex
## add_wave /apatb_sha256_top/LENGTH_digest -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_data__base_offset__bytes__digest__return_group [add_wave_group data__base_offset__bytes__digest__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_sha256_top/AXILiteS_INTERRUPT -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BRESP -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_BVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RRESP -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RDATA -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_RVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_ARADDR -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WSTRB -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WDATA -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_WVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWREADY -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWVALID -into $tb_data__base_offset__bytes__digest__return_group -color #ffff00 -radix hex
## add_wave /apatb_sha256_top/AXILiteS_AWADDR -into $tb_data__base_offset__bytes__digest__return_group -radix hex
## save_wave_config sha256.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [0.67%] @ "12965000"
// RTL Simulation : 2 / 5 [0.67%] @ "25895000"
// RTL Simulation : 3 / 5 [0.67%] @ "42425000"
// RTL Simulation : 4 / 5 [0.67%] @ "62155000"
// RTL Simulation : 5 / 5 [100.00%] @ "89785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 89825 ns : File "D:/VLSINew/SHA/solution2_Kintex/sim/verilog/sha256.autotb.v" Line 287
## quit
INFO: [Common 17-206] Exiting xsim at Sat Apr 10 15:00:21 2021...
