Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: motor_ctrl_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "motor_ctrl_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "motor_ctrl_top"
Output Format                      : NGC
Target Device                      : xc3s250e-5-vq100

---- Source Options
Top Module Name                    : motor_ctrl_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/motor_ctrl_top is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/motor_ctrl_top.vhd", and is now defined in "/home/ise/v3/motor_ctrl_top.vhd".
WARNING:HDLParsers:3607 - Unit work/motor_ctrl_top/structural is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/motor_ctrl_top.vhd", and is now defined in "/home/ise/v3/motor_ctrl_top.vhd".
WARNING:HDLParsers:3607 - Unit work/ctrl_fsm is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/ctrl_fsm.vhd", and is now defined in "/home/ise/v3/ctrl_fsm.vhd".
WARNING:HDLParsers:3607 - Unit work/ctrl_fsm/rtl is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/ctrl_fsm.vhd", and is now defined in "/home/ise/v3/ctrl_fsm.vhd".
WARNING:HDLParsers:3607 - Unit work/decoder is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/decoder.vhd", and is now defined in "/home/ise/v3/decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/decoder/rtl is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/decoder.vhd", and is now defined in "/home/ise/v3/decoder.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_module is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/pwm_module.vhd", and is now defined in "/home/ise/v3/pwm_module.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_module/behavioral is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/pwm_module.vhd", and is now defined in "/home/ise/v3/pwm_module.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_slave_sync is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/spi_slave_sync.vhd", and is now defined in "/home/ise/v3/spi_slave_sync.vhd".
WARNING:HDLParsers:3607 - Unit work/spi_slave_sync/Behavioral is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/spi_slave_sync.vhd", and is now defined in "/home/ise/v3/spi_slave_sync.vhd".
WARNING:HDLParsers:3607 - Unit work/ContGen is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/ContGen.vhd", and is now defined in "/home/ise/v3/ContGen.vhd".
WARNING:HDLParsers:3607 - Unit work/ContGen/behavioral is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/ContGen.vhd", and is now defined in "/home/ise/v3/ContGen.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_pkg is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/pwm_pkg.vhd", and is now defined in "/home/ise/v3/pwm_pkg.vhd".
WARNING:HDLParsers:3607 - Unit work/pwm_pkg is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/pwm_pkg.vhd", and is now defined in "/home/ise/v3/pwm_pkg.vhd".
WARNING:HDLParsers:3607 - Unit work/regP is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/regP.vhd", and is now defined in "/home/ise/v3/regP.vhd".
WARNING:HDLParsers:3607 - Unit work/regP/behavioral is now defined in a different file.  It was defined in "C:/Users/ZiggyStardust/OneDrive/Documentos/pwm/v3/regP.vhd", and is now defined in "/home/ise/v3/regP.vhd".
Compiling vhdl file "/home/ise/v3/pwm_pkg.vhd" in Library work.
Architecture pwm_pkg of Entity pwm_pkg is up to date.
Compiling vhdl file "/home/ise/v3/ContGen.vhd" in Library work.
Architecture behavioral of Entity contgen is up to date.
Compiling vhdl file "/home/ise/v3/regP.vhd" in Library work.
Architecture behavioral of Entity regp is up to date.
Compiling vhdl file "/home/ise/v3/spi_slave_sync.vhd" in Library work.
Architecture behavioral of Entity spi_slave_sync is up to date.
Compiling vhdl file "/home/ise/v3/ctrl_fsm.vhd" in Library work.
Architecture rtl of Entity ctrl_fsm is up to date.
Compiling vhdl file "/home/ise/v3/decoder.vhd" in Library work.
Architecture rtl of Entity decoder is up to date.
Compiling vhdl file "/home/ise/v3/pwm_module.vhd" in Library work.
Architecture behavioral of Entity pwm_module is up to date.
Compiling vhdl file "/home/ise/v3/motor_ctrl_top.vhd" in Library work.
Architecture structural of Entity motor_ctrl_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <motor_ctrl_top> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <spi_slave_sync> in library <work> (architecture <Behavioral>) with generics.
	DATA_WIDTH = 8

Analyzing hierarchy for entity <ctrl_fsm> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <pwm_module> in library <work> (architecture <behavioral>) with generics.
	CNT_WIDTH = 4
	DIV_CONST = 2399
	DUTY_WIDTH = 4

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	Cuenta_Fin = 2399
	Nbits = 12

Analyzing hierarchy for entity <ContGen> in library <work> (architecture <behavioral>) with generics.
	Cuenta_Fin = 15
	Nbits = 4

Analyzing hierarchy for entity <regP> in library <work> (architecture <behavioral>) with generics.
	WIDTH = 4


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <motor_ctrl_top> in library <work> (Architecture <structural>).
Entity <motor_ctrl_top> analyzed. Unit <motor_ctrl_top> generated.

Analyzing generic Entity <spi_slave_sync> in library <work> (Architecture <Behavioral>).
	DATA_WIDTH = 8
Entity <spi_slave_sync> analyzed. Unit <spi_slave_sync> generated.

Analyzing Entity <ctrl_fsm> in library <work> (Architecture <rtl>).
Entity <ctrl_fsm> analyzed. Unit <ctrl_fsm> generated.

Analyzing Entity <decoder> in library <work> (Architecture <rtl>).
Entity <decoder> analyzed. Unit <decoder> generated.

Analyzing generic Entity <pwm_module> in library <work> (Architecture <behavioral>).
	CNT_WIDTH = 4
	DIV_CONST = 2399
	DUTY_WIDTH = 4
WARNING:Xst:753 - "/home/ise/v3/pwm_module.vhd" line 50: Unconnected output port 'CEO' of component 'ContGen'.
Entity <pwm_module> analyzed. Unit <pwm_module> generated.

Analyzing generic Entity <ContGen.1> in library <work> (Architecture <behavioral>).
	Cuenta_Fin = 2399
	Nbits = 12
Entity <ContGen.1> analyzed. Unit <ContGen.1> generated.

Analyzing generic Entity <ContGen.2> in library <work> (Architecture <behavioral>).
	Cuenta_Fin = 15
	Nbits = 4
Entity <ContGen.2> analyzed. Unit <ContGen.2> generated.

Analyzing generic Entity <regP> in library <work> (Architecture <behavioral>).
	WIDTH = 4
Entity <regP> analyzed. Unit <regP> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <spi_slave_sync>.
    Related source file is "/home/ise/v3/spi_slave_sync.vhd".
    Found 8-bit register for signal <final_reg>.
    Found 1-bit register for signal <MOSI_sync>.
    Found 1-bit register for signal <MOSI_sync2>.
    Found 1-bit register for signal <rState<0>>.
    Found 1-bit register for signal <sclk_prev>.
    Found 1-bit register for signal <sclk_rise>.
    Found 1-bit register for signal <SCLK_sync>.
    Found 1-bit register for signal <SCLK_sync2>.
    Found 8-bit register for signal <shift_reg>.
    Found 1-bit register for signal <SS_sync>.
    Found 1-bit register for signal <SS_sync2>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <spi_slave_sync> synthesized.


Synthesizing Unit <ctrl_fsm>.
    Related source file is "/home/ise/v3/ctrl_fsm.vhd".
    Found 1-bit register for signal <load_pwm>.
    Found 8-bit register for signal <reg_ctrl>.
    Found 8-bit register for signal <reg_duty>.
    Found 1-bit register for signal <state<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <ctrl_fsm> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "/home/ise/v3/decoder.vhd".
WARNING:Xst:647 - Input <control<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <decoder> synthesized.


Synthesizing Unit <ContGen_1>.
    Related source file is "/home/ise/v3/ContGen.vhd".
    Found 12-bit up counter for signal <count_r>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_1> synthesized.


Synthesizing Unit <ContGen_2>.
    Related source file is "/home/ise/v3/ContGen.vhd".
    Found 4-bit up counter for signal <count_r>.
    Summary:
	inferred   1 Counter(s).
Unit <ContGen_2> synthesized.


Synthesizing Unit <regP>.
    Related source file is "/home/ise/v3/regP.vhd".
    Found 4-bit register for signal <reg_r>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <regP> synthesized.


Synthesizing Unit <pwm_module>.
    Related source file is "/home/ise/v3/pwm_module.vhd".
WARNING:Xst:646 - Signal <DIV_CNT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit comparator less for signal <pwm$cmp_lt0000> created at line 82.
    Summary:
	inferred   1 Comparator(s).
Unit <pwm_module> synthesized.


Synthesizing Unit <motor_ctrl_top>.
    Related source file is "/home/ise/v3/motor_ctrl_top.vhd".
    Found 1-bit register for signal <ss_d>.
    Found 1-bit register for signal <ss_rise>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <motor_ctrl_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 12-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 21
 1-bit register                                        : 13
 4-bit register                                        : 4
 8-bit register                                        : 4
# Comparators                                          : 2
 4-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <reg_ctrl_6> of sequential type is unconnected in block <u_fsm>.
WARNING:Xst:2677 - Node <reg_ctrl_7> of sequential type is unconnected in block <u_fsm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 12-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 2
 4-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <motor_ctrl_top> ...

Optimizing unit <spi_slave_sync> ...

Optimizing unit <ctrl_fsm> ...
WARNING:Xst:2677 - Node <u_fsm/reg_ctrl_7> of sequential type is unconnected in block <motor_ctrl_top>.
WARNING:Xst:2677 - Node <u_fsm/reg_ctrl_6> of sequential type is unconnected in block <motor_ctrl_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block motor_ctrl_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 91
 Flip-Flops                                            : 91

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : motor_ctrl_top.ngr
Top Level Output File Name         : motor_ctrl_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 116
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 22
#      LUT2                        : 12
#      LUT3                        : 10
#      LUT4                        : 16
#      LUT4_D                      : 2
#      MUXCY                       : 22
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 91
#      FD                          : 1
#      FDC                         : 6
#      FDCE                        : 17
#      FDP                         : 2
#      FDR                         : 34
#      FDRE                        : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-5 

 Number of Slices:                       56  out of   2448     2%  
 Number of Slice Flip Flops:             91  out of   4896     1%  
 Number of 4 input LUTs:                 68  out of   4896     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of     66    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_sys                            | BUFGP                  | 91    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset_sys                          | IBUF                   | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.249ns (Maximum Frequency: 190.516MHz)
   Minimum input arrival time before clock: 4.562ns
   Maximum output required time after clock: 7.458ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sys'
  Clock period: 5.249ns (frequency: 190.516MHz)
  Total number of paths / destination ports: 824 / 167
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 3)
  Source:            u_pwm2/u_div/count_r_4 (FF)
  Destination:       u_pwm2/u_cnt/count_r_0 (FF)
  Source Clock:      clk_sys rising
  Destination Clock: clk_sys rising

  Data Path: u_pwm2/u_div/count_r_4 to u_pwm2/u_cnt/count_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  u_pwm2/u_div/count_r_4 (u_pwm2/u_div/count_r_4)
     LUT4:I0->O            2   0.612   0.532  u_pwm2/u_div/CEO_cmp_eq000010 (u_pwm2/u_div/CEO_cmp_eq000010)
     LUT3:I0->O            5   0.612   0.541  u_pwm2/u_div/CEO_cmp_eq000037 (u_pwm2/FRECPWM)
     LUT4:I3->O            4   0.612   0.499  u_pwm2/u_cnt/count_r_or0000 (u_pwm2/u_cnt/count_r_or0000)
     FDR:R                     0.795          u_pwm2/u_cnt/count_r_0
    ----------------------------------------
    Total                      5.249ns (3.145ns logic, 2.104ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_sys'
  Total number of paths / destination ports: 61 / 61
-------------------------------------------------------------------------
Offset:              4.562ns (Levels of Logic = 2)
  Source:            reset_sys (PAD)
  Destination:       u_pwm2/u_div/count_r_0 (FF)
  Destination Clock: clk_sys rising

  Data Path: reset_sys to u_pwm2/u_div/count_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.106   1.232  reset_sys_IBUF (reset_sys_IBUF)
     LUT4:I0->O           12   0.612   0.817  u_pwm2/u_div/count_r_or00001 (u_pwm2/u_div/count_r_or0000)
     FDR:R                     0.795          u_pwm2/u_div/count_r_0
    ----------------------------------------
    Total                      4.562ns (2.513ns logic, 2.049ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sys'
  Total number of paths / destination ports: 46 / 8
-------------------------------------------------------------------------
Offset:              7.458ns (Levels of Logic = 4)
  Source:            u_pwm1/u_cnt/count_r_1 (FF)
  Destination:       R_PWM_M1 (PAD)
  Source Clock:      clk_sys rising

  Data Path: u_pwm1/u_cnt/count_r_1 to R_PWM_M1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.514   0.690  u_pwm1/u_cnt/count_r_1 (u_pwm1/u_cnt/count_r_1)
     LUT4:I0->O            1   0.612   0.509  L_PWM_M141 (L_PWM_M1_bdd4)
     LUT3:I0->O            2   0.612   0.383  L_PWM_M131 (L_PWM_M1_bdd2)
     LUT4:I3->O            1   0.612   0.357  R_PWM_M111 (R_PWM_M1_OBUF)
     OBUF:I->O                 3.169          R_PWM_M1_OBUF (R_PWM_M1)
    ----------------------------------------
    Total                      7.458ns (5.519ns logic, 1.939ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 1.30 secs
 
--> 


Total memory usage is 613392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    0 (   0 filtered)

