 # Initialise some variables
i2cAddress = 0x20       # I2C address of the DUT
i2cRate = 100e3         # I2C clock frequency
i2cSCL = 24             # I2C SCL pin (DIO24)
i2cSDA = 25             # I2C SDA pin (DIO25)

#global i2cCLKRSReg, i2cLSBCORRReg, i2cDEBUGReg, i2cPWRCNTLReg, i2cAFECNTLReg, i2cCHANReg
i2cCLKRSReg = 0x00      # CLK_RS divider control REG
i2cLSBCORRReg = 0x01    # LSB_CORR REG
i2cDEBUGReg = 0x02      # DEBUG Control Reg
i2cPWRCNTLReg = 0x03    # Power Control REG
i2cAFECNTLReg = 0x04    # AFE Control Reg
i2cCHANReg = 0x05       # CHAN Control Reg

    # SRAM_CNTL Reg, Masks & Shifts
SRAM_CNTL_REG = 0x07
SRAM_CNTL_ZM0_ENN_MASK =    0b10000000
SRAM_CNTL_ZM1_ENN_MASK =    0b01000000
SRAM_CNTL_ZM2_ENN_MASK =    0b00100000
SRAM_CNTL_ZM3_ENN_MASK =    0b00010000
SRAM_CNTL_SRAM_SEL_MASK =   0b00001100
SRAM_CNTL_WR_MASK =         0b00000010
SRAM_CNTL_RD_MASK =         0b00000001
SRAM_CNTL_ZM0_ENN_SHIFT =   0x07
SRAM_CNTL_ZM1_ENN_SHIFT =   0x06
SRAM_CNTL_ZM2_ENN_SHIFT =   0x05
SRAM_CNTL_ZM3_ENN_SHIFT =   0x04
SRAM_CNTL_SRAM_SEL_SHIFT =  0x02
SRAM_CNTL_WR_SHIFT =        0x01
SRAM_CNTL_RD_SHIFT =        0x00

# SRAM ADDR Regs
SRAM_ADDR_MSB = 0x08
SRAM_ADDR_LSB = 0x09
SRAM_ADDR_MSB_MASK = 0x0F
SRAM_ADDR_LSB_MASK = 0xFF
SRAM_ADDR_MSB_SHIFT = 0x00
SRAM_ADDR_LSB_SHIFT = 0x00

SRAM_ADDR_MSB_DATAMASK = 0x0F00
SRAM_ADDR_LSB_DATAMASK = 0x00FF
SRAM_ADDR_MSB_DATASHIFT = 0x08
SRAM_ADDR_LSB_DATASHIFT = 0x00

# SRAM WDATA Regs
SRAM_WDATA_MSB = 0x0A
SRAM_WDATA_LSB = 0x0B
SRAM_WDATA_MSB_MASK = 0xFF
SRAM_WDATA_LSB_MASK = 0xFF
SRAM_WDATA_MSB_SHIFT = 0x00
SRAM_WDATA_LSB_SHIFT = 0x00

SRAM_WDATA_MSB_DATAMASK = 0xFF00
SRAM_WDATA_LSB_DATAMASK = 0x00FF
SRAM_WDATA_MSB_DATASHIFT = 0x08
SRAM_WDATA_LSB_DATASHIFT = 0x00

# SRAM RDATA Regs
SRAM_RDATA_MSB = 0x18
SRAM_RDATA_LSB = 0x19
SRAM_RDATA_MSB_DATAMASK = 0xFF00
SRAM_RDATA_LSB_DATAMASK = 0x00FF
SRAM_RDATA_MSB_DATASHIFT = 0x08
SRAM_RDATA_LSB_DATASHIFT = 0x00