Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  8 15:16:22 2019
| Host         : rdedhia-Inspiron-7348 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file camera_top_level_control_sets_placed.rpt
| Design       : camera_top_level
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             125 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |           12 |
| Yes          | No                    | No                     |              50 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+
|  clkdivider/clk_out1 |                                      | display_uut/counter_reg[11]       |                1 |              1 |
|  clkdivider/clk_out1 |                                      | display_uut/strobe_out[0]_i_1_n_0 |                1 |              1 |
|  clkdivider/clk_out1 | xvga1/hreset                         |                                   |                1 |              1 |
|  clkdivider/clk_out1 |                                      | display_uut/counter_reg[13]       |                1 |              2 |
|  clkdivider/clk_out1 |                                      | display_uut/counter_reg[12]       |                3 |              4 |
|  pclk_in_BUFG        |                                      |                                   |                1 |              4 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[15]_i_1_n_0 |                                   |                3 |              8 |
|  pclk_in_BUFG        | my_camera/pixel_data_out[7]_i_1_n_0  |                                   |                2 |              8 |
|  clkdivider/clk_out1 | xvga1/hreset                         | xvga1/vcount_out0                 |                2 |              9 |
|  clkdivider/clk_out1 |                                      | xvga1/hreset                      |                6 |             11 |
|  pclk_in_BUFG        | my_camera/valid_pixel                | my_camera/frame_done_out          |                5 |             17 |
|  clkdivider/clk_out1 | timer_uut/one_hz                     |                                   |                9 |             33 |
|  clkdivider/clk_out1 |                                      |                                   |               53 |            121 |
+----------------------+--------------------------------------+-----------------------------------+------------------+----------------+


