Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,478
design__inferred_latch__count,0
design__instance__count,20606
design__instance__area,144451
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,10
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,386
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0065744067542254925
power__switching__total,0.007372951600700617
power__leakage__total,1.5769356309647264E-7
power__total,0.01394751574844122
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-2.3661921980407006
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5131082370890218
timing__hold__ws__corner:nom_tt_025C_1v80,0.7545857485773324
timing__setup__ws__corner:nom_tt_025C_1v80,15.54831152281636
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.754586
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.548311
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,735
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,386
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-2.5945140104043443
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7284519860169627
timing__hold__ws__corner:nom_ss_100C_1v60,1.752373851182815
timing__setup__ws__corner:nom_ss_100C_1v60,6.4286320308899585
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.752374
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,6.428632
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,386
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-2.2672753205519274
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4197024790947774
timing__hold__ws__corner:nom_ff_n40C_1v95,0.4131890502252698
timing__setup__ws__corner:nom_ff_n40C_1v95,18.887841159055107
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.413189
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.887840
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,957
design__max_fanout_violation__count,386
design__max_cap_violation__count,2
clock__skew__worst_hold,-2.2588411780399213
clock__skew__worst_setup,0.41088419940538673
timing__hold__ws,0.4099862787532506
timing__setup__ws,6.087123866143071
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.409986
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,6.087124
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 482.15 492.87
design__core__bbox,5.52 10.88 476.56 481.44
design__io,411
design__die__area,237637
design__core__area,221653
design__instance__count__stdcell,20606
design__instance__area__stdcell,144451
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.6517
design__instance__utilization__stdcell,0.6517
design__instance__count__class:buffer,40
design__instance__count__class:inverter,70
design__instance__count__class:sequential_cell,1596
design__instance__count__class:multi_input_combinational_cell,5038
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,25693
design__instance__count__class:tap_cell,3150
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,425927
design__violations,0
design__instance__count__class:timing_repair_buffer,2864
design__instance__count__class:clock_buffer,249
design__instance__count__class:clock_inverter,177
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,4
antenna__violating__pins,5
route__antenna_violation__count,4
design__instance__count__class:antenna_cell,7422
antenna_diodes_count,19
route__net,9932
route__net__special,2
route__drc_errors__iter:1,6961
route__wirelength__iter:1,561450
route__drc_errors__iter:2,2945
route__wirelength__iter:2,557634
route__drc_errors__iter:3,2554
route__wirelength__iter:3,556431
route__drc_errors__iter:4,169
route__wirelength__iter:4,555933
route__drc_errors__iter:5,7
route__wirelength__iter:5,555877
route__drc_errors__iter:6,0
route__wirelength__iter:6,555874
route__drc_errors,0
route__wirelength,555874
route__vias,95685
route__vias__singlecut,95685
route__vias__multicut,0
design__disconnected_pin__count,67
design__critical_disconnected_pin__count,0
route__wirelength__max,1756.31
timing__unannotated_net__count__corner:nom_tt_025C_1v80,377
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,377
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,377
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,386
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-2.354915884505272
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5021512237045057
timing__hold__ws__corner:min_tt_025C_1v80,0.7498921695856836
timing__setup__ws__corner:min_tt_025C_1v80,15.728096603616729
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.749892
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.728097
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,377
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,547
design__max_fanout_violation__count__corner:min_ss_100C_1v60,386
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-2.5737022130853333
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7098029032110871
timing__hold__ws__corner:min_ss_100C_1v60,1.7413662116269442
timing__setup__ws__corner:min_ss_100C_1v60,6.742400606448242
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.741366
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,6.742401
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,377
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,386
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-2.2588411780399213
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.41088419940538673
timing__hold__ws__corner:min_ff_n40C_1v95,0.4099862787532506
timing__setup__ws__corner:min_ff_n40C_1v95,19.009708123468794
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.409986
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,19.009708
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,377
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,10
design__max_fanout_violation__count__corner:max_tt_025C_1v80,386
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-2.3837914539247995
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5336500281608079
timing__hold__ws__corner:max_tt_025C_1v80,0.7590155385708698
timing__setup__ws__corner:max_tt_025C_1v80,15.35293180488185
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.759016
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.352932
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,377
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,957
design__max_fanout_violation__count__corner:max_ss_100C_1v60,386
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-2.624462499385214
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7587712894985444
timing__hold__ws__corner:max_ss_100C_1v60,1.7633974779506925
timing__setup__ws__corner:max_ss_100C_1v60,6.087123866143071
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.763397
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,6.087124
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,377
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,386
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-2.2820794788701795
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4380153863592888
timing__hold__ws__corner:max_ff_n40C_1v95,0.4162821316593538
timing__setup__ws__corner:max_ff_n40C_1v95,18.753294559163177
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.416282
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.753294
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,377
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,377
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79864
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79983
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.00136382
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00123602
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000161346
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.00123602
design_powergrid__voltage__worst,0.00123602
design_powergrid__voltage__worst__net:vccd1,1.79864
design_powergrid__drop__worst,0.00136382
design_powergrid__drop__worst__net:vccd1,0.00136382
design_powergrid__voltage__worst__net:vssd1,0.00123602
design_powergrid__drop__worst__net:vssd1,0.00123602
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00016799999999999999070361689224029078104649670422077178955078125
ir__drop__worst,0.0013600000000000000976996261670137755572795867919921875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
