{
    "nor/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/nor_indexed_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "nor/nor_indexed_port/k6_N10_40nm": {
        "test_name": "nor/nor_indexed_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 11.7,
        "synthesis_time(ms)": 2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "nor/nor_indexed_port/k6_N10_mem32K_40nm": {
        "test_name": "nor/nor_indexed_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 79.1,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "nor/nor_indexed_port/no_arch": {
        "test_name": "nor/nor_indexed_port/no_arch",
        "verilog": "nor_indexed_port.vh",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "nor/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/nor_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 85.8,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "nor/nor_wire/k6_N10_40nm": {
        "test_name": "nor/nor_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10.2,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "nor/nor_wire/k6_N10_mem32K_40nm": {
        "test_name": "nor/nor_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 80.4,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "nor/nor_wire/no_arch": {
        "test_name": "nor/nor_wire/no_arch",
        "verilog": "nor_wire.vh",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "nor/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/range_nor_int_wide/k6_N10_40nm": {
        "test_name": "nor/range_nor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/range_nor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_int_wide/no_arch": {
        "test_name": "nor/range_nor_int_wide/no_arch",
        "verilog": "range_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "nor/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/range_nor_ultra_wide/k6_N10_40nm": {
        "test_name": "nor/range_nor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/range_nor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_ultra_wide/no_arch": {
        "test_name": "nor/range_nor_ultra_wide/no_arch",
        "verilog": "range_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "nor/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/range_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/range_nor_wide/k6_N10_40nm": {
        "test_name": "nor/range_nor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/range_nor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/range_nor_wide/no_arch": {
        "test_name": "nor/range_nor_wide/no_arch",
        "verilog": "range_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST range_any_width_binary_test.v:13 define `operator is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "nor/replicate_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/replicate_nor_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/replicate_nor_int_wide/k6_N10_40nm": {
        "test_name": "nor/replicate_nor_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/replicate_nor_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_int_wide/no_arch": {
        "test_name": "nor/replicate_nor_int_wide/no_arch",
        "verilog": "replicate_nor_int_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "nor/replicate_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/replicate_nor_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/replicate_nor_ultra_wide/k6_N10_40nm": {
        "test_name": "nor/replicate_nor_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/replicate_nor_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_ultra_wide/no_arch": {
        "test_name": "nor/replicate_nor_ultra_wide/no_arch",
        "verilog": "replicate_nor_ultra_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "nor/replicate_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "nor/replicate_nor_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 4
    },
    "nor/replicate_nor_wide/k6_N10_40nm": {
        "test_name": "nor/replicate_nor_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_wide/k6_N10_mem32K_40nm": {
        "test_name": "nor/replicate_nor_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "generic logic size": 6
    },
    "nor/replicate_nor_wide/no_arch": {
        "test_name": "nor/replicate_nor_wide/no_arch",
        "verilog": "replicate_nor_wide.vh",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
