library ieee;
use ieee.std_logic_1164.all;

entity controller is
	port(clk, carSig, clkDivIn, reset: in std_logic; 
			setWeight1, setWeight2
			lightCont: out std_logic_vector(5 downto 0));
end controller;

architecture structCont of controller is
	component h2InMux4bit is
		port(w0: in std_logic_vector(3 downto 0);
			w1: in std_logic_vector(3 downto 0);
			en: in std_logic;
			y: out std_logic_vector(3 downto 0));
	end component;
	
	COMPONENT fourBitComparator IS
		PORT(
			i_Ai, i_Bi			: IN	STD_LOGIC_VECTOR(3 downto 0);
			o_GT, o_LT, o_EQ		: OUT	STD_LOGIC);
	END COMPONENT;
	
	component lab3 is
		port(sensor, counterExpired, clk, reset, enable: in std_logic;
				mstl, sstl, debug: out std_logic_vector(2 downto 0));
	end component;
	
	COMPONENT debouncer IS
		PORT(
			i_raw			: IN	STD_LOGIC;
			i_clock			: IN	STD_LOGIC;
			o_clean			: OUT	STD_LOGIC);
	END COMPONENT;
	
	COMPONENT clk_div IS

		PORT
		(
			clock_25Mhz				: IN	STD_LOGIC;
			clock_1MHz				: OUT	STD_LOGIC;
			clock_100KHz				: OUT	STD_LOGIC;
			clock_10KHz				: OUT	STD_LOGIC;
			clock_1KHz				: OUT	STD_LOGIC;
			clock_100Hz				: OUT	STD_LOGIC;
			clock_10Hz				: OUT	STD_LOGIC;
			clock_1Hz				: OUT	STD_LOGIC);
		
	END COMPONENT;
end structCont;