0-prep 0h0m0s827ms
1-yosys 0h0m12s521ms
2-opensta 0h0m1s521ms
3-verilog2def_openroad 0h0m2s292ms
4-tapcell 0h0m1s808ms
5-klayout_scrot 0h0m4s822ms
6-pdn 0h0m2s148ms
7-replace 0h0m9s212ms
7-resizer 0h0m8s821ms
8-write_verilog 0h0m1s803ms
9-opensta_post_resizer 0h0m1s498ms
10-opendp 0h0m1s643ms
11-klayout_scrot 0h0m4s973ms
12-cts 0h1m41s228ms
13-write_verilog 0h0m1s800ms
14-klayout_scrot 0h0m5s170ms
14-resizer_timing 0h0m7s578ms
15-write_verilog 0h0m1s753ms
16-opensta_post_resizer_timing 0h0m1s797ms
17-fastroute 0h0m10s123ms
18-addspacers 0h0m1s869ms
19-write_verilog 0h0m1s851ms
20-tritonRoute 0h3m26s857ms
21-klayout_scrot 0h0m5s834ms
22-spef_extraction 0h0m3s358ms
23-opensta_spef 0h0m2s208ms
25-write_verilog 0h0m1s776ms
27-klayout_scrot 0h0m5s581ms
30-magic_gen 0h0m9s936ms
31-klayout 0h0m5s17ms
32-klayout_scrot 0h0m5s967ms
34-klayout_scrot 0h0m5s714ms
35-klayout_xor 0h0m27s334ms
36-magic_ext_spice 0h0m6s733ms
37-lvs 0h0m0s714ms
38-magic_drc 0h0m14s622ms
40-or_antenna 0h0m2s208ms
41-cvc 0h0m0s435ms