
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EZEKIEL
Date:        Wed Jan 03 01:32:11 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro HC153_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "HC153_syn.tcl"
New HDL Analyst: enabled
log file: "C:\EDA\cpu74hc153\synthesis\HC153.srr"
Running: synthesis in foreground

Running HC153_syn|synthesis

Running: compile (Compile) on HC153_syn|synthesis
# Wed Jan 03 01:32:29 2024

Running: compile_flow (Compile Process) on HC153_syn|synthesis
# Wed Jan 03 01:32:29 2024

Running: compiler (Compile Input) on HC153_syn|synthesis
# Wed Jan 03 01:32:29 2024
Copied C:\EDA\cpu74hc153\synthesis\synwork\HC153_comp.srs to C:\EDA\cpu74hc153\synthesis\HC153.srs

compiler completed
# Wed Jan 03 01:32:30 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on HC153_syn|synthesis
# Wed Jan 03 01:32:30 2024

multi_srs_gen completed
# Wed Jan 03 01:32:30 2024

Return Code: 0
Run Time:00h:00m:00s
Copied C:\EDA\cpu74hc153\synthesis\synwork\HC153_mult.srs to C:\EDA\cpu74hc153\synthesis\HC153.srs
Complete: Compile Process on HC153_syn|synthesis

Running: premap (Pre-mapping) on HC153_syn|synthesis
# Wed Jan 03 01:32:30 2024

premap completed
# Wed Jan 03 01:32:31 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on HC153_syn|synthesis

Running: map (Map) on HC153_syn|synthesis
# Wed Jan 03 01:32:31 2024

Running: fpga_mapper (Map & Optimize) on HC153_syn|synthesis
# Wed Jan 03 01:32:31 2024
Copied C:\EDA\cpu74hc153\synthesis\synwork\HC153_m.srm to C:\EDA\cpu74hc153\synthesis\HC153.srm

fpga_mapper completed
# Wed Jan 03 01:32:31 2024

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on HC153_syn|synthesis
Complete: Logic Synthesis on HC153_syn|synthesis
Note: Opening local project RTL file 'C:\EDA\cpu74hc153\synthesis\HC153.srs'
exit status=0
License checkin: synplifypro_actel
