Return-Path: <linux-serial+bounces-12083-lists+linux-serial=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-serial@lfdr.de
Delivered-To: lists+linux-serial@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 61EEECE4BB5
	for <lists+linux-serial@lfdr.de>; Sun, 28 Dec 2025 13:31:41 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 123F93009F86
	for <lists+linux-serial@lfdr.de>; Sun, 28 Dec 2025 12:31:40 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4962329B239;
	Sun, 28 Dec 2025 12:31:39 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b="XXWpsQnR"
X-Original-To: linux-serial@vger.kernel.org
Received: from mail-yw1-f178.google.com (mail-yw1-f178.google.com [209.85.128.178])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 33BD18BEC
	for <linux-serial@vger.kernel.org>; Sun, 28 Dec 2025 12:31:37 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.178
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1766925099; cv=none; b=sRMJQNdPTZ6OZnP5nd8hIAVvVr3d0RPJ2NZtI4icLE2dQZHOd5x+26OQZAAG62S6B8jhCSzonDJlzMNKnkoBC9PaEpiTnxWiSdCrGEt7qVIN4TZf2Ma1L+XampK7uO5RF89YhobuenEaF5es/sWANynwGErFqC73v0GuLb3jgdE=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1766925099; c=relaxed/simple;
	bh=qeloQNkgoFzHRf2+bvttT0CRSzCjlodfLarLpyHPNK4=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=srtG/QHw1Rxcs4IIOdoFaDamdDpmd+ZKzmafL54tUTAgMUYkMjr8uKzMLhQayLb8++nobCyzL/gKx8oyyJmVWFJb+zwKUp5hJIB7YNRIRUbxeXd275xd6v1bCdDNWQiY47Vgi1+WOBNqYQYXjpHF0y9tTdNF9/0Ldm6kQVAbiLk=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com; spf=pass smtp.mailfrom=riscstar.com; dkim=pass (2048-bit key) header.d=riscstar-com.20230601.gappssmtp.com header.i=@riscstar-com.20230601.gappssmtp.com header.b=XXWpsQnR; arc=none smtp.client-ip=209.85.128.178
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=riscstar.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=riscstar.com
Received: by mail-yw1-f178.google.com with SMTP id 00721157ae682-78fb7ab7562so55604597b3.2
        for <linux-serial@vger.kernel.org>; Sun, 28 Dec 2025 04:31:37 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=riscstar-com.20230601.gappssmtp.com; s=20230601; t=1766925096; x=1767529896; darn=vger.kernel.org;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:from:to:cc:subject:date
         :message-id:reply-to;
        bh=WFUKZn4JEgcN7upzMO/UdzXH12MA1Fvm3drRZqBFE/g=;
        b=XXWpsQnRCGm5J7STHlusmcf/SluMi/Rz+71pQdnUD2hT/x2nw35tITnqy/yow9echa
         m747aLWJSwq0wvMfRayjDar0U2wYi8viyNswpHxdyeZH7GcUt1K+/ry6Fw2rm7Bh/HDN
         hZmqUC8VKKVHEbxVfEqkTj8OcTzExMeb+hbIEnqxcxhgK/FRplOOUaH5kRpNubsd6w4M
         FwcIWVllDYg+aeVU728JnogHa05ezmhNXOw7e+O6888g7tryY2L+esf2BABCRr+xN/va
         4kOEEv9V42AuBHsr8Gw1R6nBk9YjTs1znWW52xTWGKQprp+ukD39RJI6yCH46j8LN4Ez
         fC8g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1766925096; x=1767529896;
        h=content-transfer-encoding:cc:to:subject:message-id:date:from
         :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=WFUKZn4JEgcN7upzMO/UdzXH12MA1Fvm3drRZqBFE/g=;
        b=btBDHyl8tiJIltAn9c7vkssxkIjl45OPBvOSexzyrVm5QMxWBHPWIux7EagPC/DyMe
         2ReGqKb6Cv2vPpxrraLykIc3bTNCVzQdXBel4h33Cx2MJoZ5NKvjzapDd0794DzUXE5T
         w7pBxo2oR6AKLIBr/0MOHD5ltE+ov7xjr2ySPE8UdyLh6pVphUzn/akBQJrqRfyor6EY
         oaLE88wSTCzBwi+G/CvG45LKu76uRmphdt9V24tUQCLXCj0VZGCk7LmQIdzxba3zYP/T
         OGTbFEORL2eW9Iek2UIY3DprBxh7JV3HgZ5ild0ENX96G8Q7owBuaEB9A2QFXWkEbeuE
         n+RA==
X-Forwarded-Encrypted: i=1; AJvYcCVMUsHnzDD/1Kb+owJdUr6/SJVyVwMwk11h0RUoerNTTOXO1cLp1FHDfPO3SvEv44WREQ4ZPRcZJsNGl2Y=@vger.kernel.org
X-Gm-Message-State: AOJu0YxE/ir0CCbTipp7tsmo0Pnd277ZwK+xdom7VGehrBVpLuGnTH/g
	4KgW3tJLbM3Xn7InYsXjO6OkF7R14kb4SEkB+ejMDyKppXBArzegu3uPxo6l5PsE9lL7NZQL7SZ
	HRFvmcRWevLMdxIRypg0C8vVL09wJhoCnI3w+CjMXpQ==
X-Gm-Gg: AY/fxX6GzvFi0ZDcjetiDQKL24NADmn2aPMLKiiU6LLZBpmbiz8JqN2ERyGYdybqkbM
	YE+WFadj38zNUblDLxf5HWILDUjFX95sddoRGJ4mja3zk6f29oc4GAzVNfbvMjXSQ/xG3u8vbjj
	Mjh/0al1f5CRXKYcS9IHoc26u12jUUKOesnnv80Itaf1PJQFLIY2pHPPKeSQ3ZVbH+SLNWy4ZLg
	Zn+2y1dERKAtjSDmwINjHXpagyXDnOHwXHGU9NUuewkAGEjTO2oryJkSiT/KxVtLWE4NOieV2vm
	QC8CiciYTef89/+9Nx4BE3K+gVvgjijEInCV3t8z1v3Z
X-Google-Smtp-Source: AGHT+IGzNeLi2mvtbJJSxEBXitpFJh8gimq1x4runQxUrx42Uz4iKaNci7NxYvfC5KuXG0hI1tM7gav+zCDbXUEmfic=
X-Received: by 2002:a05:690c:6705:b0:78d:7307:76a4 with SMTP id
 00721157ae682-78fb3f045a4mr526106307b3.11.1766925096099; Sun, 28 Dec 2025
 04:31:36 -0800 (PST)
Precedence: bulk
X-Mailing-List: linux-serial@vger.kernel.org
List-Id: <linux-serial.vger.kernel.org>
List-Subscribe: <mailto:linux-serial+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-serial+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20251222-k3-basic-dt-v2-0-3af3f3cd0f8a@riscstar.com>
 <20251222-k3-basic-dt-v2-9-3af3f3cd0f8a@riscstar.com> <6925aa57-874c-479f-9f5b-f0fd6ede685b@riscstar.com>
In-Reply-To: <6925aa57-874c-479f-9f5b-f0fd6ede685b@riscstar.com>
From: Guodong Xu <guodong@riscstar.com>
Date: Sun, 28 Dec 2025 20:31:24 +0800
X-Gm-Features: AQt7F2oYtYgUrqLg8Kz0ZEXIdh7PslchN-MDNsVvmqkVIj5_6sJ9gxOL_QcWcvs
Message-ID: <CAH1PCMauCHQ==Fyb1pHzWtkNOCnpRoJ_8KE0zJBC4B6X8TzweA@mail.gmail.com>
Subject: Re: [PATCH v2 09/13] dt-bindings: riscv: Add Ssccptr, Sscounterenw,
 Sstvala, Sstvecd, Ssu64xl
To: Alex Elder <elder@riscstar.com>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>, 
	Conor Dooley <conor+dt@kernel.org>, Paul Walmsley <pjw@kernel.org>, 
	Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, 
	Alexandre Ghiti <alex@ghiti.fr>, Yixun Lan <dlan@gentoo.org>, 
	Daniel Lezcano <daniel.lezcano@linaro.org>, Thomas Gleixner <tglx@linutronix.de>, 
	Samuel Holland <samuel.holland@sifive.com>, Anup Patel <anup@brainfault.org>, 
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>, Jiri Slaby <jirislaby@kernel.org>, 
	Lubomir Rintel <lkundrak@v3.sk>, Yangyu Chen <cyy@cyyself.name>, 
	Paul Walmsley <paul.walmsley@sifive.com>, Conor Dooley <conor@kernel.org>, 
	Heinrich Schuchardt <xypron.glpk@gmx.de>, Kevin Meng Zhang <zhangmeng.kevin@linux.spacemit.com>, 
	Andrew Jones <ajones@ventanamicro.com>, devicetree@vger.kernel.org, 
	linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, 
	spacemit@lists.linux.dev, linux-serial@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

Hi, Alex

On Sat, Dec 27, 2025 at 5:28=E2=80=AFAM Alex Elder <elder@riscstar.com> wro=
te:
>
> On 12/22/25 7:04 AM, Guodong Xu wrote:
> > Add descriptions for five new extensions: Ssccptr, Sscounterenw, Sstval=
a,
> > Sstvecd, and Ssu64xl. These extensions are ratified in RISC-V Profiles
> > Version 1.0 (commit b1d806605f87 "Updated to ratified state.").
> >
> > They are introduced as new extension names for existing features and
> > regulate implementation details for RISC-V Profile compliance. Accordin=
g
> > to RISC-V Profiles Version 1.0 and RVA23 Profiles Version 1.0, their
> > requirement status are:
> >
> >   - Ssccptr: Mandatory in RVA20S64, RVA22S64, RVA23S64
> >   - Sscounterenw: Mandatory in RVA22S64, RVA23S64
> >   - Sstvala: Mandatory in RVA20S64, RVA22S64, RVA23S64
> >   - Sstvecd: Mandatory in RVA20S64, RVA22S64, RVA23S64
> >   - Ssu64xl: Optional in RVA20S64, RVA22S64; Mandatory in RVA23S64
>
> Again, I did not verify your statements about where these are
> optional and mandatory, but I assume they're correct.

Thanks for the review.

As mentioned in my response to patch 8, the requirement status for these
extensions is clearly defined in the RISC-V Profiles specification(s) which
I mentioned above.

I have verified these details against the official document to ensure
accuracy.

The extension descriptions are included in the commit message to provide
necessary background information.

>
> > Signed-off-by: Guodong Xu <guodong@riscstar.com>
> > ---
> > v2: New patch.
> > ---
> >   .../devicetree/bindings/riscv/extensions.yaml      | 32 +++++++++++++=
+++++++++
> >   1 file changed, 32 insertions(+)
> >
> > diff --git a/Documentation/devicetree/bindings/riscv/extensions.yaml b/=
Documentation/devicetree/bindings/riscv/extensions.yaml
> > index a6b9d7e3edf86ecfb117ba72e295ef097bdc9831..ed7a88c0ab3b7dc7ad4a4d2=
fd300d6fb33ef050c 100644
> > --- a/Documentation/devicetree/bindings/riscv/extensions.yaml
> > +++ b/Documentation/devicetree/bindings/riscv/extensions.yaml
> > @@ -160,12 +160,26 @@ properties:
> >               behavioural changes to interrupts as frozen at commit ccb=
ddab
> >               ("Merge pull request #42 from riscv/jhauser-2023-RC4") of=
 riscv-aia.
> >
> > +        - const: ssccptr
> > +          description: |
> > +            The standard Ssccptr extension for main memory (cacheabili=
ty and
> > +            coherence) hardware page-table reads, as ratified in RISC-=
V
> > +            Profiles Version 1.0, with commit b1d806605f87 ("Updated t=
o
> > +            ratified state.")
> > +
> >           - const: sscofpmf
> >             description: |
> >               The standard Sscofpmf supervisor-level extension for coun=
t overflow
> >               and mode-based filtering as ratified at commit 01d1df0 ("=
Add ability
> >               to manually trigger workflow. (#2)") of riscv-count-overf=
low.
> >
> > +        - const: sscounterenw
> > +          description: |
> > +            The standard Sscounterenw extension for support writable e=
nables
> > +            in scounteren for any supported counter, as ratified in RI=
SC-V

Here, I used the abbreviated version. See below.

> > +            Profiles Version 1.0, with commit b1d806605f87 ("Updated t=
o
> > +            ratified state.")
>
> Maybe you should just copy the text from the RVA23 specification
> for all of these.  So something like:
>
>    For any hpmcounter that is not read-only zero, the corresponding
>    bit in scounteren must be writable.  This was ratified in the
>    RISC-V Profiles specification version 1.0, with commit ...
>

As you noticed, the RVA23 Profile v1.0 provides two versions of explanation
for Sscounterenw:
"Sscounterenw: For any hpmcounter that is not read-only zero, the correspon=
ding
bit in scounteren must be writable"
"Sscounterenw: Support writeable enables for any supported counter"

BR,
Guodong Xu

> > +
> >           - const: ssnpm
> >             description: |
> >               The standard Ssnpm extension for next-mode pointer maskin=
g as
> > @@ -178,6 +192,24 @@ properties:
> >               ratified at commit 3f9ed34 ("Add ability to manually trig=
ger
> >               workflow. (#2)") of riscv-time-compare.
> >
> > +        - const: sstvala
> > +          description: |
> > +            The standard Sstvala extension for stval provides all need=
ed values
> > +            as ratified in RISC-V Profiles Version 1.0, with commit b1=
d806605f87
> > +            ("Updated to ratified state.")
>
> Or alternative to the full text in the spec, you could copy over
> the abbreviated description listed in the glossary at the end
> instead.  Something like:
>
>    stval provides all needed values.  This was ratified in...
>
>                                         -Alex
>
> > +
> > +        - const: sstvecd
> > +          description: |
> > +            The standard Sstvecd extension for stvec supports Direct m=
ode as
> > +            ratified in RISC-V Profiles Version 1.0, with commit b1d80=
6605f87
> > +            ("Updated to ratified state.")
> > +
> > +        - const: ssu64xl
> > +          description: |
> > +            The standard Ssu64xl extension for UXLEN=3D64 must be supp=
orted, as
> > +            ratified in RISC-V Profiles Version 1.0, with commit b1d80=
6605f87
> > +            ("Updated to ratified state.")
> > +
> >           - const: svade
> >             description: |
> >               The standard Svade supervisor-level extension for SW-mana=
ged PTE A/D
> >
>

