#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 15 14:22:18 2024
# Process ID: 24321
# Current directory: /home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.runs/synth_1/top.vds
# Journal file: /home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.runs/synth_1/vivado.jou
# Running On: stud209-4, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 16552 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.344 ; gain = 0.023 ; free physical = 10181 ; free virtual = 14784
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24391
INFO: [Synth 8-11241] undeclared symbol 'enable', assumed default net type 'wire' [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/imports/new/top.sv:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.645 ; gain = 377.770 ; free physical = 9168 ; free virtual = 13783
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/imports/new/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/imports/new/clkdiv.sv:23]
	Parameter div bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/imports/new/clkdiv.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/new/rom.sv:23]
	Parameter depth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sequence.mem' is read successfully [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/new/rom.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/new/rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'address' [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/new/adress.sv:23]
	Parameter depth bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'address' (0#1) [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/new/adress.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/sources_1/imports/new/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2101.613 ; gain = 441.738 ; free physical = 9085 ; free virtual = 13701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.457 ; gain = 456.582 ; free physical = 9083 ; free virtual = 13699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.457 ; gain = 456.582 ; free physical = 9083 ; free virtual = 13699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2116.457 ; gain = 0.000 ; free physical = 9083 ; free virtual = 13699
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc:25]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc:26]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc:27]
Finished Parsing XDC File [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/timing.xdc]
Finished Parsing XDC File [/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.srcs/constrs_1/imports/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.230 ; gain = 0.000 ; free physical = 9071 ; free virtual = 13683
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2226.230 ; gain = 0.000 ; free physical = 9071 ; free virtual = 13683
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9086 ; free virtual = 13685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9086 ; free virtual = 13685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9084 ; free virtual = 13685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9079 ; free virtual = 13681
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9056 ; free virtual = 13663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9039 ; free virtual = 13647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9043 ; free virtual = 13648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9035 ; free virtual = 13640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |    25|
|5     |LUT3   |     2|
|6     |LUT4   |    14|
|7     |LUT6   |     2|
|8     |FDCE   |    29|
|9     |FDPE   |     1|
|10    |FDRE   |     8|
|11    |IBUF   |     2|
|12    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9038 ; free virtual = 13652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2226.230 ; gain = 456.582 ; free physical = 9037 ; free virtual = 13651
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2226.230 ; gain = 566.355 ; free physical = 9037 ; free virtual = 13651
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.230 ; gain = 0.000 ; free physical = 9290 ; free virtual = 13906
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2226.230 ; gain = 0.000 ; free physical = 9326 ; free virtual = 13942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7857f024
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2226.230 ; gain = 884.887 ; free physical = 9326 ; free virtual = 13942
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1795.153; main = 1497.274; forked = 382.124
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3195.762; main = 2226.234; forked = 985.535
INFO: [Common 17-1381] The checkpoint '/home/stud2021/1kolanko/AGH/JOS/lab1/blink_v3/blink_v3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 15 14:22:52 2024...
