# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab3_140L_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/regrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:29 on May 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 21:40:29 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/Lab3_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:29 on May 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 21:40:29 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/dispString.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:29 on May 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 21:40:29 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/countrce.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:29 on May 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 21:40:29 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Arman/Desktop/Lab3 {C:/Users/Arman/Desktop/Lab3/bcd2segment.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:29 on May 19,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Arman/Desktop/Lab3" C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 21:40:29 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:37 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/bcd2segment.v 
# -- Compiling module bcd2segment
# 
# Top level modules:
# 	bcd2segment
# End time: 21:40:37 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:37 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 21:40:37 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:37 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/countrce.v 
# -- Compiling module countrce
# 
# Top level modules:
# 	countrce
# End time: 21:40:37 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:37 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/decodeKeys.v 
# -- Compiling module decodeKeys
# 
# Top level modules:
# 	decodeKeys
# End time: 21:40:37 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:37 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/dispString.v 
# -- Compiling module dispString
# 
# Top level modules:
# 	dispString
# End time: 21:40:37 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v 
# -- Compiling module Half_Sec_Pulse_Per_Sec
# 
# Top level modules:
# 	Half_Sec_Pulse_Per_Sec
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 300 -work work C:/Users/Arman/Desktop/Lab3/Lab3_140L.v 
# -- Compiling module Lab3_140L
# -- Compiling module didp
# -- Compiling module dictrl
# 
# Top level modules:
# 	Lab3_140L
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/latticehx1k.v 
# -- Compiling module resetGen
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/NBitCounter.v 
# -- Compiling module N_bit_counter
# 
# Top level modules:
# 	N_bit_counter
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/regrce.v 
# -- Compiling module regrce
# 
# Top level modules:
# 	regrce
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:38 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 21:40:38 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:39 on May 19,2019
# vlog -reportprogress 30 -work work C:/Users/Arman/Desktop/Lab3/vbuf.v 
# -- Compiling module vbuf
# -- Compiling module latticeDulPortRam512x8
# 
# Top level modules:
# 	vbuf
# End time: 21:40:39 on May 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 21:40:42 on May 19,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.resetGen
# Loading work.N_bit_counter
# Loading work.Lab3_140L
# Loading work.bcd2segment
# Loading work.dispString
# Loading work.dictrl
# Loading work.didp
# Loading work.countrce
# Loading work.regrce
# Loading work.tb_sft
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(110): [PCDPC] - Port size (4) does not match connection size (8) for port 'num'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(110): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment1 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(111): [PCDPC] - Port size (4) does not match connection size (8) for port 'num'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(111): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment2 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(112): [PCDPC] - Port size (4) does not match connection size (8) for port 'num'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(112): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment3 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(113): [PCDPC] - Port size (4) does not match connection size (8) for port 'num'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3015) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(113): [PCDPC] - Port size (1) does not match connection size (32) for port 'enable'. The port definition is at: C:/Users/Arman/Desktop/Lab3/bcd2segment.v(52).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/bcd2segment4 File: C:/Users/Arman/Desktop/Lab3/bcd2segment.v
# ** Warning: (vsim-3017) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(116): [TFMPC] - Too few port connections. Expected 15, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/dispString File: C:/Users/Arman/Desktop/Lab3/dispString.v
# ** Warning: (vsim-3722) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(116): [TFMPC] - Missing connection for port 'dInP'.
# ** Warning: (vsim-3722) C:/Users/Arman/Desktop/Lab3/Lab3_140L.v(116): [TFMPC] - Missing connection for port 'rdyInP'.
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/dispString/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/didp/*
add wave -position insertpoint sim:/top_sft/latticehx1k/Lab_UT/dictrl/*
run -all
#  ===   ===     ===   === 
#   # #   #   #   # #   #
#   # #   #   #   # #   #
#   # #   #   #   # #   #
#  ---   ---     ---   --- 
#   # #   #   #   # #   #
#   # #   #   #   # #   #
#   # #   #   #   # #   #
#  ===   ===     ===   === 
# 
#  ---   ===     ===   === 
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
#  ---   ---     ---   --- 
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
#  ---   ===     ===   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#  ===   ---     ---   --- 
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
# -   # #   #   #   # #   #
#  ===   ===     ===   === 
# 
#  ===   ===     ===   === 
#   - #   -   #   # #   #
#   - #   -   #   # #   #
#   - #   -   #   # #   #
#  ===   ===     ---   --- 
# -   # -   #   #   # #   #
# -   # -   #   #   # #   #
# -   # -   #   #   # #   #
#  ===   ===     ===   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#  ===   ===     ---   --- 
# -   # -   #   #   # #   #
# -   # -   #   #   # #   #
# -   # -   #   #   # #   #
#  ===   ---     ===   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#   - #   #   #   # #   #
#  ===   ===     ===   --- 
# -   # -   #   -   # #   #
# -   # -   #   -   # #   #
# -   # -   #   -   # #   #
#  ===   ---     ---   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   - #   #
#   - #   #   #   - #   #
#   - #   #   #   - #   #
#  ===   ===     ===   --- 
# -   # -   #   -   # #   #
# -   # -   #   -   # #   #
# -   # -   #   -   # #   #
#  ===   ---     ===   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   - #   -
#   - #   #   #   - #   -
#   - #   #   #   - #   -
#  ===   ===     ===   === 
# -   # -   #   -   # -   #
# -   # -   #   -   # -   #
# -   # -   #   -   # -   #
#  ===   ---     ===   === 
# 
#  ===   ===     ===   === 
#   - #   #   #   - #   #
#   - #   #   #   - #   #
#   - #   #   #   - #   #
#  ===   ===     ===   === 
# -   # -   #   -   # -   #
# -   # -   #   -   # -   #
# -   # -   #   -   # -   #
#  ===   ---     ===   --- 
# 
# ** Note: $finish    : C:/Users/Arman/Desktop/Lab3/tb_sft.v(451)
#    Time: 19400 ps  Iteration: 1  Instance: /top_sft/tb_sft
# 1
# Break in Module tb_sft at C:/Users/Arman/Desktop/Lab3/tb_sft.v line 451
# End time: 21:41:41 on May 19,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 11
