
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.372304                       # Number of seconds simulated
sim_ticks                                372303855500                       # Number of ticks simulated
final_tick                               3258206101500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 245000                       # Simulator instruction rate (inst/s)
host_op_rate                                   273400                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24055495                       # Simulator tick rate (ticks/s)
host_mem_usage                                1004620                       # Number of bytes of host memory used
host_seconds                                 15476.87                       # Real time elapsed on the host
sim_insts                                  3791839953                       # Number of instructions simulated
sim_ops                                    4231379319                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.bytes_read::realview.clcd     17817600                       # Number of bytes read from this memory
system.realview.vram.bytes_read::total       17817600                       # Number of bytes read from this memory
system.realview.vram.bytes_written::switch_cpus0.data          512                       # Number of bytes written to this memory
system.realview.vram.bytes_written::total          512                       # Number of bytes written to this memory
system.realview.vram.num_reads::realview.clcd      2227200                       # Number of read requests responded to by this memory
system.realview.vram.num_reads::total         2227200                       # Number of read requests responded to by this memory
system.realview.vram.num_writes::switch_cpus0.data          128                       # Number of write requests responded to by this memory
system.realview.vram.num_writes::total            128                       # Number of write requests responded to by this memory
system.realview.vram.bw_read::realview.clcd     47857683                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_read::total          47857683                       # Total read bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::switch_cpus0.data         1375                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_write::total             1375                       # Write bandwidth from this memory (bytes/s)
system.realview.vram.bw_total::switch_cpus0.data         1375                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::realview.clcd     47857683                       # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.bw_total::total         47859058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker         9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst       108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       626496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        64128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       408576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       174912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       117376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       473600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      5188800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7214976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        64128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       117376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        312768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2091776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide         5120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2096896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         9789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker           69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         6384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         2733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        81075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              112734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         32684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide           80                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              32764                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker        24926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        12033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst       291203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1682755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        11861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker         7220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       172246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1097426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker         3782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker         2750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst        59994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data       469810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        13752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker         3094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       315269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1272079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      13937003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst               688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data               344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst               688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data               344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19379267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       291203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       172246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst        59994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       315269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst          688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst          688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           840088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         5618465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide         13752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              5632217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         5618465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker        24926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        12033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       291203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1682755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        11861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker         7220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       172246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1097426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker         3782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker         2750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst        59994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data       469810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        13752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker         3094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       315269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1272079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         13752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     13937003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst              688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data              344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst              688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data              344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25011484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      112722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32764                       # Number of write requests accepted
system.mem_ctrls.readBursts                    112722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32764                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7187008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2095680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7214208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2096896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    425                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         8544                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3639                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  370084479500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                112722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32764                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        56327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.799972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.796673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.824092                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34814     61.81%     61.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12316     21.87%     83.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3307      5.87%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1414      2.51%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1003      1.78%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          663      1.18%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          427      0.76%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          315      0.56%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2068      3.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        56327                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.667189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.970775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    484.519352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1912     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1914                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.108150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.056990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.365050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1019     53.24%     53.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      1.62%     54.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              654     34.17%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      6.79%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      2.35%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               18      0.94%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.42%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.26%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1914                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2972876128                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5078444878                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  561485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26473.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45223.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        19.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    77747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2543780.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   332070821759                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     12431900000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     27797081991                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               172602360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               253229760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0                94177875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               138171000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              366600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              509316600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0              84881520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             127306080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0         24316796400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1         24316796400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         20009435040                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         24751380465                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0        205827738000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1        201668136750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0          250872231195                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1          251764337055                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           673.844676                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           676.240879                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq             938887                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            938887                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               607                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              607                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           234943                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           149990                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq           80                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           10517                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6607                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17124                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           145785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          145785                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       166684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       245841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side        16390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        17262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       188366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       367975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         9441                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        21047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       127455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side         5000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         9423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       510524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       522614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side        16368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        56108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2356398                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5333888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      9070924                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        32380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        31708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6027712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13782192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         9812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        26348                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2428800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4416604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side         3468                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         9160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     16336768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     19015638                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side        18256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        71180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               76614838                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          233425                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1486113                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           23.100983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.301306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23               1336041     89.90%     89.90% # Request fanout histogram
system.tol2bus.snoop_fanout::24                150072     10.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             23                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             24                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1486113                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          904989634                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         125271650                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151090369                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8307743                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           9366221                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         141517807                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         220815230                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           6995494                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          14474488                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         57035879                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         82802468                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          4136745                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          7142236                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy        383352612                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        327184025                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         11809990                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         38334724                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              110552                       # Transaction distribution
system.membus.trans_dist::ReadResp             110552                       # Transaction distribution
system.membus.trans_dist::WriteReq                607                       # Transaction distribution
system.membus.trans_dist::WriteResp               607                       # Transaction distribution
system.membus.trans_dist::Writeback             32684                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq           80                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp           80                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            11787                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6234                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            8544                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4291                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3519                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       285489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       289373                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 289535                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total         5120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9306752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9314222                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9319342                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            10251                       # Total snoops (count)
system.membus.snoop_fanout::samples            164293                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  164293    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              164293                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1565497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1426500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           445666001                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy             102995                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1057742339                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      225162502                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted    151788766                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect     12446475                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups    101282697                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       89100641                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    87.972224                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       34029165                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect      1334567                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            61231172                       # DTB read hits
system.switch_cpus0.dtb.read_misses              6427                       # DTB read misses
system.switch_cpus0.dtb.write_hits           62529087                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1928                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries             999                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               18                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           284                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults              523                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        61237599                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       62531015                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                123760259                       # DTB hits
system.switch_cpus0.dtb.misses                   8355                       # DTB misses
system.switch_cpus0.dtb.accesses            123768614                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits           427226238                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              5106                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries             645                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              864                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses       427231344                       # ITB inst accesses
system.switch_cpus0.itb.hits                427226238                       # DTB hits
system.switch_cpus0.itb.misses                   5106                       # DTB misses
system.switch_cpus0.itb.accesses            427231344                       # DTB accesses
system.switch_cpus0.numCycles               744479672                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     14031940                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            1298764124                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          225162502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches    123129806                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            716526732                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       26688146                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             44240                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         3407                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        17153                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       230245                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         4442                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines        427225113                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        23049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes           4443                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    744202232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.948503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.036508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45180657      6.07%      6.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1       284372937     38.21%     44.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        78238252     10.51%     54.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3       336410386     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    744202232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.302443                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.744526                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        47522720                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     69547371                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        592397757                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     23406711                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles      11327666                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     39641341                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred      2027875                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    1312149381                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts     54469789                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles      11327666                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        95410639                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       18740570                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     25240371                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        567300492                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     26182489                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    1267890051                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts     19846567                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8390397                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4970974                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         12469                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2007303                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   1818734267                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   5969535785                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1762784610                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       394836                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   1510348078                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       308386176                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      2306951                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       931239                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         46271253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     74427123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     70203877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      1280242                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     11593454                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        1243655413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1067102                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       1126513039                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued     18767789                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    183821619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    599839234                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        93138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    744202232                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.513719                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.951960                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    149725930     20.12%     20.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    153400902     20.61%     40.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    353679538     47.52%     88.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     83830447     11.26%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3565355      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           60      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    744202232                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu      252413610     81.57%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            47      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     81.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      27212997      8.79%     90.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     29817432      9.64%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         9259      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    965875098     85.74%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult     21642388      1.92%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd           37      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp           13      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            2      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            8      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift           14      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc      2040508      0.18%     87.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     87.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc           14      0.00%     87.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     71879206      6.38%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     65066492      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    1126513039                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.513155                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt          309444086                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.274692                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   3324549161                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   1427375557                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   1110631164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       891022                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes      1172322                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         5070                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    1435451140                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         496726                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      1130612                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     12924119                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          335                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3821                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      8884288                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       916725                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        57353                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles      11327666                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       15261326                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6694                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   1244729186                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     74427123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     70203877                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1023841                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         4965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3821                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      7140785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      4164529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts     11305314                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   1114889183                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     68935763                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11615522                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 6671                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           131678032                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches       169141935                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          62742269                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.497541                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            1111168706                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           1110636234                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        766962616                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       2057002152                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.491829                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372855                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    163926575                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       973964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts     10430068                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    717691034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.476958                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.516729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    190003355     26.47%     26.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    250998780     34.97%     61.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    155815568     21.71%     83.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     65345323      9.10%     92.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     21888179      3.05%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      9962631      1.39%     96.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     10679644      1.49%     98.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      4090512      0.57%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      8907042      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    717691034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    949708105                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    1059999540                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             122822592                       # Number of memory references committed
system.switch_cpus0.commit.loads             61503003                       # Number of loads committed
system.switch_cpus0.commit.membars              32241                       # Number of memory barriers committed
system.switch_cpus0.commit.branches         161671571                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              5056                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        962529888                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls     31549446                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    914143077     86.24%     86.24% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult     20993367      1.98%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     88.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc      2040504      0.19%     88.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     88.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.41% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     61503003      5.80%     94.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     61319589      5.78%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   1059999540                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      8907042                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads          1931626332                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         2473553244                       # The number of ROB writes
system.switch_cpus0.timesIdled                  15402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 277440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              128019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          949703712                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           1059995147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.783907                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.783907                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.275661                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.275661                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1437239472                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      834724801                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             5614                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             408                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       3554733988                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       739316232                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1433883448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        948343                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      223986670                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    150574852                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     12397461                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     95414066                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       88253150                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    92.494905                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       33918499                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      1338842                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits            60295018                       # DTB read hits
system.switch_cpus1.dtb.read_misses              9678                       # DTB read misses
system.switch_cpus1.dtb.write_hits           61986681                       # DTB write hits
system.switch_cpus1.dtb.write_misses             3394                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            2304                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                5                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           602                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              906                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses        60304696                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses       61990075                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                122281699                       # DTB hits
system.switch_cpus1.dtb.misses                  13072                       # DTB misses
system.switch_cpus1.dtb.accesses            122294771                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits           426011166                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              3571                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            1459                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              788                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       426014737                       # ITB inst accesses
system.switch_cpus1.itb.hits                426011166                       # DTB hits
system.switch_cpus1.itb.misses                   3571                       # DTB misses
system.switch_cpus1.itb.accesses            426014737                       # DTB accesses
system.switch_cpus1.numCycles               744484848                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     14119991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1296151336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          223986670                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    122171649                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            716251436                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       26639514                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             37563                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         2428                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        51411                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       524084                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         3351                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        426010132                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        23624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            645                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    744310021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.944034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.038692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46157753      6.20%      6.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1       285030953     38.29%     44.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        77430563     10.40%     54.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3       335690752     45.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    744310021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.300861                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.741004                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        47526353                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     70762438                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        591422731                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     23299676                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      11298822                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     39591663                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred      2030108                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    1308672017                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts     54212328                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      11298822                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        95388282                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       18671375                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     26399751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        566247438                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     26304352                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    1264641839                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts     19572924                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8383691                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       4956145                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         30341                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2086854                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   1815350951                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   5955976074                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1760395025                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       394637                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   1508457257                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       306893682                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      2383422                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       989520                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         46429798                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     73724882                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     69122004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      1226501                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     11796379                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1240503804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1237485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1123941336                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued     18567793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    182855465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    596585569                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       160860                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    744310021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.510045                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.951466                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    150387171     20.20%     20.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    153918035     20.68%     40.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    353496391     47.49%     88.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     83003262     11.15%     99.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      3505077      0.47%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           85      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    744310021                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu      252039952     81.79%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            66      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             1      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     81.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      26937722      8.74%     90.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29180960      9.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        17482      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    964740397     85.84%     85.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     21685593      1.93%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd           25      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp           15      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            5      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc           11      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc      2044833      0.18%     87.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     87.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            8      0.00%     87.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     71124096      6.33%     94.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     64328871      5.72%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1123941336                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.509690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt          308158701                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.274177                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   3318024954                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   1423425538                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1108227886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads       894229                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      1175433                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         4960                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1431584115                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         498440                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      1068467                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     12870797                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         4271                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      8288779                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       929810                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       106321                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      11298822                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       15218420                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        15292                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1241749333                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     73724882                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     69122004                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1148021                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          2049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        10065                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         4271                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      7095021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      4167826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     11262847                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1112402134                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     68033101                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11526170                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 8044                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           130241503                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       168479532                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          62208402                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.494190                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1108767066                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1108232846                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        765782316                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2057031369                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.488590                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372275                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    163027074                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1076625                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     10376526                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    717884787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.473726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.514307                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190723789     26.57%     26.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    250771138     34.93%     61.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    155845112     21.71%     83.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     65308323      9.10%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     21881733      3.05%     95.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      9860711      1.37%     96.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     10615520      1.48%     98.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3971999      0.55%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      8906462      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    717884787                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    947952037                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1057965627                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             121687308                       # Number of memory references committed
system.switch_cpus1.commit.loads             60854083                       # Number of loads committed
system.switch_cpus1.commit.membars              65092                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         161091957                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              4960                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        960905730                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     31532233                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    913201778     86.32%     86.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     21031709      1.99%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc      2044832      0.19%     88.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     60854083      5.75%     94.25% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     60833225      5.75%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1057965627                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      8906462                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads          1928664024                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         2467590784                       # The number of ROB writes
system.switch_cpus1.timesIdled                  20324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 174827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              122843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          947947165                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1057960755                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.785365                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.785365                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.273293                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.273293                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1435966328                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      833716107                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             3896                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            1808                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       3545110104                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       737987592                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     1430683972                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       1026898                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      224750364                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted    151125619                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect     12441087                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     93698231                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       88305808                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    94.244904                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS       34069222                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect      1347804                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            59904052                       # DTB read hits
system.switch_cpus2.dtb.read_misses              4222                       # DTB read misses
system.switch_cpus2.dtb.write_hits           61351825                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1263                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries             935                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                2                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           146                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              247                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        59908274                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       61353088                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                121255877                       # DTB hits
system.switch_cpus2.dtb.misses                   5485                       # DTB misses
system.switch_cpus2.dtb.accesses            121261362                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits           427944302                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              2073                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries             571                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults              344                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses       427946375                       # ITB inst accesses
system.switch_cpus2.itb.hits                427944302                       # DTB hits
system.switch_cpus2.itb.misses                   2073                       # DTB misses
system.switch_cpus2.itb.accesses            427946375                       # DTB accesses
system.switch_cpus2.numCycles               744433248                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     13420652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1301705795                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          224750364                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches    122375030                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            717284043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       26682714                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             18066                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         1153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        35638                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       261692                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1439                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        427943951                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         9158                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes            286                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    744364040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.950593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.033774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43526708      5.85%      5.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1       286463338     38.48%     44.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        77633909     10.43%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3       336740085     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    744364040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.301908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.748586                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        46863151                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     68654523                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        594308249                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     23213637                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles      11324479                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved     39786763                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred      2026643                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1313765483                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts     54425222                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles      11324479                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        94763576                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       18422857                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     25183750                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        569014502                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     25654875                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1269711141                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts     19681268                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8340440                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4941568                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         19251                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       1493184                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands   1824877338                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   5980960176                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1768852449                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       395122                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps   1516728851                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       308148466                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2331304                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       940972                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         46175197                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     73282682                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     68687860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      1185576                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     14646196                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded        1245579916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       995399                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued       1128098857                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued     18642799                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    183369174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    600564403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        11915                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    744364040                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.515520                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     0.948265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    148419985     19.94%     19.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1    153627258     20.64%     40.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2    355933599     47.82%     88.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     82928396     11.14%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3454797      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    744364040                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu      254159306     82.65%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            24      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     82.65% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead      26766829      8.70%     91.36% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite     26582858      8.64%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         2510      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    969778195     85.97%     85.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867526      1.94%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            3      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            1      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc      2061284      0.18%     88.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     88.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     88.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     88.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     70724584      6.27%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     63664751      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total    1128098857                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.515379                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt          307509017                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.272590                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   3325819501                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1428765163                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses   1112453620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       894069                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes      1181956                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2736                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses    1435107632                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         497732                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1081588                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     12797190                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          141                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         2653                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      8425185                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       963226                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        12053                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles      11324479                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       15194466                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         7231                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts   1246579189                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     73282682                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     68687860                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       945977                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         4669                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         2653                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      7122806                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      4232162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts     11354968                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts   1116641219                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     67684420                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11452159                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                 3874                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           129241730                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches       169122319                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          61557310                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.499988                       # Inst execution rate
system.switch_cpus2.iew.wb_sent            1112961466                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count           1112456356                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        770209038                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers       2070759581                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.494367                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371945                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    163754504                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       983484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts     10424209                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    717900496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.479741                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.520605                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    189743447     26.43%     26.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1    250808069     34.94%     61.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2    156359237     21.78%     83.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     65271682      9.09%     92.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     21892631      3.05%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5     10028466      1.40%     96.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6     10528998      1.47%     98.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      4065355      0.57%     98.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      9202611      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    717900496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    952732887                       # Number of instructions committed
system.switch_cpus2.commit.committedOps    1062306804                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             120748166                       # Number of memory references committed
system.switch_cpus2.commit.loads             60485491                       # Number of loads committed
system.switch_cpus2.commit.membars              37940                       # Number of memory barriers committed
system.switch_cpus2.commit.branches         161858689                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2736                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        964883150                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls     31725082                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    918302849     86.44%     86.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult     21194506      2.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     88.44% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc      2061283      0.19%     88.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     88.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     60485491      5.69%     94.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     60262675      5.67%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total   1062306804                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      9202611                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads          1933742747                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         2477764685                       # The number of ROB writes
system.switch_cpus2.timesIdled                   9376                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  69208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              174443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          952730728                       # Number of Instructions Simulated
system.switch_cpus2.committedOps           1062304645                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.781368                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.781368                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.279807                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.279807                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1442040558                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      837604109                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1798                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1728                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads       3556985170                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       742298998                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads     1430613835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        962486                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      223590409                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted    150812058                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect     12406665                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups    100173072                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       88546976                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    88.393991                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS       33775714                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect      1322756                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            61680202                       # DTB read hits
system.switch_cpus3.dtb.read_misses             27125                       # DTB read misses
system.switch_cpus3.dtb.write_hits           62232425                       # DTB write hits
system.switch_cpus3.dtb.write_misses             8275                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries            2062                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults              207                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults           665                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults              754                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        61707327                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       62240700                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                123912627                       # DTB hits
system.switch_cpus3.dtb.misses                  35400                       # DTB misses
system.switch_cpus3.dtb.accesses            123948027                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits           423905283                       # ITB inst hits
system.switch_cpus3.itb.inst_misses              5981                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         2363                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid            128                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries            1549                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults             2346                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses       423911264                       # ITB inst accesses
system.switch_cpus3.itb.hits                423905283                       # DTB hits
system.switch_cpus3.itb.misses                   5981                       # DTB misses
system.switch_cpus3.itb.accesses            423911264                       # DTB accesses
system.switch_cpus3.numCycles               744607166                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     16151844                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1289942004                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          223590409                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches    122322690                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            713666348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       26672818                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             62162                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         4081                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        95596                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       926676                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles        11944                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        423902836                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        70308                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes           1109                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    744255060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.935911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.045086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49793228      6.69%      6.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1       282437767     37.95%     44.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        77698716     10.44%     55.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3       334325349     44.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    744255060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.300280                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.732379                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        49479757                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     72924355                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        587003597                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     23550015                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles      11297329                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     39319846                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      2050007                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1301590697                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts     54205074                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles      11297329                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        97373499                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       19197323                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     27868482                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        562047890                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     26470530                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1257493537                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts     19585997                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8465821                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4890579                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         71566                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2104595                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands   1801227577                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   5919892661                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1747358847                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       389989                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps   1495829429                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       305398118                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      2464470                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      1066709                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         46958755                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     75114253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     69656258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      1411125                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     14426652                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded        1233050264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1330818                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued       1117465088                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued     18258634                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    182249393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    593849184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       111754                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    744255060                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.501454                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.955911                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    153616990     20.64%     20.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1    153619619     20.64%     41.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2    350790778     47.13%     88.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     82646972     11.10%     99.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      3580508      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5          193      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    744255060                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu      249590553     82.01%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult           142      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     82.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      27389117      9.00%     91.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite     27377903      9.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        13781      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    956922264     85.63%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     21377948      1.91%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            6      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            1      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc      2013127      0.18%     87.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     87.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     72506947      6.49%     94.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     64631014      5.78%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total    1117465088                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.500744                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt          304357715                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.272364                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   3300916356                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1415479512                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses   1101520079                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       885227                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes      1158995                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         6400                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses    1421315119                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         493903                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1122091                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     13273170                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          773                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         8232                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      8537595                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       948827                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        88900                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles      11297329                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       15196867                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        28188                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1234475640                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     75114253                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     69656258                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1158839                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        13801                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         8232                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      7043932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      4231961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts     11275893                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts   1105841589                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     69321330                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11588171                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                94558                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           131814367                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches       167592178                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          62493037                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.485134                       # Inst execution rate
system.switch_cpus3.iew.wb_sent            1102068865                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count           1101526479                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        759804106                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers       2035145287                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.479339                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.373341                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    162724202                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      1219064                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts     10367585                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    717904894                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.464253                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.523140                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    195549564     27.24%     27.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1    248556057     34.62%     61.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2    154016766     21.45%     83.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     64354658      8.96%     92.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     21745031      3.03%     95.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      9994263      1.39%     96.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6     10424783      1.45%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      4069629      0.57%     98.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      9194143      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    717904894                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    941533838                       # Number of instructions committed
system.switch_cpus3.commit.committedOps    1051194247                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             122959746                       # Number of memory references committed
system.switch_cpus3.commit.loads             61841083                       # Number of loads committed
system.switch_cpus3.commit.membars             127407                       # Number of memory barriers committed
system.switch_cpus3.commit.branches         160198875                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              6400                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        954221004                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls     31182049                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    905499730     86.14%     86.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult     20721644      1.97%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     88.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc      2013127      0.19%     88.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.30% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     61841083      5.88%     94.19% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     61118663      5.81%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total   1051194247                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events      9194143                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads          1921221227                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2453372652                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 352106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles                 525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          941458324                       # Number of Instructions Simulated
system.switch_cpus3.committedOps           1051118733                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.790908                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.790908                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.264369                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.264369                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1425455085                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      827239517                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             5050                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2400                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       3528224778                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       731896188                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads     1432693972                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       1139885                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     1                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                       5120                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            2                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      4929778                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       112934                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      4637305                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher        52385                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit         9741                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       117413                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       389982                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                     81967                       # number of replacements
system.l2.tags.tagsinuse                 29836.743294                       # Cycle average of tags in use
system.l2.tags.total_refs                     1064887                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    114204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.324428                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11608.935654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker    20.537420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker    15.597613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   497.731462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2526.863049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     5.213034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     2.549439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   179.222601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1013.985326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     2.615539                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     2.668414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    71.504643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   679.324135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    11.183008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     3.223326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   387.366075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1310.754186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 11496.513185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.382375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.121752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.328262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.122796                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.354277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.015190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.077114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.030944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.002182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.020731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.011821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.040001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.350846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.910545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         20344                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         2435                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         9399                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        17179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.361145                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001801                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.620850                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10273282                       # Number of tag accesses
system.l2.tags.data_accesses                 10273282                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker         7782                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         8025                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        81157                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        56714                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker         6518                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         2410                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        92794                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        86798                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker         2268                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker          851                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        37438                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        37901                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker        17715                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker         4546                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       252459                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       142281                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  837658                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           234943                       # number of Writeback hits
system.l2.Writeback_hits::total                234943                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          290                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  758                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           94                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          125                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                373                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        27252                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        43754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        10261                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        53641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134908                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker         7782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         8025                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        81157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        83966                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         6518                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         2410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        92794                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       130552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker         2268                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker          851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        37438                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        48162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker        17715                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker         4546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       252459                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       195922                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                   972566                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker         7782                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         8025                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        81157                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        83966                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         6518                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         2410                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        92794                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       130552                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker         2268                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker          851                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        37438                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        48162                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker        17715                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker         4546                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       252459                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       195922                       # number of overall hits
system.l2.overall_hits::cpu3.data                   1                       # number of overall hits
system.l2.overall_hits::total                  972566                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          145                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst         2181                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8774                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker           69                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1389                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5215                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          512                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2387                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           80                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         2799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         6785                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30515                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          484                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1639                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1187                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3037                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6347                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              169                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1532                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2227                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         2055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6381                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          145                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst         2181                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker           69                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          512                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2952                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2799                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         8840                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  36896                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          145                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           70                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst         2181                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10306                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker           69                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1389                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7442                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          512                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2952                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           80                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           18                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2799                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         8840                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu0.data                 2                       # number of overall misses
system.l2.overall_misses::cpu3.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu3.data                 2                       # number of overall misses
system.l2.overall_misses::total                 36896                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     11793000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      5367000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst    170171726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    664410968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker      5023499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      3345250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    100229243                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    393008987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker      1534250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      1117250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst     37042248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    183361490                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      6204248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      1430999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    193429982                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    489787728                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2267257868                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1163427                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       566467                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       215486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       607960                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2553340                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       344480                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       709458                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        30998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       171993                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1256929                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    115909790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    123810340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data     32549098                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     88923025                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     361192253                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     11793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      5367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    170171726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    780320758                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker      5023499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      3345250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    100229243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    516819327                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker      1534250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      1117250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst     37042248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    215910588                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      6204248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      1430999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    193429982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    578710753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2628450121                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     11793000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      5367000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    170171726                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    780320758                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker      5023499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      3345250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    100229243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    516819327                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker      1534250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      1117250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst     37042248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    215910588                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      6204248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      1430999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    193429982                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    578710753                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2628450121                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker         7927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         8095                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        83338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        65488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker         6587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         2453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        94183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        92013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker         2290                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker          867                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        37950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        40288                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker        17795                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker         4564                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       255258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       149066                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              868173                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       234943                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            234943                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          662                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1929                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1296                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             7105                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          145                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          139                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            542                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        28784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        45981                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        10826                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        55696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            141289                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker         7927                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         8095                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        83338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        94272                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         6587                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        94183                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       137994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker         2290                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker          867                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        37950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51114                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker        17795                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker         4564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       255258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       204762                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1009462                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker         7927                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         8095                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        83338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        94272                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         6587                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        94183                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       137994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker         2290                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker          867                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        37950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51114                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker        17795                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker         4564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       255258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       204762                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1009462                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.018292                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.008647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.026171                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.133979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.010475                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.017530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.014748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.056677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.009607                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.018454                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.013491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.059248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.004496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.003944                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.010965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.045517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.500000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.035149                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.731118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.849663                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.915895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.943754                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.893315                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.351724                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.388298                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.100719                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.442857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.311808                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.053224                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.048433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.052189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.036897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045163                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.018292                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.008647                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.026171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.109322                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.010475                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.017530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.014748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.053930                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.009607                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.018454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.013491                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.057753                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.004496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.003944                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.010965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.043172                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.036550                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.018292                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.008647                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.026171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.109322                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.010475                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.017530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.014748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.053930                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.009607                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.018454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.013491                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.057753                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.004496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.003944                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.010965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.043172                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.036550                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 81331.034483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 76671.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 78024.633654                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 75724.979257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 72804.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 77796.511628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 72159.282217                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 75361.263087                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 69738.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 69828.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 72348.140625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 76816.711353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 77553.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 79499.944444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 69106.817435                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 72186.842741                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74299.782664                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2403.774793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data   345.617450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data   181.538332                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data   200.184392                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   402.290846                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  6754.509804                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  9718.602740                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  2214.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5548.161290                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7437.449704                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 75659.131854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 55595.123485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 57609.023009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 43271.545012                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 56604.333647                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 81331.034483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 76671.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 78024.633654                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 75715.190957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 72804.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 77796.511628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 72159.282217                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 69446.294948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 69738.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 69828.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 72348.140625                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 73140.443089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 77553.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 79499.944444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 69106.817435                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 65465.017308                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71239.433028                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 81331.034483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 76671.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 78024.633654                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 75715.190957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 72804.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 77796.511628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 72159.282217                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 69446.294948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 69738.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 69828.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 72348.140625                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 73140.443089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 77553.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 79499.944444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 69106.817435                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 65465.017308                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71239.433028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              40489                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1619                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.008647                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                32684                       # number of writebacks
system.l2.writebacks::total                     32684                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          490                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          392                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           54                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst          164                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          971                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          227                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               2390                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data          249                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data          327                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data          237                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              834                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          490                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          307                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          490                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          307                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3224                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           70                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1691                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker           69                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker           22                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst          348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2354                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           80                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1828                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         6558                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            28115                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       117411                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         117411                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          484                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1639                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1187                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         3037                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6347                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           51                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           73                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          169                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data          544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         1818                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5545                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1691                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         9999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst          348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         8376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1691                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         9999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst          348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         8376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       117411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           151071                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     10566500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      4774500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    128362488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    588566720                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker      4439999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      2935750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     68764997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    346959238                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker      1347750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker       980750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst     24590250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    161628740                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      5530748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      1280999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    125457738                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    421984731                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1898171898                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   6306050459                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   6306050459                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      2995976                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     10101116                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      7544645                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     18623003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     39264740                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       345048                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       484068                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       112013                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       314524                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1255653                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     74278946                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     81505907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     26339402                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     57411214                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239535469                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     10566500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      4774500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    128362488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    662845666                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker      4439999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      2935750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     68764997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    428465145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker      1347750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker       980750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst     24590250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    187968142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      5530748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      1280999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    125457738                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    479395945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2137707367                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     10566500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      4774500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    128362488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    662845666                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker      4439999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      2935750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     68764997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    428465145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker      1347750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker       980750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst     24590250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    187968142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      5530748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      1280999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    125457738                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    479395945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   6306050459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8443757826                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     57108998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     61258500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     21098000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     37712500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    177177998                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     43681954                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1656000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       908500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1879000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     48125454                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    100790952                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     62914500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     22006500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     39591500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    225303452                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.018292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.008647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.020291                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.133093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.010475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.017122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.010586                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.056090                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.009607                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.018454                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009170                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.058429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.004496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.003944                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.007161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.043994                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.032384                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.731118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.849663                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.915895                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.943754                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.893315                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.351724                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.388298                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.100719                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.442857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.311808                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.044573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.041321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.050249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.032641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039246                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.018292                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.008647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.020291                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.106065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.010475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.017122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.010586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.051169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.009607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.018454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.009170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.056697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.004496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.003944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.007161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.040906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.033344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.018292                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.008647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.020291                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.106065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.010475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.017122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.010586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.051169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.009607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.018454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.009170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.056697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.004496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.003944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.007161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.040906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.149655                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 72872.413793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 68207.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 75909.218214                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67527.159247                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 64347.811594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 69898.809524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68971.912738                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67227.133889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 61261.363636                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 61296.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70661.637931                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 68661.316907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 69134.350000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 71166.611111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 68631.147702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64346.558554                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67514.561551                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 53709.196404                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 53709.196404                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6190.033058                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  6162.974985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6356.061500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  6132.039183                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  6186.346305                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6765.647059                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  6631.068493                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  8000.928571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 10145.935484                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  7429.899408                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 57894.735776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 42897.845789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 48418.018382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 31579.325633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43198.461497                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 72872.413793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 68207.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 75909.218214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 66291.195720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 64347.811594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 69898.809524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 68971.912738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 60680.519048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 61261.363636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 61296.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70661.637931                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 64861.332643                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 69134.350000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 71166.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 68631.147702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57234.472899                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63508.834433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 72872.413793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 68207.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 75909.218214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 66291.195720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 64347.811594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 69898.809524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 68971.912738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 60680.519048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 61261.363636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 61296.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70661.637931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 64861.332643                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 69134.350000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 71166.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 68631.147702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57234.472899                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 53709.196404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55892.645352                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq              2228027                       # Transaction distribution
system.iobus.trans_dist::ReadResp             2228027                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 335                       # Transaction distribution
system.iobus.trans_dist::WriteResp                335                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio         1376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vram.port          256                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio          104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::system.realview.vram.port      4454400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.clcd.dma::total      4454400                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 4456724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio         2752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio          552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vram.port          512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           58                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4022                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::system.realview.vram.port     17817600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.clcd.dma::total     17817600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side         5136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total         5136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 17826758                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               138000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               688000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               175000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy          2227456000                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               0.6                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               78000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              725988                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1905000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          4454400000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer3.occupancy               84005                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           5                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          1                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      62                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       5                       # DTB read accesses
system.cpu0.dtb.write_accesses                      1                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                6                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            6                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          14                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      44                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      14                       # ITB inst accesses
system.cpu0.itb.hits                               14                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           14                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   17                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          17                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 38                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  62                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_store_insts                         1                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     70.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     25.00%     95.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      1      5.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4392                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            82830                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.952108                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          427138326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            83342                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5125.126899                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2886065505000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.951425                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.000683                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999905                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        854533514                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       854533514                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    427138316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst           10                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      427138326                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    427138316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst           10                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       427138326                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    427138316                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst           10                       # number of overall hits
system.cpu0.icache.overall_hits::total      427138326                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        86756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            4                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        86760                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        86756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            4                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         86760                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        86756                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            4                       # number of overall misses
system.cpu0.icache.overall_misses::total        86760                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    865767704                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    865767704                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    865767704                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    865767704                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    865767704                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    865767704                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    427225072                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    427225086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    427225072                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           14                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    427225086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    427225072                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           14                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    427225086                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.285714                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000203                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.285714                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000203                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.285714                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst  9979.340956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  9978.880867                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst  9979.340956                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  9978.880867                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst  9979.340956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  9978.880867                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        71598                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             7247                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     9.879674                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         3418                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3418                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         3418                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3418                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         3418                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3418                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        83338                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        83338                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        83338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        83338                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        83338                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        83338                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    704281917                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    704281917                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    704281917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    704281917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    704281917                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    704281917                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000195                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000195                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000195                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000195                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000195                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst  8450.909753                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  8450.909753                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst  8450.909753                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  8450.909753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst  8450.909753                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  8450.909753                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            95545                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1011.466111                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          119861944                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            96568                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1241.218043                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2886148385500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1011.463961                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.002150                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.987758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.987760                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          987                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        240423062                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       240423062                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     58933921                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu0.data            4                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       58933925                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     60882304                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      60882304                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data         6274                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         6274                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17424                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17751                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17751                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    119816225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       119816229                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    119822499                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::total      119822503                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        80555                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            1                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        80556                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       205345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       205346                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data        14987                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        14987                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         2215                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2215                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1561                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1561                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       285900                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        285902                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       300887                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::total       300889                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1497774953                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1497774953                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2138318213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2138318213                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     34714999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34714999                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      7480548                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7480548                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3636093166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3636093166                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3636093166                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3636093166                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     59014476                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     59014481                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     61087649                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     61087650                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data        21261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        21261                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        19312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19312                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    120102125                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120102131                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    120123386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120123392                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001365                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.200000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001365                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.003361                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data            1                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.003361                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.704906                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.704906                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.112786                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.112786                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.080831                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.080831                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002380                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.333333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002380                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002505                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.333333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002505                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 18593.196611                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18592.965800                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 10413.295736                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 10413.245025                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 15672.685779                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15672.685779                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4792.151185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4792.151185                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 12718.059342                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12717.970374                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 12084.580477                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12084.500151                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6979                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       371520                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              943                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          25520                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.400848                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    14.557994                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        47411                       # number of writebacks
system.cpu0.dcache.writebacks::total            47411                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26744                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26744                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       173932                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       173932                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          441                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       200676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       200676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       200676                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       200676                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        53811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        53811                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        31413                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        31413                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data        13161                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        13161                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         1774                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1774                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         1561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1561                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        85224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        85224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98385                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98385                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    705948797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    705948797                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    324476870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    324476870                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data    371304006                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    371304006                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     27124501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     27124501                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      4358452                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4358452                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1030425667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1030425667                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1401729673                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1401729673                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     61106500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     61106500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     51472501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     51472501                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    112579001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    112579001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.000912                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000912                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000514                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.619021                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.619021                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.090330                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.090330                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.080831                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.080831                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.000710                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000710                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.000819                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000819                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13119.042519                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13119.042519                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 10329.381785                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 10329.381785                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 28212.446319                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 28212.446319                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 15290.023112                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15290.023112                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  2792.089686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2792.089686                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12090.792113                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12090.792113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14247.392113                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14247.392113                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      40                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                      15                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   10220                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            93671                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.676146                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          425912190                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            94183                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4522.176932                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2901091877500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.676146                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999367                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999367                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        852114371                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       852114371                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    425912190                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      425912190                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    425912190                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       425912190                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    425912190                       # number of overall hits
system.cpu1.icache.overall_hits::total      425912190                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        97904                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        97904                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        97904                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         97904                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        97904                       # number of overall misses
system.cpu1.icache.overall_misses::total        97904                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    883304941                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    883304941                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    883304941                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    883304941                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    883304941                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    883304941                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    426010094                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    426010094                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    426010094                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    426010094                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    426010094                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    426010094                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000230                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000230                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000230                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000230                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000230                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst  9022.153753                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  9022.153753                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst  9022.153753                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  9022.153753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst  9022.153753                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  9022.153753                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        62039                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7561                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     8.205132                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           76                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         3721                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3721                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         3721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3721                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         3721                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3721                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        94183                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        94183                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        94183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        94183                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        94183                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        94183                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    708079593                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    708079593                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    708079593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    708079593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    708079593                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    708079593                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst  7518.125277                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  7518.125277                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst  7518.125277                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  7518.125277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst  7518.125277                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  7518.125277                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements           138080                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          970.790810                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118297939                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           139089                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           850.519732                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2901315727000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   970.790810                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.948038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948038                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          996                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        237635203                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       237635203                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     57962861                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57962861                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     60253016                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      60253016                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        10266                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        10266                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        32832                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        32832                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        33470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    118215877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       118215877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    118226143                       # number of overall hits
system.cpu1.dcache.overall_hits::total      118226143                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99398                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       324105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       324105                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        24519                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        24519                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         2954                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2954                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1805                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1805                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       423503                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        423503                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       448022                       # number of overall misses
system.cpu1.dcache.overall_misses::total       448022                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1370881695                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1370881695                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   3072715456                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3072715456                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     35580747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35580747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      8886568                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8886568                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4443597151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4443597151                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4443597151                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4443597151                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     58062259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58062259                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     60577121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     60577121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        34785                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        34785                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        35786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        35275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35275                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    118639380                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    118639380                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    118674165                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    118674165                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.001712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001712                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005350                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005350                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.704873                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.704873                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.082546                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.082546                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051169                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051169                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003775                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003775                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 13791.843850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13791.843850                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data  9480.617257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  9480.617257                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 12044.938050                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12044.938050                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4923.306371                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4923.306371                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 10492.480929                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10492.480929                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data  9918.256583                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9918.256583                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         8542                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       421839                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1150                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          39309                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.427826                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    10.731359                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        77319                       # number of writebacks
system.cpu1.dcache.writebacks::total            77319                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        27185                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        27185                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       274214                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       274214                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          615                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          615                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       301399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       301399                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       301399                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       301399                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72213                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72213                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        49891                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        49891                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        23214                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        23214                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2339                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2339                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1805                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1805                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       122104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       122104                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       145318                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       145318                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    735361325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    735361325                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    468807005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    468807005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    299827503                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    299827503                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     24844003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24844003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      5276432                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5276432                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1204168330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1204168330                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1503995833                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1503995833                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     65276501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     65276501                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      2496500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2496500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     67773001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     67773001                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001244                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.667357                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.667357                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.065361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.065361                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.051169                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.051169                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001029                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001029                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001225                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001225                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10183.226358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10183.226358                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data  9396.624742                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  9396.624742                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 12915.805247                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 12915.805247                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 10621.634459                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10621.634459                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2923.231025                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2923.231025                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data  9861.825411                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9861.825411                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10349.687121                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10349.687121                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      22                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       5                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    4960                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            37438                       # number of replacements
system.cpu2.icache.tags.tagsinuse          509.164205                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          427904765                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            37950                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         11275.487879                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2911193868000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   509.164205                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.994461                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994461                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        855925832                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       855925832                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    427904765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      427904765                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    427904765                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       427904765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    427904765                       # number of overall hits
system.cpu2.icache.overall_hits::total      427904765                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        39176                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        39176                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        39176                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         39176                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        39176                       # number of overall misses
system.cpu2.icache.overall_misses::total        39176                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    350026576                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    350026576                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    350026576                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    350026576                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    350026576                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    350026576                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    427943941                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    427943941                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    427943941                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    427943941                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    427943941                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    427943941                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000092                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000092                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst  8934.719624                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  8934.719624                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst  8934.719624                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  8934.719624                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst  8934.719624                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  8934.719624                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        24268                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             2968                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     8.176550                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1226                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1226                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1226                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1226                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1226                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1226                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        37950                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        37950                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        37950                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        37950                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        37950                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        37950                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    282320825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    282320825                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    282320825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    282320825                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    282320825                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    282320825                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  7439.283926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  7439.283926                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  7439.283926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  7439.283926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  7439.283926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  7439.283926                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements            47807                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          947.015725                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          117714129                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            48762                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2414.054571                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3011177934500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   947.015725                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.924820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.924820                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          894                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.932617                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        235681724                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       235681724                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     57684679                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57684679                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     59995660                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      59995660                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data           53                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           53                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16607                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16607                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16239                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16239                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    117680339                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       117680339                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    117680392                       # number of overall hits
system.cpu2.dcache.overall_hits::total      117680392                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        50189                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        50189                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        44979                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        44979                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data         3622                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         3622                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          813                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          813                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1046                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1046                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95168                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95168                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        98790                       # number of overall misses
system.cpu2.dcache.overall_misses::total        98790                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    617149637                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    617149637                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    448494866                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    448494866                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     16156999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     16156999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data      5048513                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      5048513                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1065644503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1065644503                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1065644503                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1065644503                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     57734868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     57734868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     60040639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     60040639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data         3675                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3675                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17285                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17285                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    117775507                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    117775507                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    117779182                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    117779182                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.000869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000869                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000749                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000749                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.985578                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.985578                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.046670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.046670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.060515                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.060515                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.000808                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000808                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.000839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 12296.511925                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 12296.511925                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data  9971.205807                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9971.205807                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 19873.307503                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19873.307503                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4826.494264                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4826.494264                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 11197.508648                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11197.508648                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 10786.967335                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10786.967335                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3614                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        48354                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              376                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4588                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     9.611702                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    10.539233                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17880                       # number of writebacks
system.cpu2.dcache.writebacks::total            17880                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11945                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11945                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        32159                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        32159                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data           13                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        44104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        44104                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        44104                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        44104                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        38244                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        38244                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        12820                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        12820                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data         3622                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         3622                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          800                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          800                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         1046                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1046                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51064                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51064                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54686                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54686                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    383814319                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    383814319                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    126423465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    126423465                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data     69920757                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     69920757                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     14413501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14413501                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      2958487                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2958487                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    510237784                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    510237784                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    580158541                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    580158541                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     22869501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     22869501                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1381500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1381500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     24251001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     24251001                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.985578                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.985578                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.045924                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.045924                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.060515                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.060515                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.000434                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000434                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.000464                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000464                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 10035.935545                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10035.935545                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  9861.424727                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  9861.424727                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 19304.460795                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 19304.460795                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 18016.876250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18016.876250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2828.381453                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2828.381453                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data  9992.123296                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9992.123296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 10608.904308                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10608.904308                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           2                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          8                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      64                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       2                       # DTB read accesses
system.cpu3.dtb.write_accesses                      8                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                               10                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                           10                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                          11                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                      45                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu3.itb.hits                               11                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                           11                       # DTB accesses
system.cpu3.numCycles                              20                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          3                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_store_insts                         8                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                        20                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.Branches                                4                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        20                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   19587                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements           254750                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.786367                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          423637078                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           255262                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1659.616700                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2911136599500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.786035                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.000332                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999582                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999583                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        848060782                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       848060782                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    423637071                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::cpu3.inst            7                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      423637078                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    423637071                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::cpu3.inst            7                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       423637078                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    423637071                       # number of overall hits
system.cpu3.icache.overall_hits::cpu3.inst            7                       # number of overall hits
system.cpu3.icache.overall_hits::total      423637078                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       265678                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::cpu3.inst            4                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       265682                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       265678                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::cpu3.inst            4                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        265682                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       265678                       # number of overall misses
system.cpu3.icache.overall_misses::cpu3.inst            4                       # number of overall misses
system.cpu3.icache.overall_misses::total       265682                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   2299034205                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2299034205                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   2299034205                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2299034205                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   2299034205                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2299034205                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    423902749                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::cpu3.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    423902760                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    423902749                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::cpu3.inst           11                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    423902760                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    423902749                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst           11                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    423902760                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000627                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.363636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000627                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000627                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.363636                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000627                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000627                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.363636                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000627                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst  8653.460975                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  8653.330692                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst  8653.460975                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  8653.330692                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst  8653.460975                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  8653.330692                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       169574                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs            22375                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     7.578726                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        10420                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        10420                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        10420                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        10420                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        10420                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        10420                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       255258                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       255258                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       255258                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       255258                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       255258                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       255258                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   1842404510                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1842404510                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   1842404510                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1842404510                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   1842404510                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1842404510                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000602                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000602                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst  7217.812997                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  7217.812997                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst  7217.812997                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  7217.812997                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst  7217.812997                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  7217.812997                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements           210663                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          997.139284                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          119709224                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           211660                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           565.573202                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2911234200500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   997.137191                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.002093                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.973767                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973769                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          878                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.973633                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        240869963                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       240869963                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     59138831                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       59138831                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     60437325                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data            7                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      60437332                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data         7973                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         7973                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        59044                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59044                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        58882                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        58882                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    119576156                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::cpu3.data            7                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       119576163                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    119584129                       # number of overall hits
system.cpu3.dcache.overall_hits::cpu3.data            7                       # number of overall hits
system.cpu3.dcache.overall_hits::total      119584136                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       238370                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       238372                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       362504                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       362505                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data        19739                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        19739                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2577                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2577                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         2196                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2196                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       600874                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        600877                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       620613                       # number of overall misses
system.cpu3.dcache.overall_misses::cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total       620616                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2761791041                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2761791041                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3125432089                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3125432089                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     33164249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     33164249                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      9568024                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      9568024                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5887223130                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5887223130                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5887223130                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5887223130                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     59377201                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     59377203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     60799829                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     60799837                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data        27712                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        27712                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        61621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        61621                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        61078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        61078                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    120177030                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120177040                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    120204742                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120204752                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.004015                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.004015                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.125000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005962                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.712291                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.712291                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.041820                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.041820                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.035954                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.035954                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.300000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005000                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005163                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.300000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005163                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 11586.151953                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11586.054742                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data  8621.786488                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8621.762704                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 12869.324408                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12869.324408                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4357.023679                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4357.023679                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data  9797.766470                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9797.717553                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data  9486.142137                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9486.096282                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         5963                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       390265                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              805                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          42806                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     7.407453                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets     9.117063                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        92333                       # number of writebacks
system.cpu3.dcache.writebacks::total            92333                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       102451                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       102451                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       300574                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       300574                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       403025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       403025                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       403025                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       403025                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       135919                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       135919                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        61930                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        61930                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data        18931                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        18931                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2556                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2556                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         2196                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2196                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       197849                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       197849                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       216780                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       216780                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1271121390                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1271121390                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    521148317                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    521148317                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data    243908011                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total    243908011                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     27747751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     27747751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data      5175976                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5175976                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1792269707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1792269707                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2036177718                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2036177718                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     40136002                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     40136002                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      2526501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2526501                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     42662503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     42662503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002289                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.001019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001019                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.683134                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.683134                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.041479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.041479                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.035954                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035954                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001646                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001646                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001803                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001803                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data  9352.050780                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9352.050780                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data  8415.118957                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8415.118957                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 12884.053193                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 12884.053193                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 10855.927621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10855.927621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2357.001821                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2357.001821                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data  9058.775667                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  9058.775667                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data  9392.830141                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9392.830141                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                   66                       # number of replacements
system.iocache.tags.tagsinuse                1.107348                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   82                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3232439379000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     1.107348                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.069209                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.069209                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                  738                       # Number of tag accesses
system.iocache.tags.data_accesses                 738                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide           80                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total           80                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            2                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                2                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide            2                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 2                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            2                       # number of overall misses
system.iocache.overall_misses::total                2                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       219998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       219998                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       219998                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       219998                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       219998                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       219998                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            2                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              2                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide           80                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total           80                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            2                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               2                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            2                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              2                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide       109999                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       109999                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide       109999                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       109999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide       109999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       109999                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                         80                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            2                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide           80                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total           80                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            2                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            2                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       115998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       115998                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide      6292995                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total      6292995                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       115998                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       115998                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       115998                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       115998                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide        57999                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        57999                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 78662.437500                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 78662.437500                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide        57999                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        57999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide        57999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        57999                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
