# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Structuring/index.rst:3
msgid "Structuring"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:5
msgid "The chapters below explain:"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:7
msgid "how to build reusable components"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:8
msgid "alternatives to components to group hardware"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:9
msgid "handling of clock/reset domains"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:10
msgid "instantitation of existing VHDL and Verilog IP"
msgstr ""

#: ../../SpinalHDL/Structuring/index.rst:11
msgid "how names are assigned in SpinalHDL, and how naming can be influenced"
msgstr ""
