<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\TangMega-138K-example\Pro_board\audio\audio_music\impl\gwsynthesis\audio_music.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\TangMega-138K-example\Pro_board\audio\audio_music\src\audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep 12 17:31:28 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1050</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>967</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>255</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>8</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_6m_reg[2]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_6m_reg_2_s0/Q </td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_1p5m_reg_1_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>137.480(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_6m_reg[2]</td>
<td>100.000(MHz)</td>
<td>933.184(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>HP_BCK_d</td>
<td>100.000(MHz)</td>
<td>109.996(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6m_reg[2]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_6m_reg[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HP_BCK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.909</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DO[2]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/D</td>
<td>HP_BCK_d:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>10.000</td>
<td>0.018</td>
<td>9.012</td>
</tr>
<tr>
<td>2</td>
<td>1.589</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.921</td>
</tr>
<tr>
<td>3</td>
<td>1.589</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.921</td>
</tr>
<tr>
<td>4</td>
<td>1.589</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_20_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.921</td>
</tr>
<tr>
<td>5</td>
<td>1.589</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_25_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.921</td>
</tr>
<tr>
<td>6</td>
<td>1.589</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.921</td>
</tr>
<tr>
<td>7</td>
<td>1.780</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_init_done_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.289</td>
<td>3.210</td>
</tr>
<tr>
<td>8</td>
<td>1.803</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_27_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.296</td>
<td>2.654</td>
</tr>
<tr>
<td>9</td>
<td>1.803</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.296</td>
<td>2.654</td>
</tr>
<tr>
<td>10</td>
<td>1.803</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.296</td>
<td>2.654</td>
</tr>
<tr>
<td>11</td>
<td>1.909</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.289</td>
<td>3.082</td>
</tr>
<tr>
<td>12</td>
<td>1.916</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd55_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.298</td>
<td>3.320</td>
</tr>
<tr>
<td>13</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>14</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>15</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>16</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>17</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_37_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>18</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_38_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>19</td>
<td>2.000</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_39_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.332</td>
<td>2.422</td>
</tr>
<tr>
<td>20</td>
<td>2.143</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd0_s0/D</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.298</td>
<td>3.094</td>
</tr>
<tr>
<td>21</td>
<td>2.150</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.298</td>
<td>2.849</td>
</tr>
<tr>
<td>22</td>
<td>2.238</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_27_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_35_s0/D</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.260</td>
<td>2.494</td>
</tr>
<tr>
<td>23</td>
<td>2.283</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_30_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.227</td>
</tr>
<tr>
<td>24</td>
<td>2.283</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_31_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[F]</td>
<td>5.000</td>
<td>0.244</td>
<td>2.227</td>
</tr>
<tr>
<td>25</td>
<td>2.302</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1/Q</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_4_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.289</td>
<td>2.688</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.190</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.496</td>
<td>0.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.190</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.496</td>
<td>0.401</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.184</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.496</td>
<td>0.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.179</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_7_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.491</td>
<td>0.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.174</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.486</td>
<td>0.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.113</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.496</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.108</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.491</td>
<td>0.478</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.089</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.491</td>
<td>0.497</td>
</tr>
<tr>
<td>9</td>
<td>0.165</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.469</td>
<td>0.730</td>
</tr>
<tr>
<td>10</td>
<td>0.175</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
<td>clk:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>-0.460</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.328</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.380</td>
</tr>
<tr>
<td>12</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>13</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>14</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>15</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>16</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>17</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>18</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/Q</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>20</td>
<td>0.331</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/Q</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.384</td>
</tr>
<tr>
<td>21</td>
<td>0.338</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4/Q</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.391</td>
</tr>
<tr>
<td>22</td>
<td>0.362</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/D</td>
<td>HP_BCK_d:[R]</td>
<td>HP_BCK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>23</td>
<td>0.362</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>24</td>
<td>0.362</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>25</td>
<td>0.362</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.049</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/PRESET</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.347</td>
<td>4.964</td>
</tr>
<tr>
<td>2</td>
<td>0.049</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_3_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.347</td>
<td>4.964</td>
</tr>
<tr>
<td>3</td>
<td>0.049</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_9_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.347</td>
<td>4.964</td>
</tr>
<tr>
<td>4</td>
<td>0.049</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_10_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.347</td>
<td>4.964</td>
</tr>
<tr>
<td>5</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>6</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>7</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>8</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_7_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>9</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>10</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>11</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_4_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>12</td>
<td>0.067</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_8_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.356</td>
<td>4.955</td>
</tr>
<tr>
<td>13</td>
<td>0.071</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>4.916</td>
</tr>
<tr>
<td>14</td>
<td>0.071</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>4.916</td>
</tr>
<tr>
<td>15</td>
<td>0.071</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_7_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.323</td>
<td>4.918</td>
</tr>
<tr>
<td>16</td>
<td>0.083</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_0_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>4.915</td>
</tr>
<tr>
<td>17</td>
<td>0.083</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>4.915</td>
</tr>
<tr>
<td>18</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>19</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>20</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>21</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>22</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>23</td>
<td>0.085</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.946</td>
</tr>
<tr>
<td>24</td>
<td>0.091</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.365</td>
<td>4.940</td>
</tr>
<tr>
<td>25</td>
<td>3.110</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>HP_BCK_d:[F]</td>
<td>HP_BCK_d:[R]</td>
<td>5.000</td>
<td>-0.332</td>
<td>1.784</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.809</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.336</td>
</tr>
<tr>
<td>2</td>
<td>5.921</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.443</td>
</tr>
<tr>
<td>3</td>
<td>5.932</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.454</td>
</tr>
<tr>
<td>4</td>
<td>6.008</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.535</td>
</tr>
<tr>
<td>5</td>
<td>6.008</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.535</td>
</tr>
<tr>
<td>6</td>
<td>6.008</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.535</td>
</tr>
<tr>
<td>7</td>
<td>6.008</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.292</td>
<td>0.535</td>
</tr>
<tr>
<td>8</td>
<td>6.065</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.587</td>
</tr>
<tr>
<td>9</td>
<td>6.065</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.587</td>
</tr>
<tr>
<td>10</td>
<td>6.065</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.297</td>
<td>0.587</td>
</tr>
<tr>
<td>11</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>12</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_9_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>13</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_10_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>14</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>15</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_9_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>16</td>
<td>6.088</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_10_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.275</td>
<td>0.631</td>
</tr>
<tr>
<td>17</td>
<td>6.102</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.650</td>
</tr>
<tr>
<td>18</td>
<td>6.102</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.650</td>
</tr>
<tr>
<td>19</td>
<td>6.102</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.650</td>
</tr>
<tr>
<td>20</td>
<td>6.102</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.650</td>
</tr>
<tr>
<td>21</td>
<td>6.114</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.662</td>
</tr>
<tr>
<td>22</td>
<td>6.114</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.662</td>
</tr>
<tr>
<td>23</td>
<td>6.114</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.662</td>
</tr>
<tr>
<td>24</td>
<td>6.114</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.662</td>
</tr>
<tr>
<td>25</td>
<td>6.114</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.270</td>
<td>0.662</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.907</td>
<td>2.907</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.224</td>
<td>3.224</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>HP_BCK_d</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.879</td>
<td>3.879</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.898</td>
<td>3.898</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>10000000000.000</td>
<td>3.849</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_6_s0</td>
</tr>
<tr>
<td>6</td>
<td>10000000000.000</td>
<td>3.849</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>10000000000.000</td>
<td>3.844</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_24_s0</td>
</tr>
<tr>
<td>8</td>
<td>10000000000.000</td>
<td>3.853</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_8_s0</td>
</tr>
<tr>
<td>9</td>
<td>10000000000.000</td>
<td>3.853</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_top/u_sd_read/rd_val_data_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>10000000000.000</td>
<td>3.898</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>5.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>10.384</td>
<td>5.376</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DO[2]</td>
</tr>
<tr>
<td>10.926</td>
<td>0.542</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq2_wptr_6_s4/I0</td>
</tr>
<tr>
<td>11.431</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq2_wptr_6_s4/F</td>
</tr>
<tr>
<td>12.137</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C121[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n139_s0/I1</td>
</tr>
<tr>
<td>12.677</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C121[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n139_s0/COUT</td>
</tr>
<tr>
<td>12.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C121[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n140_s0/CIN</td>
</tr>
<tr>
<td>12.725</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R54C121[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n140_s0/COUT</td>
</tr>
<tr>
<td>12.725</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C121[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n141_s0/CIN</td>
</tr>
<tr>
<td>12.773</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C121[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n141_s0/COUT</td>
</tr>
<tr>
<td>12.773</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n142_s0/CIN</td>
</tr>
<tr>
<td>12.821</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C121[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/n142_s0/COUT</td>
</tr>
<tr>
<td>13.577</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rempty_val_s1/I2</td>
</tr>
<tr>
<td>14.020</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rempty_val_s1/F</td>
</tr>
<tr>
<td>14.020</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.990</td>
<td>4.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>14.928</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.632, 18.109%; route: 2.004, 22.237%; tC2Q: 5.376, 59.654%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.990, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[3][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_16_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[3][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 16.968%; route: 2.058, 70.460%; tC2Q: 0.367, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[2][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_17_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[2][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 16.968%; route: 2.058, 70.460%; tC2Q: 0.367, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_20_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 16.968%; route: 2.058, 70.460%; tC2Q: 0.367, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[1][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_25_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[1][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 16.968%; route: 2.058, 70.460%; tC2Q: 0.367, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.402</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.402</td>
<td>1.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_26_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 16.968%; route: 2.058, 70.460%; tC2Q: 0.367, 12.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_init_done_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.183</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/CLK</td>
</tr>
<tr>
<td>8.599</td>
<td>0.416</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
</tr>
<tr>
<td>9.287</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C74[3][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/I0</td>
</tr>
<tr>
<td>9.764</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C74[3][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/F</td>
</tr>
<tr>
<td>10.416</td>
<td>0.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[1][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s6/I3</td>
</tr>
<tr>
<td>10.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C65[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s6/F</td>
</tr>
<tr>
<td>11.393</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cur_state.st_init_done_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.472</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[2][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_init_done_s1/CLK</td>
</tr>
<tr>
<td>13.173</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C65[2][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_init_done_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.600%; route: 2.495, 78.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.730, 22.729%; route: 2.064, 64.299%; tC2Q: 0.416, 12.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.658%; route: 2.789, 80.342%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.135</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_27_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.184</td>
<td>2.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C92[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_27_s0/CLK</td>
</tr>
<tr>
<td>7.938</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C92[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 18.671%; route: 1.792, 67.495%; tC2Q: 0.367, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.590%; route: 2.497, 78.410%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.135</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.184</td>
<td>2.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C92[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_28_s0/CLK</td>
</tr>
<tr>
<td>7.938</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C92[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 18.671%; route: 1.792, 67.495%; tC2Q: 0.367, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.590%; route: 2.497, 78.410%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>6.135</td>
<td>1.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.184</td>
<td>2.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C92[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_29_s0/CLK</td>
</tr>
<tr>
<td>7.938</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C92[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.296</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 18.671%; route: 1.792, 67.495%; tC2Q: 0.367, 13.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.590%; route: 2.497, 78.410%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.265</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.173</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.183</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/CLK</td>
</tr>
<tr>
<td>8.599</td>
<td>0.416</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
</tr>
<tr>
<td>9.287</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C74[3][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/I0</td>
</tr>
<tr>
<td>9.764</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C74[3][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/F</td>
</tr>
<tr>
<td>10.282</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[3][A]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s7/I2</td>
</tr>
<tr>
<td>10.680</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C65[3][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s7/F</td>
</tr>
<tr>
<td>10.687</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s3/I0</td>
</tr>
<tr>
<td>11.130</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C65[2][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s3/F</td>
</tr>
<tr>
<td>11.265</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.472</td>
<td>2.789</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s1/CLK</td>
</tr>
<tr>
<td>13.173</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.600%; route: 2.495, 78.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 42.796%; route: 1.346, 43.692%; tC2Q: 0.416, 13.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.658%; route: 2.789, 80.342%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.183</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/CLK</td>
</tr>
<tr>
<td>8.599</td>
<td>0.416</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
</tr>
<tr>
<td>9.287</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C74[3][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/I0</td>
</tr>
<tr>
<td>9.764</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C74[3][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/F</td>
</tr>
<tr>
<td>10.658</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C58[3][A]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd55_s7/I3</td>
</tr>
<tr>
<td>11.057</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C58[3][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd55_s7/F</td>
</tr>
<tr>
<td>11.061</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C58[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd55_s5/I2</td>
</tr>
<tr>
<td>11.503</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C58[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd55_s5/F</td>
</tr>
<tr>
<td>11.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C58[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C58[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd55_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C58[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.600%; route: 2.495, 78.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.319, 39.718%; route: 1.585, 47.741%; tC2Q: 0.416, 12.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_14_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_15_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_18_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[1][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_19_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[1][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_37_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[3][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_37_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[3][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_38_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[2][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_38_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[2][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.903</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C92[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_39_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.149</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C92[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_39_s0/CLK</td>
</tr>
<tr>
<td>7.903</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C92[2][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 20.466%; route: 1.559, 64.371%; tC2Q: 0.367, 15.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.834%; route: 2.461, 78.166%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.183</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C69[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/res_data_41_s0/CLK</td>
</tr>
<tr>
<td>8.599</td>
<td>0.416</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R54C69[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_data_41_s0/Q</td>
</tr>
<tr>
<td>9.287</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C74[3][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/I0</td>
</tr>
<tr>
<td>9.764</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R54C74[3][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_init_done_s7/F</td>
</tr>
<tr>
<td>10.282</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C65[3][A]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s7/I2</td>
</tr>
<tr>
<td>10.680</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C65[3][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s7/F</td>
</tr>
<tr>
<td>11.025</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C64[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s6/I0</td>
</tr>
<tr>
<td>11.277</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C64[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/next_state.st_send_cmd0_s6/F</td>
</tr>
<tr>
<td>11.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C64[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C64[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd0_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C64[0][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cur_state.st_send_cmd0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.600%; route: 2.495, 78.400%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.128, 36.462%; route: 1.549, 50.078%; tC2Q: 0.416, 13.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.192</td>
<td>2.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C62[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1/CLK</td>
</tr>
<tr>
<td>8.617</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R54C62[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_en_s1/Q</td>
</tr>
<tr>
<td>9.333</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C67[1][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s4/I1</td>
</tr>
<tr>
<td>9.829</td>
<td>0.496</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R54C67[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s4/F</td>
</tr>
<tr>
<td>9.840</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[3][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s3/I0</td>
</tr>
<tr>
<td>10.340</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C67[3][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s3/F</td>
</tr>
<tr>
<td>11.041</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.490</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[1][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>13.191</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C67[1][A]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.298</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.539%; route: 2.504, 78.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 34.962%; route: 1.428, 50.126%; tC2Q: 0.425, 14.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.556%; route: 2.807, 80.444%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.443</td>
<td>2.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C95[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_27_s0/CLK</td>
</tr>
<tr>
<td>3.810</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R54C95[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_27_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>2.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C89[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.183</td>
<td>2.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C89[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_35_s0/CLK</td>
</tr>
<tr>
<td>8.174</td>
<td>-0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C89[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.260</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.822%; route: 2.761, 80.178%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.126, 85.274%; tC2Q: 0.367, 14.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.600%; route: 2.495, 78.400%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.708</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_30_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 22.252%; route: 1.364, 61.261%; tC2Q: 0.367, 16.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.991</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C88[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/CLK</td>
</tr>
<tr>
<td>3.848</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R54C88[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rd_en_d1_s0/Q</td>
</tr>
<tr>
<td>4.191</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C85[0][B]</td>
<td>u_sd_ctrl_top/u_sd_read/n831_s1/I0</td>
</tr>
<tr>
<td>4.687</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R54C85[0][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n831_s1/F</td>
</tr>
<tr>
<td>5.708</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C91[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/cmd_rd_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.237</td>
<td>2.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C91[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_31_s0/CLK</td>
</tr>
<tr>
<td>7.991</td>
<td>-0.246</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C91[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/cmd_rd_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 22.252%; route: 1.364, 61.261%; tC2Q: 0.367, 16.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.241%; route: 2.549, 78.759%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.192</td>
<td>2.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C62[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/res_en_s1/CLK</td>
</tr>
<tr>
<td>8.617</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>13</td>
<td>R54C62[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_en_s1/Q</td>
</tr>
<tr>
<td>9.333</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C67[1][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s4/I1</td>
</tr>
<tr>
<td>9.829</td>
<td>0.496</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R54C67[1][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s4/F</td>
</tr>
<tr>
<td>10.307</td>
<td>0.479</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C61[2][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s3/I2</td>
</tr>
<tr>
<td>10.559</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R54C61[2][B]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_5_s3/F</td>
</tr>
<tr>
<td>10.880</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C60[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.481</td>
<td>2.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C60[1][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>13.182</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C60[1][B]</td>
<td>u_sd_ctrl_top/u_sd_init/cmd_bit_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 21.539%; route: 2.504, 78.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.748, 27.813%; route: 1.516, 56.384%; tC2Q: 0.425, 15.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.607%; route: 2.798, 80.393%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>2.588</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>2.648</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 56.886%; tC2Q: 0.173, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.458</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>2.458</td>
<td>0.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>2.588</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>2.648</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 56.886%; tC2Q: 0.173, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>2.464</td>
<td>0.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>2.588</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>2.648</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 57.522%; tC2Q: 0.173, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.062</td>
<td>1.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>2.235</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C111[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>2.469</td>
<td>0.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>2.588</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>2.648</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.753%; route: 1.387, 67.247%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 57.522%; tC2Q: 0.173, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/Q</td>
</tr>
<tr>
<td>2.438</td>
<td>0.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C117</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C117</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>2.612</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C117</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 57.522%; tC2Q: 0.173, 42.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>2.204</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C108[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>2.509</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>2.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>2.562</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>2.622</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 63.819%; tC2Q: 0.173, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.527, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.108</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>2.209</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>2.514</td>
<td>0.305</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>2.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>2.562</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>2.622</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.305, 63.819%; tC2Q: 0.173, 36.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.527, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.209</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>2.533</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>2.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>2.562</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>2.622</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.491</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.324, 65.217%; tC2Q: 0.173, 34.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.527, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>2.787</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.527</td>
<td>2.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>2.562</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>2.622</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C115</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.469</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 76.316%; tC2Q: 0.173, 23.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.527, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.612</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>2.787</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C117</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C117</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>2.552</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>2.612</td>
<td>0.060</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C117</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.557, 76.316%; tC2Q: 0.173, 23.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.358</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/CLK</td>
</tr>
<tr>
<td>7.547</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R56C81[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/Q</td>
</tr>
<tr>
<td>7.554</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n173_s3/I0</td>
</tr>
<tr>
<td>7.738</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n173_s3/F</td>
</tr>
<tr>
<td>7.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.358</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5/CLK</td>
</tr>
<tr>
<td>7.410</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_15_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.738%; route: 1.680, 71.262%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 48.265%; route: 0.007, 1.893%; tC2Q: 0.190, 49.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 28.738%; route: 1.680, 71.262%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R54C81[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/Q</td>
</tr>
<tr>
<td>7.530</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n186_s3/I2</td>
</tr>
<tr>
<td>7.713</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n186_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2/CLK</td>
</tr>
<tr>
<td>7.382</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C81[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/CLK</td>
</tr>
<tr>
<td>7.524</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R54C82[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/Q</td>
</tr>
<tr>
<td>7.534</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C82[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n181_s3/I2</td>
</tr>
<tr>
<td>7.718</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C82[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n181_s3/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2/CLK</td>
</tr>
<tr>
<td>7.387</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C82[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/CLK</td>
</tr>
<tr>
<td>7.524</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R54C82[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/Q</td>
</tr>
<tr>
<td>7.534</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C82[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n177_s3/I2</td>
</tr>
<tr>
<td>7.718</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C82[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n177_s3/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C82[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2/CLK</td>
</tr>
<tr>
<td>7.387</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C82[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R54C81[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/Q</td>
</tr>
<tr>
<td>7.530</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n188_s3/I0</td>
</tr>
<tr>
<td>7.713</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n188_s3/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2/CLK</td>
</tr>
<tr>
<td>7.382</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C81[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_t_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.367</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0/CLK</td>
</tr>
<tr>
<td>7.557</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R56C79[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/sd_cs_s0/Q</td>
</tr>
<tr>
<td>7.567</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n433_s6/I1</td>
</tr>
<tr>
<td>7.751</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n433_s6/F</td>
</tr>
<tr>
<td>7.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/sd_cs_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.367</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0/CLK</td>
</tr>
<tr>
<td>7.420</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C79[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/sd_cs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.622%; route: 1.690, 71.378%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 28.622%; route: 1.690, 71.378%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.718</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.387</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C76[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>7.524</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R54C76[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/Q</td>
</tr>
<tr>
<td>7.534</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C76[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n143_s2/I2</td>
</tr>
<tr>
<td>7.718</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C76[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n143_s2/F</td>
</tr>
<tr>
<td>7.718</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C76[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.334</td>
<td>1.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C76[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>7.387</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C76[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.026%; route: 1.657, 70.974%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.713</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>7.519</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R54C77[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/Q</td>
</tr>
<tr>
<td>7.530</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n140_s2/I3</td>
</tr>
<tr>
<td>7.713</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n140_s2/F</td>
</tr>
<tr>
<td>7.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.329</td>
<td>1.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>7.382</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C77[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_data_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 29.086%; route: 1.652, 70.914%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.362</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C78[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7.552</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R56C78[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/Q</td>
</tr>
<tr>
<td>7.563</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C78[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n165_s3/I0</td>
</tr>
<tr>
<td>7.746</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C78[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n165_s3/F</td>
</tr>
<tr>
<td>7.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C78[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.362</td>
<td>1.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C78[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>7.415</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C78[0][A]</td>
<td>u_sd_ctrl_top/u_sd_read/rx_bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.680%; route: 1.685, 71.320%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 28.680%; route: 1.685, 71.320%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.358</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>7.547</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R56C65[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/Q</td>
</tr>
<tr>
<td>7.558</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/n120_s5/I2</td>
</tr>
<tr>
<td>7.741</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C65[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_init/n120_s5/F</td>
</tr>
<tr>
<td>7.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C65[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.358</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>7.410</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C65[0][A]</td>
<td>u_sd_ctrl_top/u_sd_init/res_bit_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.738%; route: 1.680, 71.262%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 47.813%; route: 0.011, 2.812%; tC2Q: 0.190, 49.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 28.738%; route: 1.680, 71.262%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.367</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C87[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4/CLK</td>
</tr>
<tr>
<td>7.557</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R56C87[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/res_flag_s4/Q</td>
</tr>
<tr>
<td>7.575</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C87[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/n16_s4/I1</td>
</tr>
<tr>
<td>7.758</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C87[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_top/u_sd_read/n16_s4/F</td>
</tr>
<tr>
<td>7.758</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C87[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_top/u_sd_read/res_flag_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.367</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C87[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4/CLK</td>
</tr>
<tr>
<td>7.420</td>
<td>0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C87[1][A]</td>
<td>u_sd_ctrl_top/u_sd_read/res_flag_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 28.622%; route: 1.690, 71.378%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 46.933%; route: 0.018, 4.601%; tC2Q: 0.190, 48.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 28.622%; route: 1.690, 71.378%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>2.726</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R56C119[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>2.733</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s18/I0</td>
</tr>
<tr>
<td>2.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C119[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s18/F</td>
</tr>
<tr>
<td>2.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>2.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>2.554</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C119[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.553, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R56C94[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n74_s1/I2</td>
</tr>
<tr>
<td>2.421</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n74_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.059</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C94[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/CLK</td>
</tr>
<tr>
<td>2.230</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C96[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/Q</td>
</tr>
<tr>
<td>2.238</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n66_s1/I2</td>
</tr>
<tr>
<td>2.421</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C96[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n66_s1/F</td>
</tr>
<tr>
<td>2.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C96[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C96[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0/CLK</td>
</tr>
<tr>
<td>2.059</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C96[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.054</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C97[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/CLK</td>
</tr>
<tr>
<td>2.226</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C97[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/Q</td>
</tr>
<tr>
<td>2.233</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C97[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n65_s1/I2</td>
</tr>
<tr>
<td>2.416</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R56C97[1][A]</td>
<td style=" background: #97FFFF;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/n65_s1/F</td>
</tr>
<tr>
<td>2.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C97[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C97[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0/CLK</td>
</tr>
<tr>
<td>2.054</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C97[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_read_0/rd_sec_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.607</td>
<td>4.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.990</td>
<td>4.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.540, 91.443%; tC2Q: 0.425, 8.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.990, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.607</td>
<td>4.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C121[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.990</td>
<td>4.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_3_s0/CLK</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C121[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.540, 91.443%; tC2Q: 0.425, 8.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.990, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.607</td>
<td>4.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.990</td>
<td>4.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C121[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.540, 91.443%; tC2Q: 0.425, 8.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.990, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.607</td>
<td>4.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C121[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.990</td>
<td>4.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C121[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.540, 91.443%; tC2Q: 0.425, 8.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.990, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C120[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s5/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C120[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C120[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C120[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s4/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C120[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rq1_wptr_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C114[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C114[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C114[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C114[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C114[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C114[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C114[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C114[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C122[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_4_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C122[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.598</td>
<td>4.531</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C122[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.999</td>
<td>4.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C122[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_8_s0/CLK</td>
</tr>
<tr>
<td>14.665</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C122[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.531, 91.428%; tC2Q: 0.425, 8.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.999, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.559</td>
<td>4.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C122[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>4.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C122[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>14.630</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C122[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.492, 91.360%; tC2Q: 0.425, 8.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.964, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.559</td>
<td>4.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C122[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>4.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C122[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>14.630</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C122[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.492, 91.360%; tC2Q: 0.425, 8.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.964, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.561</td>
<td>4.493</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C122[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.966</td>
<td>4.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C122[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_7_s0/CLK</td>
</tr>
<tr>
<td>14.632</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C122[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.493, 91.363%; tC2Q: 0.425, 8.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.966, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.558</td>
<td>4.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C123[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.975</td>
<td>4.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C123[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_0_s0/CLK</td>
</tr>
<tr>
<td>14.641</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C123[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.490, 91.357%; tC2Q: 0.425, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.975, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.558</td>
<td>4.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C123[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.975</td>
<td>4.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C123[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>14.641</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C123[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.490, 91.357%; tC2Q: 0.425, 8.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.975, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[3][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.589</td>
<td>4.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C119[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C119[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C119[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.522, 91.412%; tC2Q: 0.425, 8.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.091</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.583</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.674</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>14.583</td>
<td>4.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C123[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>15.008</td>
<td>5.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C123[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>14.674</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C123[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.516, 91.402%; tC2Q: 0.425, 8.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.008, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HP_BCK_d:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HP_BCK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.642</td>
<td>4.643</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C118[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>10.067</td>
<td>0.425</td>
<td>tC2Q</td>
<td>FF</td>
<td>25</td>
<td>R56C118[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>11.427</td>
<td>1.360</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R46[25][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>58</td>
<td>R54C54[2][B]</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>14.975</td>
<td>4.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>14.537</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[25][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.643, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.360, 76.194%; tC2Q: 0.425, 23.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.975, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.664</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C111[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 43.571%; tC2Q: 0.190, 56.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.771</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C110[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C110[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C110[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.253, 57.182%; tC2Q: 0.190, 42.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.782</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C114[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 58.201%; tC2Q: 0.190, 41.799%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C107[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.346, 64.574%; tC2Q: 0.190, 35.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C107[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.346, 64.574%; tC2Q: 0.190, 35.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_6_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C107[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.346, 64.574%; tC2Q: 0.190, 35.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.863</td>
<td>0.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.036</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C107[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.855</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C107[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.346, 64.574%; tC2Q: 0.190, 35.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.178%; route: 1.361, 66.822%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.915</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C108[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 67.689%; tC2Q: 0.190, 32.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.915</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C108[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 67.689%; tC2Q: 0.190, 32.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.915</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.031</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C108[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C108[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 67.689%; tC2Q: 0.190, 32.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 33.256%; route: 1.356, 66.744%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.959</td>
<td>0.442</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[3][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.053</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C113[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C113[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.275</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.442, 69.962%; tC2Q: 0.190, 30.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.906%; route: 1.377, 67.094%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C114[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 70.849%; tC2Q: 0.190, 29.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[3][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C114[3][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 70.849%; tC2Q: 0.190, 29.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C114[2][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 70.849%; tC2Q: 0.190, 29.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.978</td>
<td>0.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[3][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C114[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C114[3][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.461, 70.849%; tC2Q: 0.190, 29.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.990</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C112[1][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 71.377%; tC2Q: 0.190, 28.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.990</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C112[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 71.377%; tC2Q: 0.190, 28.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.990</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C112[0][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 71.377%; tC2Q: 0.190, 28.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.990</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C112[1][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 71.377%; tC2Q: 0.190, 28.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.328</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C113[0][B]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>7.518</td>
<td>0.190</td>
<td>tC2Q</td>
<td>FR</td>
<td>45</td>
<td>R54C113[0][B]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>7.990</td>
<td>0.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[2][A]</td>
<td style=" font-weight:bold;">u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>301</td>
<td>IOR103[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.058</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C112[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C112[2][A]</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.270</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 29.101%; route: 1.651, 70.899%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.473, 71.377%; tC2Q: 0.190, 28.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 32.830%; route: 1.382, 67.170%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.907</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.907</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>9.617</td>
<td>4.617</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>12.525</td>
<td>2.525</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.224</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.224</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>4.975</td>
<td>4.975</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HP_BCK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_1p5m_reg_1_s0/Q</td>
</tr>
<tr>
<td>8.199</td>
<td>3.199</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.879</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>8.150</td>
<td>2.463</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.434</td>
<td>2.752</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.332</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.490</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.339</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_6_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.490</td>
<td>2.807</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.339</td>
<td>1.661</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_top/u_sd_init/poweron_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.844</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.523</td>
<td>2.840</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.367</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.853</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.505</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.358</td>
<td>1.680</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_top/u_sd_init/over_time_cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.853</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_top/u_sd_read/rd_val_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.479</td>
<td>2.797</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_top/u_sd_read/rd_val_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.332</td>
<td>1.655</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_top/u_sd_read/rd_val_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.898</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.458</td>
<td>2.776</td>
<td>tNET</td>
<td>RR</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.356</td>
<td>1.679</td>
<td>tNET</td>
<td>FF</td>
<td>u_sd_ctrl_read_top_0/u_sd_ctrl_dcfifo_0/fifo_inst/Equal.wq2_rptr_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>301</td>
<td>clk_d</td>
<td>1.589</td>
<td>2.854</td>
</tr>
<tr>
<td>58</td>
<td>HP_BCK_d</td>
<td>0.909</td>
<td>5.161</td>
</tr>
<tr>
<td>52</td>
<td>res_data_0_10</td>
<td>2.837</td>
<td>5.512</td>
</tr>
<tr>
<td>45</td>
<td>reset_w[1]</td>
<td>3.562</td>
<td>1.040</td>
</tr>
<tr>
<td>38</td>
<td>rd_flow_cnt[0]</td>
<td>3.637</td>
<td>1.100</td>
</tr>
<tr>
<td>33</td>
<td>n831_5</td>
<td>1.589</td>
<td>1.715</td>
</tr>
<tr>
<td>32</td>
<td>rd_sec_addr_31_9</td>
<td>3.637</td>
<td>4.524</td>
</tr>
<tr>
<td>31</td>
<td>cur_state.st_wait_cmd0</td>
<td>2.726</td>
<td>5.575</td>
</tr>
<tr>
<td>27</td>
<td>over_time_en</td>
<td>7.466</td>
<td>1.313</td>
</tr>
<tr>
<td>26</td>
<td>rx_flag</td>
<td>6.645</td>
<td>2.038</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R54C65</td>
<td>55.56%</td>
</tr>
<tr>
<td>R56C111</td>
<td>54.17%</td>
</tr>
<tr>
<td>R54C63</td>
<td>52.78%</td>
</tr>
<tr>
<td>R54C59</td>
<td>51.39%</td>
</tr>
<tr>
<td>R54C90</td>
<td>50.00%</td>
</tr>
<tr>
<td>R54C60</td>
<td>50.00%</td>
</tr>
<tr>
<td>R54C64</td>
<td>50.00%</td>
</tr>
<tr>
<td>R54C66</td>
<td>50.00%</td>
</tr>
<tr>
<td>R54C81</td>
<td>48.61%</td>
</tr>
<tr>
<td>R56C99</td>
<td>48.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
