// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_input (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_0_TDATA,
        in_0_TVALID,
        in_0_TREADY,
        in_1_TDATA,
        in_1_TVALID,
        in_1_TREADY,
        in_0_TKEEP,
        in_1_TKEEP,
        in_0_TSTRB,
        in_1_TSTRB,
        in_0_TLAST,
        in_1_TLAST,
        stripes_0_1_address1,
        stripes_0_1_ce1,
        stripes_0_1_we1,
        stripes_0_1_d1,
        stripes_1_1_address1,
        stripes_1_1_ce1,
        stripes_1_1_we1,
        stripes_1_1_d1,
        stripes_2_1_address1,
        stripes_2_1_ce1,
        stripes_2_1_we1,
        stripes_2_1_d1,
        stripes_0_2_address1,
        stripes_0_2_ce1,
        stripes_0_2_we1,
        stripes_0_2_d1,
        stripes_1_2_address1,
        stripes_1_2_ce1,
        stripes_1_2_we1,
        stripes_1_2_d1,
        stripes_2_2_address1,
        stripes_2_2_ce1,
        stripes_2_2_we1,
        stripes_2_2_d1,
        stripes_0_3_address1,
        stripes_0_3_ce1,
        stripes_0_3_we1,
        stripes_0_3_d1,
        stripes_1_3_address1,
        stripes_1_3_ce1,
        stripes_1_3_we1,
        stripes_1_3_d1,
        stripes_2_3_address1,
        stripes_2_3_ce1,
        stripes_2_3_we1,
        stripes_2_3_d1,
        stripes_0_0_address1,
        stripes_0_0_ce1,
        stripes_0_0_we1,
        stripes_0_0_d1,
        stripes_1_0_address1,
        stripes_1_0_ce1,
        stripes_1_0_we1,
        stripes_1_0_d1,
        stripes_2_0_address1,
        stripes_2_0_ce1,
        stripes_2_0_we1,
        stripes_2_0_d1,
        in_0_TDATA_blk_n,
        in_1_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_0_TDATA;
input   in_0_TVALID;
output   in_0_TREADY;
input  [63:0] in_1_TDATA;
input   in_1_TVALID;
output   in_1_TREADY;
input  [7:0] in_0_TKEEP;
input  [7:0] in_1_TKEEP;
input  [7:0] in_0_TSTRB;
input  [7:0] in_1_TSTRB;
input  [0:0] in_0_TLAST;
input  [0:0] in_1_TLAST;
output  [9:0] stripes_0_1_address1;
output   stripes_0_1_ce1;
output   stripes_0_1_we1;
output  [7:0] stripes_0_1_d1;
output  [9:0] stripes_1_1_address1;
output   stripes_1_1_ce1;
output   stripes_1_1_we1;
output  [7:0] stripes_1_1_d1;
output  [9:0] stripes_2_1_address1;
output   stripes_2_1_ce1;
output   stripes_2_1_we1;
output  [7:0] stripes_2_1_d1;
output  [9:0] stripes_0_2_address1;
output   stripes_0_2_ce1;
output   stripes_0_2_we1;
output  [7:0] stripes_0_2_d1;
output  [9:0] stripes_1_2_address1;
output   stripes_1_2_ce1;
output   stripes_1_2_we1;
output  [7:0] stripes_1_2_d1;
output  [9:0] stripes_2_2_address1;
output   stripes_2_2_ce1;
output   stripes_2_2_we1;
output  [7:0] stripes_2_2_d1;
output  [9:0] stripes_0_3_address1;
output   stripes_0_3_ce1;
output   stripes_0_3_we1;
output  [7:0] stripes_0_3_d1;
output  [9:0] stripes_1_3_address1;
output   stripes_1_3_ce1;
output   stripes_1_3_we1;
output  [7:0] stripes_1_3_d1;
output  [9:0] stripes_2_3_address1;
output   stripes_2_3_ce1;
output   stripes_2_3_we1;
output  [7:0] stripes_2_3_d1;
output  [9:0] stripes_0_0_address1;
output   stripes_0_0_ce1;
output   stripes_0_0_we1;
output  [7:0] stripes_0_0_d1;
output  [9:0] stripes_1_0_address1;
output   stripes_1_0_ce1;
output   stripes_1_0_we1;
output  [7:0] stripes_1_0_d1;
output  [9:0] stripes_2_0_address1;
output   stripes_2_0_ce1;
output   stripes_2_0_we1;
output  [7:0] stripes_2_0_d1;
output   in_0_TDATA_blk_n;
output   in_1_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_0_TREADY;
reg in_1_TREADY;
reg[9:0] stripes_0_1_address1;
reg stripes_0_1_ce1;
reg stripes_0_1_we1;
reg[7:0] stripes_0_1_d1;
reg[9:0] stripes_1_1_address1;
reg stripes_1_1_ce1;
reg stripes_1_1_we1;
reg[7:0] stripes_1_1_d1;
reg[9:0] stripes_2_1_address1;
reg stripes_2_1_ce1;
reg stripes_2_1_we1;
reg[7:0] stripes_2_1_d1;
reg[9:0] stripes_0_2_address1;
reg stripes_0_2_ce1;
reg stripes_0_2_we1;
reg[7:0] stripes_0_2_d1;
reg[9:0] stripes_1_2_address1;
reg stripes_1_2_ce1;
reg stripes_1_2_we1;
reg[7:0] stripes_1_2_d1;
reg[9:0] stripes_2_2_address1;
reg stripes_2_2_ce1;
reg stripes_2_2_we1;
reg[7:0] stripes_2_2_d1;
reg[9:0] stripes_0_3_address1;
reg stripes_0_3_ce1;
reg stripes_0_3_we1;
reg[7:0] stripes_0_3_d1;
reg[9:0] stripes_1_3_address1;
reg stripes_1_3_ce1;
reg stripes_1_3_we1;
reg[7:0] stripes_1_3_d1;
reg[9:0] stripes_2_3_address1;
reg stripes_2_3_ce1;
reg stripes_2_3_we1;
reg[7:0] stripes_2_3_d1;
reg[9:0] stripes_0_0_address1;
reg stripes_0_0_ce1;
reg stripes_0_0_we1;
reg[7:0] stripes_0_0_d1;
reg[9:0] stripes_1_0_address1;
reg stripes_1_0_ce1;
reg stripes_1_0_we1;
reg[7:0] stripes_1_0_d1;
reg[9:0] stripes_2_0_address1;
reg stripes_2_0_ce1;
reg stripes_2_0_we1;
reg[7:0] stripes_2_0_d1;
reg in_0_TDATA_blk_n;
reg in_1_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
reg   [7:0] iteration_1;
reg   [15:0] col_offset;
reg   [7:0] row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln12_reg_1600;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [7:0] reg_1211;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg   [7:0] reg_1227;
reg   [7:0] reg_1243;
reg   [7:0] reg_1259;
reg   [7:0] reg_1275;
reg   [7:0] reg_1291;
wire   [0:0] icmp_ln12_fu_1307_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state17_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] col_offset_load_reg_1604;
wire   [1:0] trunc_ln27_fu_1371_p1;
reg   [1:0] trunc_ln27_reg_1615;
reg   [9:0] stripes_0_3_addr_reg_1619;
reg   [9:0] stripes_1_3_addr_reg_1624;
reg   [9:0] stripes_2_3_addr_reg_1629;
wire   [7:0] trunc_ln681_3_fu_1375_p1;
reg   [7:0] trunc_ln681_3_reg_1634;
reg   [7:0] p_Result_1_0_1_reg_1639;
reg   [7:0] p_Result_1_0_2_reg_1644;
reg   [7:0] p_Result_1_0_3_reg_1649;
reg   [7:0] p_Result_1_0_4_reg_1656;
reg   [7:0] p_Result_1_0_5_reg_1663;
reg   [7:0] p_Result_1_0_6_reg_1670;
reg   [7:0] p_Result_1_0_7_reg_1677;
wire   [15:0] add_ln40_fu_1381_p2;
reg   [9:0] stripes_0_3_addr_1_reg_1692;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] stripes_1_3_addr_1_reg_1697;
reg   [9:0] stripes_2_3_addr_1_reg_1702;
reg   [9:0] stripes_0_3_addr_2_reg_1707;
reg   [9:0] stripes_1_3_addr_2_reg_1712;
reg   [9:0] stripes_2_3_addr_2_reg_1717;
reg   [7:0] p_Result_0_1_1_reg_1722;
wire   [7:0] trunc_ln681_4_fu_1475_p1;
reg   [7:0] trunc_ln681_4_reg_1730;
reg   [7:0] p_Result_1_1_1_reg_1735;
reg   [7:0] p_Result_1_1_2_reg_1742;
reg   [7:0] p_Result_1_1_3_reg_1749;
reg   [7:0] p_Result_1_1_4_reg_1756;
reg   [7:0] p_Result_1_1_5_reg_1763;
reg   [7:0] p_Result_1_1_6_reg_1770;
reg   [7:0] p_Result_1_1_7_reg_1777;
reg   [9:0] stripes_0_3_addr_3_reg_1784;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [9:0] stripes_1_3_addr_3_reg_1789;
reg   [9:0] stripes_2_3_addr_3_reg_1794;
reg   [9:0] stripes_0_3_addr_4_reg_1799;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [9:0] stripes_1_3_addr_4_reg_1804;
reg   [9:0] stripes_2_3_addr_4_reg_1809;
reg   [9:0] stripes_0_3_addr_5_reg_1814;
reg   [9:0] stripes_1_3_addr_5_reg_1819;
reg   [9:0] stripes_2_3_addr_5_reg_1824;
wire   [7:0] trunc_ln681_5_fu_1552_p1;
reg   [7:0] trunc_ln681_5_reg_1829;
reg   [7:0] p_Result_1_2_1_reg_1834;
reg   [7:0] p_Result_1_2_2_reg_1839;
reg   [7:0] p_Result_1_2_3_reg_1846;
reg   [7:0] p_Result_1_2_4_reg_1853;
reg   [7:0] p_Result_1_2_5_reg_1860;
reg   [7:0] p_Result_1_2_6_reg_1867;
reg   [7:0] p_Result_1_2_7_reg_1874;
reg   [9:0] stripes_0_3_addr_6_reg_1881;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [9:0] stripes_1_3_addr_6_reg_1886;
reg   [9:0] stripes_2_3_addr_6_reg_1891;
reg   [9:0] stripes_0_3_addr_7_reg_1896;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [9:0] stripes_1_3_addr_7_reg_1901;
reg   [9:0] stripes_2_3_addr_7_reg_1906;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage15_subdone;
reg   [15:0] ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034;
wire   [0:0] icmp_ln41_fu_1387_p2;
wire   [63:0] zext_ln27_fu_1351_p1;
wire   [63:0] zext_ln27_1_fu_1424_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln27_2_fu_1451_p1;
wire   [63:0] zext_ln27_3_fu_1486_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln27_4_fu_1507_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln27_5_fu_1528_p1;
wire   [63:0] zext_ln27_6_fu_1563_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln27_7_fu_1584_p1;
wire    ap_block_pp0_stage8;
wire   [7:0] select_ln53_fu_1325_p3;
wire   [7:0] select_ln45_fu_1405_p3;
wire   [7:0] trunc_ln681_fu_1343_p1;
wire   [7:0] trunc_ln681_2_fu_1544_p1;
wire   [7:0] trunc_ln681_1_fu_1467_p1;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire   [7:0] add_ln52_fu_1313_p2;
wire   [0:0] icmp_ln53_fu_1319_p2;
wire   [7:0] add_ln44_fu_1393_p2;
wire   [0:0] icmp_ln45_fu_1399_p2;
wire   [15:0] add_ln32_fu_1419_p2;
wire   [15:0] add_ln32_1_fu_1446_p2;
wire   [15:0] add_ln32_2_fu_1481_p2;
wire   [15:0] add_ln32_3_fu_1502_p2;
wire   [15:0] add_ln32_4_fu_1523_p2;
wire   [15:0] add_ln32_5_fu_1558_p2;
wire   [15:0] add_ln32_6_fu_1579_p2;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
wire    ap_enable_pp0;
reg    ap_condition_226;
reg    ap_condition_1142;
reg    ap_condition_1145;
reg    ap_condition_1148;
reg    ap_condition_1151;
reg    ap_condition_1154;
reg    ap_condition_1157;
reg    ap_condition_1160;
reg    ap_condition_1163;
reg    ap_condition_1166;
reg    ap_condition_1169;
reg    ap_condition_1172;
reg    ap_condition_1175;
reg    ap_condition_1178;
reg    ap_condition_1181;
reg    ap_condition_1184;
reg    ap_condition_1187;
reg    ap_condition_1190;
reg    ap_condition_1193;
reg    ap_condition_1196;
reg    ap_condition_1199;
reg    ap_condition_1202;
reg    ap_condition_1205;
reg    ap_condition_1208;
reg    ap_condition_1211;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 iteration_1 = 8'd255;
#0 col_offset = 16'd1;
#0 row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage15_subdone) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_226)) begin
        if ((icmp_ln41_fu_1387_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034 <= add_ln40_fu_1381_p2;
        end else if ((icmp_ln41_fu_1387_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034 <= 16'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1))) begin
        col_offset <= ap_phi_reg_pp0_iter0_col_offset_new_0_reg_1034;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        col_offset_load_reg_1604 <= col_offset;
        stripes_0_3_addr_reg_1619 <= zext_ln27_fu_1351_p1;
        stripes_1_3_addr_reg_1624 <= zext_ln27_fu_1351_p1;
        stripes_2_3_addr_reg_1629 <= zext_ln27_fu_1351_p1;
        trunc_ln27_reg_1615 <= trunc_ln27_fu_1371_p1;
        trunc_ln681_3_reg_1634 <= trunc_ln681_3_fu_1375_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln12_reg_1600 <= icmp_ln12_fu_1307_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iteration_1 <= select_ln53_fu_1325_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1))) begin
        p_Result_0_1_1_reg_1722 <= {{in_0_TDATA[15:8]}};
        p_Result_1_1_1_reg_1735 <= {{in_1_TDATA[15:8]}};
        p_Result_1_1_2_reg_1742 <= {{in_1_TDATA[23:16]}};
        p_Result_1_1_3_reg_1749 <= {{in_1_TDATA[31:24]}};
        p_Result_1_1_4_reg_1756 <= {{in_1_TDATA[39:32]}};
        p_Result_1_1_5_reg_1763 <= {{in_1_TDATA[47:40]}};
        p_Result_1_1_6_reg_1770 <= {{in_1_TDATA[55:48]}};
        p_Result_1_1_7_reg_1777 <= {{in_1_TDATA[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        p_Result_1_0_1_reg_1639 <= {{in_1_TDATA[15:8]}};
        p_Result_1_0_2_reg_1644 <= {{in_1_TDATA[23:16]}};
        p_Result_1_0_3_reg_1649 <= {{in_1_TDATA[31:24]}};
        p_Result_1_0_4_reg_1656 <= {{in_1_TDATA[39:32]}};
        p_Result_1_0_5_reg_1663 <= {{in_1_TDATA[47:40]}};
        p_Result_1_0_6_reg_1670 <= {{in_1_TDATA[55:48]}};
        p_Result_1_0_7_reg_1677 <= {{in_1_TDATA[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1))) begin
        p_Result_1_2_1_reg_1834 <= {{in_1_TDATA[15:8]}};
        p_Result_1_2_2_reg_1839 <= {{in_1_TDATA[23:16]}};
        p_Result_1_2_3_reg_1846 <= {{in_1_TDATA[31:24]}};
        p_Result_1_2_4_reg_1853 <= {{in_1_TDATA[39:32]}};
        p_Result_1_2_5_reg_1860 <= {{in_1_TDATA[47:40]}};
        p_Result_1_2_6_reg_1867 <= {{in_1_TDATA[55:48]}};
        p_Result_1_2_7_reg_1874 <= {{in_1_TDATA[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        reg_1211 <= {{in_0_TDATA[31:24]}};
        reg_1227 <= {{in_0_TDATA[39:32]}};
        reg_1243 <= {{in_0_TDATA[47:40]}};
        reg_1259 <= {{in_0_TDATA[55:48]}};
        reg_1275 <= {{in_0_TDATA[63:56]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        reg_1291 <= {{in_0_TDATA[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln41_fu_1387_p2 == 1'd1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        row_offset <= select_ln45_fu_1405_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_1_reg_1692 <= zext_ln27_1_fu_1424_p1;
        stripes_1_3_addr_1_reg_1697 <= zext_ln27_1_fu_1424_p1;
        stripes_2_3_addr_1_reg_1702 <= zext_ln27_1_fu_1424_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_2_reg_1707 <= zext_ln27_2_fu_1451_p1;
        stripes_1_3_addr_2_reg_1712 <= zext_ln27_2_fu_1451_p1;
        stripes_2_3_addr_2_reg_1717 <= zext_ln27_2_fu_1451_p1;
        trunc_ln681_4_reg_1730 <= trunc_ln681_4_fu_1475_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_3_reg_1784 <= zext_ln27_3_fu_1486_p1;
        stripes_1_3_addr_3_reg_1789 <= zext_ln27_3_fu_1486_p1;
        stripes_2_3_addr_3_reg_1794 <= zext_ln27_3_fu_1486_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_4_reg_1799 <= zext_ln27_4_fu_1507_p1;
        stripes_1_3_addr_4_reg_1804 <= zext_ln27_4_fu_1507_p1;
        stripes_2_3_addr_4_reg_1809 <= zext_ln27_4_fu_1507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_5_reg_1814 <= zext_ln27_5_fu_1528_p1;
        stripes_1_3_addr_5_reg_1819 <= zext_ln27_5_fu_1528_p1;
        stripes_2_3_addr_5_reg_1824 <= zext_ln27_5_fu_1528_p1;
        trunc_ln681_5_reg_1829 <= trunc_ln681_5_fu_1552_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_6_reg_1881 <= zext_ln27_6_fu_1563_p1;
        stripes_1_3_addr_6_reg_1886 <= zext_ln27_6_fu_1563_p1;
        stripes_2_3_addr_6_reg_1891 <= zext_ln27_6_fu_1563_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln12_reg_1600 == 1'd1))) begin
        stripes_0_3_addr_7_reg_1896 <= zext_ln27_7_fu_1584_p1;
        stripes_1_3_addr_7_reg_1901 <= zext_ln27_7_fu_1584_p1;
        stripes_2_3_addr_7_reg_1906 <= zext_ln27_7_fu_1584_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        in_0_TDATA_blk_n = in_0_TVALID;
    end else begin
        in_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        in_0_TREADY = 1'b1;
    end else begin
        in_0_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        in_1_TDATA_blk_n = in_1_TVALID;
    end else begin
        in_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        in_1_TREADY = 1'b1;
    end else begin
        in_1_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_0_0_address1 = zext_ln27_7_fu_1584_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_0_0_address1 = zext_ln27_6_fu_1563_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_0_0_address1 = zext_ln27_5_fu_1528_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_0_0_address1 = zext_ln27_4_fu_1507_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_0_0_address1 = zext_ln27_3_fu_1486_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_0_0_address1 = zext_ln27_2_fu_1451_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_0_0_address1 = zext_ln27_1_fu_1424_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_0_0_address1 = zext_ln27_fu_1351_p1;
        end else begin
            stripes_0_0_address1 = 'bx;
        end
    end else begin
        stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stripes_0_0_ce1 = 1'b1;
    end else begin
        stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_0_0_d1 = reg_1243;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_0_0_d1 = reg_1291;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_0_0_d1 = reg_1275;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_0_0_d1 = reg_1227;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_0_0_d1 = p_Result_0_1_1_reg_1722;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_0_0_d1 = reg_1259;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_0_0_d1 = reg_1211;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_0_0_d1 = trunc_ln681_fu_1343_p1;
        end else begin
            stripes_0_0_d1 = 'bx;
        end
    end else begin
        stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_0_we1 = 1'b1;
    end else begin
        stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_0_1_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_ce1 = 1'b1;
    end else begin
        stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1187)) begin
            stripes_0_1_d1 = p_Result_1_2_5_reg_1860;
        end else if ((1'b1 == ap_condition_1184)) begin
            stripes_0_1_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1181)) begin
            stripes_0_1_d1 = p_Result_1_2_2_reg_1839;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_0_1_d1 = reg_1291;
        end else if ((1'b1 == ap_condition_1175)) begin
            stripes_0_1_d1 = p_Result_1_1_7_reg_1777;
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_0_1_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1169)) begin
            stripes_0_1_d1 = p_Result_1_1_4_reg_1756;
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_0_1_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1163)) begin
            stripes_0_1_d1 = p_Result_1_1_1_reg_1735;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_0_1_d1 = p_Result_0_1_1_reg_1722;
        end else if ((1'b1 == ap_condition_1157)) begin
            stripes_0_1_d1 = p_Result_1_0_6_reg_1670;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_0_1_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1151)) begin
            stripes_0_1_d1 = p_Result_1_0_3_reg_1649;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_0_1_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1145)) begin
            stripes_0_1_d1 = trunc_ln681_3_fu_1375_p1;
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_0_1_d1 = trunc_ln681_fu_1343_p1;
        end else begin
            stripes_0_1_d1 = 'bx;
        end
    end else begin
        stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_1_we1 = 1'b1;
    end else begin
        stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_0_2_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_ce1 = 1'b1;
    end else begin
        stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1184)) begin
            stripes_0_2_d1 = p_Result_1_2_5_reg_1860;
        end else if ((1'b1 == ap_condition_1211)) begin
            stripes_0_2_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_0_2_d1 = p_Result_1_2_2_reg_1839;
        end else if ((1'b1 == ap_condition_1208)) begin
            stripes_0_2_d1 = reg_1291;
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_0_2_d1 = p_Result_1_1_7_reg_1777;
        end else if ((1'b1 == ap_condition_1205)) begin
            stripes_0_2_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_0_2_d1 = p_Result_1_1_4_reg_1756;
        end else if ((1'b1 == ap_condition_1202)) begin
            stripes_0_2_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_0_2_d1 = p_Result_1_1_1_reg_1735;
        end else if ((1'b1 == ap_condition_1199)) begin
            stripes_0_2_d1 = p_Result_0_1_1_reg_1722;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_0_2_d1 = p_Result_1_0_6_reg_1670;
        end else if ((1'b1 == ap_condition_1196)) begin
            stripes_0_2_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_0_2_d1 = p_Result_1_0_3_reg_1649;
        end else if ((1'b1 == ap_condition_1193)) begin
            stripes_0_2_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_0_2_d1 = trunc_ln681_3_fu_1375_p1;
        end else if ((1'b1 == ap_condition_1190)) begin
            stripes_0_2_d1 = trunc_ln681_fu_1343_p1;
        end else begin
            stripes_0_2_d1 = 'bx;
        end
    end else begin
        stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_2_we1 = 1'b1;
    end else begin
        stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_3_address1 = stripes_0_3_addr_7_reg_1896;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_6_reg_1881;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_5_reg_1814;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_4_reg_1799;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_3_reg_1784;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_2_reg_1707;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_1_reg_1692;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = stripes_0_3_addr_reg_1619;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = zext_ln27_7_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = zext_ln27_6_fu_1563_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_0_3_address1 = zext_ln27_5_fu_1528_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = zext_ln27_4_fu_1507_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_address1 = zext_ln27_3_fu_1486_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_0_3_address1 = zext_ln27_2_fu_1451_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_0_3_address1 = zext_ln27_1_fu_1424_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_0_3_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_0_3_ce1 = 1'b1;
    end else begin
        stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_0_3_d1 = p_Result_1_2_5_reg_1860;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_2_2_reg_1839;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_1_7_reg_1777;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_1_4_reg_1756;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_1_1_reg_1735;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_0_6_reg_1670;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_1_0_3_reg_1649;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = trunc_ln681_3_reg_1634;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = reg_1291;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_0_3_d1 = reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_0_3_d1 = p_Result_0_1_1_reg_1722;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_0_3_d1 = reg_1259;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_0_3_d1 = reg_1211;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_0_3_d1 = trunc_ln681_fu_1343_p1;
    end else begin
        stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_0_3_we1 = 1'b1;
    end else begin
        stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_1_0_address1 = zext_ln27_7_fu_1584_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_1_0_address1 = zext_ln27_6_fu_1563_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_1_0_address1 = zext_ln27_5_fu_1528_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_1_0_address1 = zext_ln27_4_fu_1507_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_1_0_address1 = zext_ln27_3_fu_1486_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_1_0_address1 = zext_ln27_2_fu_1451_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_1_0_address1 = zext_ln27_1_fu_1424_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_1_0_address1 = zext_ln27_fu_1351_p1;
        end else begin
            stripes_1_0_address1 = 'bx;
        end
    end else begin
        stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stripes_1_0_ce1 = 1'b1;
    end else begin
        stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_1_0_d1 = reg_1259;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_1_0_d1 = reg_1211;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_1_0_d1 = trunc_ln681_2_fu_1544_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_1_0_d1 = reg_1243;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_1_0_d1 = reg_1291;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_1_0_d1 = reg_1275;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_1_0_d1 = reg_1227;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_1_0_d1 = {{in_0_TDATA[15:8]}};
        end else begin
            stripes_1_0_d1 = 'bx;
        end
    end else begin
        stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_0_we1 = 1'b1;
    end else begin
        stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_1_1_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_ce1 = 1'b1;
    end else begin
        stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1187)) begin
            stripes_1_1_d1 = p_Result_1_2_6_reg_1867;
        end else if ((1'b1 == ap_condition_1184)) begin
            stripes_1_1_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1181)) begin
            stripes_1_1_d1 = p_Result_1_2_3_reg_1846;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_1_1_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1175)) begin
            stripes_1_1_d1 = trunc_ln681_5_fu_1552_p1;
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_1_1_d1 = trunc_ln681_2_fu_1544_p1;
        end else if ((1'b1 == ap_condition_1169)) begin
            stripes_1_1_d1 = p_Result_1_1_5_reg_1763;
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_1_1_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1163)) begin
            stripes_1_1_d1 = p_Result_1_1_2_reg_1742;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_1_1_d1 = reg_1291;
        end else if ((1'b1 == ap_condition_1157)) begin
            stripes_1_1_d1 = p_Result_1_0_7_reg_1677;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_1_1_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1151)) begin
            stripes_1_1_d1 = p_Result_1_0_4_reg_1656;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_1_1_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1145)) begin
            stripes_1_1_d1 = {{in_1_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_1_1_d1 = {{in_0_TDATA[15:8]}};
        end else begin
            stripes_1_1_d1 = 'bx;
        end
    end else begin
        stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_1_we1 = 1'b1;
    end else begin
        stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_1_2_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_ce1 = 1'b1;
    end else begin
        stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1184)) begin
            stripes_1_2_d1 = p_Result_1_2_6_reg_1867;
        end else if ((1'b1 == ap_condition_1211)) begin
            stripes_1_2_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_1_2_d1 = p_Result_1_2_3_reg_1846;
        end else if ((1'b1 == ap_condition_1208)) begin
            stripes_1_2_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_1_2_d1 = trunc_ln681_5_fu_1552_p1;
        end else if ((1'b1 == ap_condition_1205)) begin
            stripes_1_2_d1 = trunc_ln681_2_fu_1544_p1;
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_1_2_d1 = p_Result_1_1_5_reg_1763;
        end else if ((1'b1 == ap_condition_1202)) begin
            stripes_1_2_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_1_2_d1 = p_Result_1_1_2_reg_1742;
        end else if ((1'b1 == ap_condition_1199)) begin
            stripes_1_2_d1 = reg_1291;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_1_2_d1 = p_Result_1_0_7_reg_1677;
        end else if ((1'b1 == ap_condition_1196)) begin
            stripes_1_2_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_1_2_d1 = p_Result_1_0_4_reg_1656;
        end else if ((1'b1 == ap_condition_1193)) begin
            stripes_1_2_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_1_2_d1 = {{in_1_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1190)) begin
            stripes_1_2_d1 = {{in_0_TDATA[15:8]}};
        end else begin
            stripes_1_2_d1 = 'bx;
        end
    end else begin
        stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_2_we1 = 1'b1;
    end else begin
        stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_3_address1 = stripes_1_3_addr_7_reg_1901;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_6_reg_1886;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_5_reg_1819;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_4_reg_1804;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_3_reg_1789;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_2_reg_1712;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_1_reg_1697;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = stripes_1_3_addr_reg_1624;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = zext_ln27_7_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = zext_ln27_6_fu_1563_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_1_3_address1 = zext_ln27_5_fu_1528_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = zext_ln27_4_fu_1507_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_address1 = zext_ln27_3_fu_1486_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_1_3_address1 = zext_ln27_2_fu_1451_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_1_3_address1 = zext_ln27_1_fu_1424_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_1_3_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_1_3_ce1 = 1'b1;
    end else begin
        stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_1_3_d1 = p_Result_1_2_6_reg_1867;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_2_3_reg_1846;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = trunc_ln681_5_reg_1829;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_1_5_reg_1763;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_1_2_reg_1742;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_0_7_reg_1677;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_0_4_reg_1656;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = p_Result_1_0_1_reg_1639;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = reg_1259;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = reg_1211;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_1_3_d1 = trunc_ln681_2_fu_1544_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = reg_1243;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_1_3_d1 = reg_1291;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_1_3_d1 = reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_1_3_d1 = reg_1227;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_1_3_d1 = {{in_0_TDATA[15:8]}};
    end else begin
        stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_1_3_we1 = 1'b1;
    end else begin
        stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_2_0_address1 = zext_ln27_7_fu_1584_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_2_0_address1 = zext_ln27_6_fu_1563_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_2_0_address1 = zext_ln27_5_fu_1528_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_2_0_address1 = zext_ln27_4_fu_1507_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_2_0_address1 = zext_ln27_3_fu_1486_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_2_0_address1 = zext_ln27_2_fu_1451_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_2_0_address1 = zext_ln27_1_fu_1424_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_2_0_address1 = zext_ln27_fu_1351_p1;
        end else begin
            stripes_2_0_address1 = 'bx;
        end
    end else begin
        stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stripes_2_0_ce1 = 1'b1;
    end else begin
        stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            stripes_2_0_d1 = reg_1275;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            stripes_2_0_d1 = reg_1227;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            stripes_2_0_d1 = {{in_0_TDATA[15:8]}};
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            stripes_2_0_d1 = reg_1259;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            stripes_2_0_d1 = reg_1211;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            stripes_2_0_d1 = trunc_ln681_1_fu_1467_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            stripes_2_0_d1 = reg_1243;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            stripes_2_0_d1 = {{in_0_TDATA[23:16]}};
        end else begin
            stripes_2_0_d1 = 'bx;
        end
    end else begin
        stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_0_we1 = 1'b1;
    end else begin
        stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_2_1_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_ce1 = 1'b1;
    end else begin
        stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1187)) begin
            stripes_2_1_d1 = p_Result_1_2_7_reg_1874;
        end else if ((1'b1 == ap_condition_1184)) begin
            stripes_2_1_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1181)) begin
            stripes_2_1_d1 = p_Result_1_2_4_reg_1853;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_2_1_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1175)) begin
            stripes_2_1_d1 = {{in_1_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_2_1_d1 = {{in_0_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1169)) begin
            stripes_2_1_d1 = p_Result_1_1_6_reg_1770;
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_2_1_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1163)) begin
            stripes_2_1_d1 = p_Result_1_1_3_reg_1749;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_2_1_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1157)) begin
            stripes_2_1_d1 = trunc_ln681_4_fu_1475_p1;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_2_1_d1 = trunc_ln681_1_fu_1467_p1;
        end else if ((1'b1 == ap_condition_1151)) begin
            stripes_2_1_d1 = p_Result_1_0_5_reg_1663;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_2_1_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1145)) begin
            stripes_2_1_d1 = {{in_1_TDATA[23:16]}};
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_2_1_d1 = {{in_0_TDATA[23:16]}};
        end else begin
            stripes_2_1_d1 = 'bx;
        end
    end else begin
        stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_1_we1 = 1'b1;
    end else begin
        stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_7_fu_1584_p1;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_6_fu_1563_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_5_fu_1528_p1;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_4_fu_1507_p1;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_3_fu_1486_p1;
    end else if ((((trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_2_fu_1451_p1;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_address1 = zext_ln27_1_fu_1424_p1;
    end else if ((((trunc_ln27_fu_1371_p1 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)) | ((trunc_ln27_fu_1371_p1 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1) & (1'b0 == ap_block_pp0_stage1)))) begin
        stripes_2_2_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_ce1 = 1'b1;
    end else begin
        stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1))) begin
        if ((1'b1 == ap_condition_1184)) begin
            stripes_2_2_d1 = p_Result_1_2_7_reg_1874;
        end else if ((1'b1 == ap_condition_1211)) begin
            stripes_2_2_d1 = reg_1275;
        end else if ((1'b1 == ap_condition_1178)) begin
            stripes_2_2_d1 = p_Result_1_2_4_reg_1853;
        end else if ((1'b1 == ap_condition_1208)) begin
            stripes_2_2_d1 = reg_1227;
        end else if ((1'b1 == ap_condition_1172)) begin
            stripes_2_2_d1 = {{in_1_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1205)) begin
            stripes_2_2_d1 = {{in_0_TDATA[15:8]}};
        end else if ((1'b1 == ap_condition_1166)) begin
            stripes_2_2_d1 = p_Result_1_1_6_reg_1770;
        end else if ((1'b1 == ap_condition_1202)) begin
            stripes_2_2_d1 = reg_1259;
        end else if ((1'b1 == ap_condition_1160)) begin
            stripes_2_2_d1 = p_Result_1_1_3_reg_1749;
        end else if ((1'b1 == ap_condition_1199)) begin
            stripes_2_2_d1 = reg_1211;
        end else if ((1'b1 == ap_condition_1154)) begin
            stripes_2_2_d1 = trunc_ln681_4_fu_1475_p1;
        end else if ((1'b1 == ap_condition_1196)) begin
            stripes_2_2_d1 = trunc_ln681_1_fu_1467_p1;
        end else if ((1'b1 == ap_condition_1148)) begin
            stripes_2_2_d1 = p_Result_1_0_5_reg_1663;
        end else if ((1'b1 == ap_condition_1193)) begin
            stripes_2_2_d1 = reg_1243;
        end else if ((1'b1 == ap_condition_1142)) begin
            stripes_2_2_d1 = {{in_1_TDATA[23:16]}};
        end else if ((1'b1 == ap_condition_1190)) begin
            stripes_2_2_d1 = {{in_0_TDATA[23:16]}};
        end else begin
            stripes_2_2_d1 = 'bx;
        end
    end else begin
        stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_2_we1 = 1'b1;
    end else begin
        stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_3_address1 = stripes_2_3_addr_7_reg_1906;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_6_reg_1891;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_5_reg_1824;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_4_reg_1809;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_3_reg_1794;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_2_reg_1717;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_1_reg_1702;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = stripes_2_3_addr_reg_1629;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = zext_ln27_7_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = zext_ln27_6_fu_1563_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_2_3_address1 = zext_ln27_5_fu_1528_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = zext_ln27_4_fu_1507_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_address1 = zext_ln27_3_fu_1486_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_2_3_address1 = zext_ln27_2_fu_1451_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_2_3_address1 = zext_ln27_1_fu_1424_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_2_3_address1 = zext_ln27_fu_1351_p1;
    end else begin
        stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        stripes_2_3_ce1 = 1'b1;
    end else begin
        stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stripes_2_3_d1 = p_Result_1_2_7_reg_1874;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_2_4_reg_1853;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_2_1_reg_1834;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_1_6_reg_1770;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_1_3_reg_1749;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = trunc_ln681_4_reg_1730;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_0_5_reg_1663;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = p_Result_1_0_2_reg_1644;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = reg_1227;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        stripes_2_3_d1 = {{in_0_TDATA[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = reg_1259;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        stripes_2_3_d1 = reg_1211;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        stripes_2_3_d1 = trunc_ln681_1_fu_1467_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        stripes_2_3_d1 = reg_1243;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        stripes_2_3_d1 = {{in_0_TDATA[23:16]}};
    end else begin
        stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln27_reg_1615 == 2'd3) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln27_reg_1615 == 2'd3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_reg_1615 == 2'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln12_reg_1600 == 1'd1)) | ((1'b1 == ap_ce) & (trunc_ln27_fu_1371_p1 == 2'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln12_reg_1600 == 1'd1)) | (~(trunc_ln27_reg_1615 == 2'd0) & ~(trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln12_reg_1600 == 1'd1)))) begin
        stripes_2_3_we1 = 1'b1;
    end else begin
        stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln32_1_fu_1446_p2 = (16'd2 + col_offset_load_reg_1604);

assign add_ln32_2_fu_1481_p2 = (16'd3 + col_offset_load_reg_1604);

assign add_ln32_3_fu_1502_p2 = (16'd4 + col_offset_load_reg_1604);

assign add_ln32_4_fu_1523_p2 = (16'd5 + col_offset_load_reg_1604);

assign add_ln32_5_fu_1558_p2 = (16'd6 + col_offset_load_reg_1604);

assign add_ln32_6_fu_1579_p2 = (16'd7 + col_offset_load_reg_1604);

assign add_ln32_fu_1419_p2 = (16'd1 + col_offset_load_reg_1604);

assign add_ln40_fu_1381_p2 = (col_offset + 16'd8);

assign add_ln44_fu_1393_p2 = (row_offset + 8'd2);

assign add_ln52_fu_1313_p2 = (iteration_1 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)));
end

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((in_1_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)) | ((in_0_TVALID == 1'b0) & (icmp_ln12_reg_1600 == 1'd1)));
end

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1142 = ((trunc_ln27_fu_1371_p1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1145 = ((trunc_ln27_fu_1371_p1 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1148 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1151 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1154 = ((trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_1157 = ((trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_1160 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1163 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1166 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1169 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1172 = ((trunc_ln27_reg_1615 == 2'd1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1175 = ((trunc_ln27_reg_1615 == 2'd0) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1178 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1181 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1184 = ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_1187 = ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd0) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_1190 = ((trunc_ln27_fu_1371_p1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_1193 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_1196 = ((trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3));
end

always @ (*) begin
    ap_condition_1199 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_1202 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_1205 = ((trunc_ln27_reg_1615 == 2'd2) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_1208 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_1211 = ((1'b0 == ap_block_pp0_stage8) & (trunc_ln27_reg_1615 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_226 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln12_reg_1600 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign icmp_ln12_fu_1307_p2 = (($signed(iteration_1) < $signed(8'd1)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1387_p2 = ((add_ln40_fu_1381_p2 == 16'd513) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_1399_p2 = ((add_ln44_fu_1393_p2 == 8'd4) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_1319_p2 = ((add_ln52_fu_1313_p2 == 8'd16) ? 1'b1 : 1'b0);

assign select_ln45_fu_1405_p3 = ((icmp_ln45_fu_1399_p2[0:0] === 1'b1) ? 8'd0 : add_ln44_fu_1393_p2);

assign select_ln53_fu_1325_p3 = ((icmp_ln53_fu_1319_p2[0:0] === 1'b1) ? 8'd0 : add_ln52_fu_1313_p2);

assign trunc_ln27_fu_1371_p1 = row_offset[1:0];

assign trunc_ln681_1_fu_1467_p1 = in_0_TDATA[7:0];

assign trunc_ln681_2_fu_1544_p1 = in_0_TDATA[7:0];

assign trunc_ln681_3_fu_1375_p1 = in_1_TDATA[7:0];

assign trunc_ln681_4_fu_1475_p1 = in_1_TDATA[7:0];

assign trunc_ln681_5_fu_1552_p1 = in_1_TDATA[7:0];

assign trunc_ln681_fu_1343_p1 = in_0_TDATA[7:0];

assign zext_ln27_1_fu_1424_p1 = add_ln32_fu_1419_p2;

assign zext_ln27_2_fu_1451_p1 = add_ln32_1_fu_1446_p2;

assign zext_ln27_3_fu_1486_p1 = add_ln32_2_fu_1481_p2;

assign zext_ln27_4_fu_1507_p1 = add_ln32_3_fu_1502_p2;

assign zext_ln27_5_fu_1528_p1 = add_ln32_4_fu_1523_p2;

assign zext_ln27_6_fu_1563_p1 = add_ln32_5_fu_1558_p2;

assign zext_ln27_7_fu_1584_p1 = add_ln32_6_fu_1579_p2;

assign zext_ln27_fu_1351_p1 = col_offset;

endmodule //read_input
