
*** Running vivado
    with args -log axis_dma_design_ilmb_bram_if_cntlr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_dma_design_ilmb_bram_if_cntlr_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source axis_dma_design_ilmb_bram_if_cntlr_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP axis_dma_design_ilmb_bram_if_cntlr_0, cache-ID = 23c68b0c5caf8ed8.
INFO: [Common 17-206] Exiting Vivado at Sat Aug 22 12:34:27 2020...
