

================================================================
== Vivado HLS Report for 'max_pool_2D_1'
================================================================
* Date:           Mon May 13 18:06:51 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    14.063|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4706|  4706|  4706|  4706|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  4704|  4704|         5|          4|          2|  1176|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    405|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    215|
|Register         |        -|      -|     150|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     216|    859|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+----------------------+---------+-------+----+-----+
    |top_net_fcmp_32nsdEe_U10  |top_net_fcmp_32nsdEe  |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+
    |Total                     |                      |        0|      0|  66|  239|
    +--------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_254_p2                   |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next1_fu_234_p2  |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_op_fu_526_p2     |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_324_p2                   |     +    |      0|  0|  13|           4|           1|
    |n_1_fu_601_p2                   |     +    |      0|  0|  12|           3|           1|
    |tmp5_fu_640_p2                  |     +    |      0|  0|  10|           8|           8|
    |tmp_10_fu_482_p2                |     +    |      0|  0|  15|           9|           9|
    |tmp_12_fu_514_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_14_fu_520_p2                |     +    |      0|  0|  19|          14|          14|
    |tmp_18_fu_672_p2                |     +    |      0|  0|  10|          12|          12|
    |tmp_4_fu_467_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_6_fu_452_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_s_fu_420_p2                 |     +    |      0|  0|  15|           9|           9|
    |tmp6_fu_666_p2                  |     -    |      0|  0|  10|          12|          12|
    |tmp_11_fu_508_p2                |     -    |      0|  0|  19|          14|          14|
    |tmp_17_fu_634_p2                |     -    |      0|  0|  10|           8|           8|
    |tmp_3_fu_446_p2                 |     -    |      0|  0|  19|          14|          14|
    |tmp_9_fu_414_p2                 |     -    |      0|  0|  15|           9|           9|
    |exitcond_mid_fu_318_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_228_p2     |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_240_p2      |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_312_p2              |   icmp   |      0|  0|   9|           3|           3|
    |tmp_5_cast_mid2_v_fu_280_p2     |    or    |      0|  0|   5|           5|           1|
    |tmp_8_fu_222_p2                 |    or    |      0|  0|   5|           5|           1|
    |tmp_8_mid1_fu_372_p2            |    or    |      0|  0|   5|           5|           1|
    |tmp_fu_330_p2                   |    or    |      0|  0|   2|           1|           1|
    |i_cast1_mid2_v_fu_260_p3        |  select  |      0|  0|   4|           1|           4|
    |indvar_flatten_next_fu_532_p3   |  select  |      0|  0|   7|           1|           1|
    |j_cast9_mid2_fu_344_p3          |  select  |      0|  0|   4|           1|           4|
    |j_mid_fu_246_p3                 |  select  |      0|  0|   4|           1|           1|
    |max_val_1_fu_548_p3             |  select  |      0|  0|  14|           1|          14|
    |max_val_2_fu_571_p3             |  select  |      0|  0|  14|           1|          14|
    |max_val_3_fu_586_p3             |  select  |      0|  0|  14|           1|          14|
    |n_mid2_fu_336_p3                |  select  |      0|  0|   3|           1|           1|
    |tmp_7_cast_mid2_fu_360_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_7_cast_mid_fu_290_p3        |  select  |      0|  0|   5|           1|           1|
    |tmp_8_cast_mid2_fu_378_p3       |  select  |      0|  0|   5|           1|           5|
    |tmp_8_cast_mid_fu_298_p3        |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_306_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 405|         232|         251|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_166_p4                |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten1_phi_fu_155_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_177_p4   |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_188_p4                |   9|          2|    4|          8|
    |ap_phi_mux_n_phi_fu_199_p4                |   9|          2|    3|          6|
    |grp_fu_206_p0                             |  15|          3|   32|         96|
    |grp_fu_206_p1                             |  15|          3|   32|         96|
    |i_reg_162                                 |   9|          2|    4|          8|
    |in_r_address0                             |  27|          5|   13|         65|
    |in_r_address1                             |  21|          4|   13|         52|
    |indvar_flatten1_reg_151                   |   9|          2|   11|         22|
    |indvar_flatten_reg_173                    |   9|          2|    7|         14|
    |j_reg_184                                 |   9|          2|    4|          8|
    |n_reg_195                                 |   9|          2|    3|          6|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 215|         44|  150|        434|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |exitcond_flatten1_reg_687     |   1|   0|    1|          0|
    |i_cast1_mid2_v_reg_696        |   4|   0|    4|          0|
    |i_reg_162                     |   4|   0|    4|          0|
    |indvar_flatten1_reg_151       |  11|   0|   11|          0|
    |indvar_flatten_next1_reg_691  |  11|   0|   11|          0|
    |indvar_flatten_next_reg_747   |   7|   0|    7|          0|
    |indvar_flatten_reg_173        |   7|   0|    7|          0|
    |j_cast9_mid2_reg_709          |   4|   0|    4|          0|
    |j_reg_184                     |   4|   0|    4|          0|
    |max_val_1_reg_757             |  14|   0|   14|          0|
    |max_val_2_reg_772             |  14|   0|   14|          0|
    |n_1_reg_787                   |   3|   0|    3|          0|
    |n_mid2_reg_702                |   3|   0|    3|          0|
    |n_reg_195                     |   3|   0|    3|          0|
    |tmp_12_reg_735                |  13|   0|   14|          1|
    |tmp_14_reg_741                |  13|   0|   14|          1|
    |tmp_4_reg_725                 |  13|   0|   14|          1|
    |tmp_6_reg_715                 |  13|   0|   14|          1|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 150|   0|  154|          4|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool_2D.1 | return value |
|in_r_address0      | out |   13|  ap_memory |      in_r     |     array    |
|in_r_ce0           | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q0            |  in |   32|  ap_memory |      in_r     |     array    |
|in_r_address1      | out |   13|  ap_memory |      in_r     |     array    |
|in_r_ce1           | out |    1|  ap_memory |      in_r     |     array    |
|in_r_q1            |  in |   32|  ap_memory |      in_r     |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r   |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

