$date
	Wed Mar 22 14:56:43 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testff $end
$scope module ff $end
$var wire 1 ! clk $end
$var wire 1 " d $end
$var wire 1 # rst $end
$var reg 1 $ q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
0!
$end
#5
0$
1!
#10
0!
1"
#15
1$
1!
#20
0!
0"
#25
0$
1!
#30
0!
1"
#35
1$
1!
#40
0!
0"
#45
0$
1!
#50
0!
1"
#55
1$
1!
#60
0!
0"
1#
#65
0$
1!
#70
0!
1"
#75
1!
#80
0!
1"
