// Seed: 189071480
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin
    #1;
    if (1) begin
      $display(id_3 == id_3);
      id_1 = 1 - id_6;
      id_5 = 1'b0;
      $display(1);
      id_1 <= (!id_1 <= id_4);
    end
    if (1) begin
      id_3 <= 1;
      if (1'b0) begin
        id_3 <= id_1 & 1'd0;
      end else begin
        id_1 = id_4;
      end
    end else begin
      disable id_8;
      id_8 <= 1;
      assume #1  (id_1 >= id_8) $display(id_7, 1'b0 - 1, 1'b0 == id_3, 1, 1, id_1, id_7 - 1);
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5;
  assign id_5 = 1;
  module_0(
      id_5, id_3, id_5, id_5, id_4, id_3, id_5
  );
  always @(posedge id_1) begin
    $display(!id_2[$display] < 1);
    id_5 <= id_5;
  end
endmodule
