;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_a */
Pin_a__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_a__0__MASK EQU 0x08
Pin_a__0__PC EQU CYREG_PRT0_PC3
Pin_a__0__PORT EQU 0
Pin_a__0__SHIFT EQU 3
Pin_a__AG EQU CYREG_PRT0_AG
Pin_a__AMUX EQU CYREG_PRT0_AMUX
Pin_a__BIE EQU CYREG_PRT0_BIE
Pin_a__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_a__BYP EQU CYREG_PRT0_BYP
Pin_a__CTL EQU CYREG_PRT0_CTL
Pin_a__DM0 EQU CYREG_PRT0_DM0
Pin_a__DM1 EQU CYREG_PRT0_DM1
Pin_a__DM2 EQU CYREG_PRT0_DM2
Pin_a__DR EQU CYREG_PRT0_DR
Pin_a__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_a__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_a__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_a__MASK EQU 0x08
Pin_a__PORT EQU 0
Pin_a__PRT EQU CYREG_PRT0_PRT
Pin_a__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_a__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_a__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_a__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_a__PS EQU CYREG_PRT0_PS
Pin_a__SHIFT EQU 3
Pin_a__SLW EQU CYREG_PRT0_SLW

/* Pin_b */
Pin_b__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_b__0__MASK EQU 0x10
Pin_b__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_b__0__PORT EQU 15
Pin_b__0__SHIFT EQU 4
Pin_b__AG EQU CYREG_PRT15_AG
Pin_b__AMUX EQU CYREG_PRT15_AMUX
Pin_b__BIE EQU CYREG_PRT15_BIE
Pin_b__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_b__BYP EQU CYREG_PRT15_BYP
Pin_b__CTL EQU CYREG_PRT15_CTL
Pin_b__DM0 EQU CYREG_PRT15_DM0
Pin_b__DM1 EQU CYREG_PRT15_DM1
Pin_b__DM2 EQU CYREG_PRT15_DM2
Pin_b__DR EQU CYREG_PRT15_DR
Pin_b__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_b__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_b__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_b__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_b__MASK EQU 0x10
Pin_b__PORT EQU 15
Pin_b__PRT EQU CYREG_PRT15_PRT
Pin_b__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_b__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_b__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_b__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_b__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_b__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_b__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_b__PS EQU CYREG_PRT15_PS
Pin_b__SHIFT EQU 4
Pin_b__SLW EQU CYREG_PRT15_SLW

/* Pin_c */
Pin_c__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_c__0__MASK EQU 0x80
Pin_c__0__PC EQU CYREG_PRT0_PC7
Pin_c__0__PORT EQU 0
Pin_c__0__SHIFT EQU 7
Pin_c__AG EQU CYREG_PRT0_AG
Pin_c__AMUX EQU CYREG_PRT0_AMUX
Pin_c__BIE EQU CYREG_PRT0_BIE
Pin_c__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_c__BYP EQU CYREG_PRT0_BYP
Pin_c__CTL EQU CYREG_PRT0_CTL
Pin_c__DM0 EQU CYREG_PRT0_DM0
Pin_c__DM1 EQU CYREG_PRT0_DM1
Pin_c__DM2 EQU CYREG_PRT0_DM2
Pin_c__DR EQU CYREG_PRT0_DR
Pin_c__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_c__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_c__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_c__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_c__MASK EQU 0x80
Pin_c__PORT EQU 0
Pin_c__PRT EQU CYREG_PRT0_PRT
Pin_c__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_c__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_c__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_c__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_c__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_c__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_c__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_c__PS EQU CYREG_PRT0_PS
Pin_c__SHIFT EQU 7
Pin_c__SLW EQU CYREG_PRT0_SLW

/* Pin_d */
Pin_d__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_d__0__MASK EQU 0x20
Pin_d__0__PC EQU CYREG_PRT2_PC5
Pin_d__0__PORT EQU 2
Pin_d__0__SHIFT EQU 5
Pin_d__AG EQU CYREG_PRT2_AG
Pin_d__AMUX EQU CYREG_PRT2_AMUX
Pin_d__BIE EQU CYREG_PRT2_BIE
Pin_d__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_d__BYP EQU CYREG_PRT2_BYP
Pin_d__CTL EQU CYREG_PRT2_CTL
Pin_d__DM0 EQU CYREG_PRT2_DM0
Pin_d__DM1 EQU CYREG_PRT2_DM1
Pin_d__DM2 EQU CYREG_PRT2_DM2
Pin_d__DR EQU CYREG_PRT2_DR
Pin_d__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_d__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_d__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_d__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_d__MASK EQU 0x20
Pin_d__PORT EQU 2
Pin_d__PRT EQU CYREG_PRT2_PRT
Pin_d__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_d__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_d__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_d__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_d__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_d__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_d__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_d__PS EQU CYREG_PRT2_PS
Pin_d__SHIFT EQU 5
Pin_d__SLW EQU CYREG_PRT2_SLW

/* Pin_e */
Pin_e__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Pin_e__0__MASK EQU 0x08
Pin_e__0__PC EQU CYREG_PRT12_PC3
Pin_e__0__PORT EQU 12
Pin_e__0__SHIFT EQU 3
Pin_e__AG EQU CYREG_PRT12_AG
Pin_e__BIE EQU CYREG_PRT12_BIE
Pin_e__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_e__BYP EQU CYREG_PRT12_BYP
Pin_e__DM0 EQU CYREG_PRT12_DM0
Pin_e__DM1 EQU CYREG_PRT12_DM1
Pin_e__DM2 EQU CYREG_PRT12_DM2
Pin_e__DR EQU CYREG_PRT12_DR
Pin_e__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_e__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_e__MASK EQU 0x08
Pin_e__PORT EQU 12
Pin_e__PRT EQU CYREG_PRT12_PRT
Pin_e__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_e__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_e__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_e__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_e__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_e__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_e__PS EQU CYREG_PRT12_PS
Pin_e__SHIFT EQU 3
Pin_e__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_e__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_e__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_e__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_e__SLW EQU CYREG_PRT12_SLW

/* Pin_f */
Pin_f__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_f__0__MASK EQU 0x04
Pin_f__0__PC EQU CYREG_PRT2_PC2
Pin_f__0__PORT EQU 2
Pin_f__0__SHIFT EQU 2
Pin_f__AG EQU CYREG_PRT2_AG
Pin_f__AMUX EQU CYREG_PRT2_AMUX
Pin_f__BIE EQU CYREG_PRT2_BIE
Pin_f__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_f__BYP EQU CYREG_PRT2_BYP
Pin_f__CTL EQU CYREG_PRT2_CTL
Pin_f__DM0 EQU CYREG_PRT2_DM0
Pin_f__DM1 EQU CYREG_PRT2_DM1
Pin_f__DM2 EQU CYREG_PRT2_DM2
Pin_f__DR EQU CYREG_PRT2_DR
Pin_f__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_f__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_f__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_f__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_f__MASK EQU 0x04
Pin_f__PORT EQU 2
Pin_f__PRT EQU CYREG_PRT2_PRT
Pin_f__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_f__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_f__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_f__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_f__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_f__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_f__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_f__PS EQU CYREG_PRT2_PS
Pin_f__SHIFT EQU 2
Pin_f__SLW EQU CYREG_PRT2_SLW

/* Pin_g */
Pin_g__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_g__0__MASK EQU 0x40
Pin_g__0__PC EQU CYREG_PRT2_PC6
Pin_g__0__PORT EQU 2
Pin_g__0__SHIFT EQU 6
Pin_g__AG EQU CYREG_PRT2_AG
Pin_g__AMUX EQU CYREG_PRT2_AMUX
Pin_g__BIE EQU CYREG_PRT2_BIE
Pin_g__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_g__BYP EQU CYREG_PRT2_BYP
Pin_g__CTL EQU CYREG_PRT2_CTL
Pin_g__DM0 EQU CYREG_PRT2_DM0
Pin_g__DM1 EQU CYREG_PRT2_DM1
Pin_g__DM2 EQU CYREG_PRT2_DM2
Pin_g__DR EQU CYREG_PRT2_DR
Pin_g__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_g__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_g__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_g__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_g__MASK EQU 0x40
Pin_g__PORT EQU 2
Pin_g__PRT EQU CYREG_PRT2_PRT
Pin_g__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_g__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_g__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_g__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_g__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_g__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_g__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_g__PS EQU CYREG_PRT2_PS
Pin_g__SHIFT EQU 6
Pin_g__SLW EQU CYREG_PRT2_SLW

/* Pin_dp */
Pin_dp__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_dp__0__MASK EQU 0x20
Pin_dp__0__PC EQU CYREG_PRT0_PC5
Pin_dp__0__PORT EQU 0
Pin_dp__0__SHIFT EQU 5
Pin_dp__AG EQU CYREG_PRT0_AG
Pin_dp__AMUX EQU CYREG_PRT0_AMUX
Pin_dp__BIE EQU CYREG_PRT0_BIE
Pin_dp__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_dp__BYP EQU CYREG_PRT0_BYP
Pin_dp__CTL EQU CYREG_PRT0_CTL
Pin_dp__DM0 EQU CYREG_PRT0_DM0
Pin_dp__DM1 EQU CYREG_PRT0_DM1
Pin_dp__DM2 EQU CYREG_PRT0_DM2
Pin_dp__DR EQU CYREG_PRT0_DR
Pin_dp__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_dp__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_dp__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_dp__MASK EQU 0x20
Pin_dp__PORT EQU 0
Pin_dp__PRT EQU CYREG_PRT0_PRT
Pin_dp__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_dp__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_dp__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_dp__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_dp__PS EQU CYREG_PRT0_PS
Pin_dp__SHIFT EQU 5
Pin_dp__SLW EQU CYREG_PRT0_SLW

/* UART_LOG */
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
UART_LOG_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
UART_LOG_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
UART_LOG_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_LOG_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
UART_LOG_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_LOG_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_LOG_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_LOG_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_LOG_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_LOG_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_LOG_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_LOG_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_LOG_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_LOG_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_LOG_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_LOG_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_LOG_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_LOG_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_LOG_BUART_sRX_RxSts__3__POS EQU 3
UART_LOG_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_LOG_BUART_sRX_RxSts__4__POS EQU 4
UART_LOG_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_LOG_BUART_sRX_RxSts__5__POS EQU 5
UART_LOG_BUART_sRX_RxSts__MASK EQU 0x38
UART_LOG_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_LOG_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_LOG_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB04_A0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB04_A1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB04_D0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB04_D1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB04_F0
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB04_F1
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_LOG_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_LOG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_LOG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_LOG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_LOG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_LOG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_LOG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_LOG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_LOG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_LOG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_LOG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_LOG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_LOG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_LOG_BUART_sTX_TxSts__0__POS EQU 0
UART_LOG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_LOG_BUART_sTX_TxSts__1__POS EQU 1
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_LOG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_LOG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_LOG_BUART_sTX_TxSts__2__POS EQU 2
UART_LOG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_LOG_BUART_sTX_TxSts__3__POS EQU 3
UART_LOG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_LOG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_LOG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_LOG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST
UART_LOG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_LOG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_LOG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_LOG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_LOG_IntClock__INDEX EQU 0x00
UART_LOG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_LOG_IntClock__PM_ACT_MSK EQU 0x01
UART_LOG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_LOG_IntClock__PM_STBY_MSK EQU 0x01
UART_LOG_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_LOG_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_LOG_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_LOG_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_LOG_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_LOG_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_LOG_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_LOG_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_sel_a */
Pin_sel_a__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_sel_a__0__MASK EQU 0x08
Pin_sel_a__0__PC EQU CYREG_PRT2_PC3
Pin_sel_a__0__PORT EQU 2
Pin_sel_a__0__SHIFT EQU 3
Pin_sel_a__AG EQU CYREG_PRT2_AG
Pin_sel_a__AMUX EQU CYREG_PRT2_AMUX
Pin_sel_a__BIE EQU CYREG_PRT2_BIE
Pin_sel_a__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_sel_a__BYP EQU CYREG_PRT2_BYP
Pin_sel_a__CTL EQU CYREG_PRT2_CTL
Pin_sel_a__DM0 EQU CYREG_PRT2_DM0
Pin_sel_a__DM1 EQU CYREG_PRT2_DM1
Pin_sel_a__DM2 EQU CYREG_PRT2_DM2
Pin_sel_a__DR EQU CYREG_PRT2_DR
Pin_sel_a__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_sel_a__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_sel_a__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_sel_a__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_sel_a__MASK EQU 0x08
Pin_sel_a__PORT EQU 2
Pin_sel_a__PRT EQU CYREG_PRT2_PRT
Pin_sel_a__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_sel_a__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_sel_a__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_sel_a__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_sel_a__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_sel_a__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_sel_a__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_sel_a__PS EQU CYREG_PRT2_PS
Pin_sel_a__SHIFT EQU 3
Pin_sel_a__SLW EQU CYREG_PRT2_SLW

/* Rx_UARTLOG */
Rx_UARTLOG__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rx_UARTLOG__0__MASK EQU 0x01
Rx_UARTLOG__0__PC EQU CYREG_PRT0_PC0
Rx_UARTLOG__0__PORT EQU 0
Rx_UARTLOG__0__SHIFT EQU 0
Rx_UARTLOG__AG EQU CYREG_PRT0_AG
Rx_UARTLOG__AMUX EQU CYREG_PRT0_AMUX
Rx_UARTLOG__BIE EQU CYREG_PRT0_BIE
Rx_UARTLOG__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_UARTLOG__BYP EQU CYREG_PRT0_BYP
Rx_UARTLOG__CTL EQU CYREG_PRT0_CTL
Rx_UARTLOG__DM0 EQU CYREG_PRT0_DM0
Rx_UARTLOG__DM1 EQU CYREG_PRT0_DM1
Rx_UARTLOG__DM2 EQU CYREG_PRT0_DM2
Rx_UARTLOG__DR EQU CYREG_PRT0_DR
Rx_UARTLOG__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_UARTLOG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_UARTLOG__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_UARTLOG__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_UARTLOG__MASK EQU 0x01
Rx_UARTLOG__PORT EQU 0
Rx_UARTLOG__PRT EQU CYREG_PRT0_PRT
Rx_UARTLOG__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_UARTLOG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_UARTLOG__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_UARTLOG__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_UARTLOG__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_UARTLOG__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_UARTLOG__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_UARTLOG__PS EQU CYREG_PRT0_PS
Rx_UARTLOG__SHIFT EQU 0
Rx_UARTLOG__SLW EQU CYREG_PRT0_SLW

/* Tx_UARTLOG */
Tx_UARTLOG__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx_UARTLOG__0__MASK EQU 0x04
Tx_UARTLOG__0__PC EQU CYREG_PRT12_PC2
Tx_UARTLOG__0__PORT EQU 12
Tx_UARTLOG__0__SHIFT EQU 2
Tx_UARTLOG__AG EQU CYREG_PRT12_AG
Tx_UARTLOG__BIE EQU CYREG_PRT12_BIE
Tx_UARTLOG__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_UARTLOG__BYP EQU CYREG_PRT12_BYP
Tx_UARTLOG__DM0 EQU CYREG_PRT12_DM0
Tx_UARTLOG__DM1 EQU CYREG_PRT12_DM1
Tx_UARTLOG__DM2 EQU CYREG_PRT12_DM2
Tx_UARTLOG__DR EQU CYREG_PRT12_DR
Tx_UARTLOG__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_UARTLOG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_UARTLOG__MASK EQU 0x04
Tx_UARTLOG__PORT EQU 12
Tx_UARTLOG__PRT EQU CYREG_PRT12_PRT
Tx_UARTLOG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_UARTLOG__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_UARTLOG__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_UARTLOG__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_UARTLOG__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_UARTLOG__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_UARTLOG__PS EQU CYREG_PRT12_PS
Tx_UARTLOG__SHIFT EQU 2
Tx_UARTLOG__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_UARTLOG__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_UARTLOG__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_UARTLOG__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_UARTLOG__SLW EQU CYREG_PRT12_SLW

/* isr_button */
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x04
isr_button__INTC_NUMBER EQU 2
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Button_1 */
Pin_Button_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_Button_1__0__MASK EQU 0x40
Pin_Button_1__0__PC EQU CYREG_PRT0_PC6
Pin_Button_1__0__PORT EQU 0
Pin_Button_1__0__SHIFT EQU 6
Pin_Button_1__AG EQU CYREG_PRT0_AG
Pin_Button_1__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_1__BIE EQU CYREG_PRT0_BIE
Pin_Button_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_1__BYP EQU CYREG_PRT0_BYP
Pin_Button_1__CTL EQU CYREG_PRT0_CTL
Pin_Button_1__DM0 EQU CYREG_PRT0_DM0
Pin_Button_1__DM1 EQU CYREG_PRT0_DM1
Pin_Button_1__DM2 EQU CYREG_PRT0_DM2
Pin_Button_1__DR EQU CYREG_PRT0_DR
Pin_Button_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_1__MASK EQU 0x40
Pin_Button_1__PORT EQU 0
Pin_Button_1__PRT EQU CYREG_PRT0_PRT
Pin_Button_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_1__PS EQU CYREG_PRT0_PS
Pin_Button_1__SHIFT EQU 6
Pin_Button_1__SLW EQU CYREG_PRT0_SLW

/* Pin_Button_2 */
Pin_Button_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Button_2__0__MASK EQU 0x10
Pin_Button_2__0__PC EQU CYREG_PRT0_PC4
Pin_Button_2__0__PORT EQU 0
Pin_Button_2__0__SHIFT EQU 4
Pin_Button_2__AG EQU CYREG_PRT0_AG
Pin_Button_2__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_2__BIE EQU CYREG_PRT0_BIE
Pin_Button_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_2__BYP EQU CYREG_PRT0_BYP
Pin_Button_2__CTL EQU CYREG_PRT0_CTL
Pin_Button_2__DM0 EQU CYREG_PRT0_DM0
Pin_Button_2__DM1 EQU CYREG_PRT0_DM1
Pin_Button_2__DM2 EQU CYREG_PRT0_DM2
Pin_Button_2__DR EQU CYREG_PRT0_DR
Pin_Button_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_2__MASK EQU 0x10
Pin_Button_2__PORT EQU 0
Pin_Button_2__PRT EQU CYREG_PRT0_PRT
Pin_Button_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_2__PS EQU CYREG_PRT0_PS
Pin_Button_2__SHIFT EQU 4
Pin_Button_2__SLW EQU CYREG_PRT0_SLW

/* Pin_Button_3 */
Pin_Button_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_Button_3__0__MASK EQU 0x01
Pin_Button_3__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_Button_3__0__PORT EQU 15
Pin_Button_3__0__SHIFT EQU 0
Pin_Button_3__AG EQU CYREG_PRT15_AG
Pin_Button_3__AMUX EQU CYREG_PRT15_AMUX
Pin_Button_3__BIE EQU CYREG_PRT15_BIE
Pin_Button_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Button_3__BYP EQU CYREG_PRT15_BYP
Pin_Button_3__CTL EQU CYREG_PRT15_CTL
Pin_Button_3__DM0 EQU CYREG_PRT15_DM0
Pin_Button_3__DM1 EQU CYREG_PRT15_DM1
Pin_Button_3__DM2 EQU CYREG_PRT15_DM2
Pin_Button_3__DR EQU CYREG_PRT15_DR
Pin_Button_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Button_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Button_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Button_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Button_3__MASK EQU 0x01
Pin_Button_3__PORT EQU 15
Pin_Button_3__PRT EQU CYREG_PRT15_PRT
Pin_Button_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Button_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Button_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Button_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Button_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Button_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Button_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Button_3__PS EQU CYREG_PRT15_PS
Pin_Button_3__SHIFT EQU 0
Pin_Button_3__SLW EQU CYREG_PRT15_SLW

/* Pin_Button_4 */
Pin_Button_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_Button_4__0__MASK EQU 0x04
Pin_Button_4__0__PC EQU CYREG_PRT0_PC2
Pin_Button_4__0__PORT EQU 0
Pin_Button_4__0__SHIFT EQU 2
Pin_Button_4__AG EQU CYREG_PRT0_AG
Pin_Button_4__AMUX EQU CYREG_PRT0_AMUX
Pin_Button_4__BIE EQU CYREG_PRT0_BIE
Pin_Button_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button_4__BYP EQU CYREG_PRT0_BYP
Pin_Button_4__CTL EQU CYREG_PRT0_CTL
Pin_Button_4__DM0 EQU CYREG_PRT0_DM0
Pin_Button_4__DM1 EQU CYREG_PRT0_DM1
Pin_Button_4__DM2 EQU CYREG_PRT0_DM2
Pin_Button_4__DR EQU CYREG_PRT0_DR
Pin_Button_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button_4__MASK EQU 0x04
Pin_Button_4__PORT EQU 0
Pin_Button_4__PRT EQU CYREG_PRT0_PRT
Pin_Button_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button_4__PS EQU CYREG_PRT0_PS
Pin_Button_4__SHIFT EQU 2
Pin_Button_4__SLW EQU CYREG_PRT0_SLW

/* Control_Seven */
Control_Seven_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Seven_Sync_ctrl_reg__0__POS EQU 0
Control_Seven_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Seven_Sync_ctrl_reg__1__POS EQU 1
Control_Seven_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Control_Seven_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Seven_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Seven_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Control_Seven_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Control_Seven_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Seven_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Seven_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Control_Seven_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Control_Seven_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Seven_Sync_ctrl_reg__2__POS EQU 2
Control_Seven_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Seven_Sync_ctrl_reg__3__POS EQU 3
Control_Seven_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Seven_Sync_ctrl_reg__4__POS EQU 4
Control_Seven_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Seven_Sync_ctrl_reg__5__POS EQU 5
Control_Seven_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Seven_Sync_ctrl_reg__6__POS EQU 6
Control_Seven_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Seven_Sync_ctrl_reg__7__POS EQU 7
Control_Seven_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Control_Seven_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Control_Seven_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Seven_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Control_Seven_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Control_Seven_Sync_ctrl_reg__MASK EQU 0xFF
Control_Seven_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Seven_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Control_Seven_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* isr_UARTLOG_RX */
isr_UARTLOG_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UARTLOG_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UARTLOG_RX__INTC_MASK EQU 0x02
isr_UARTLOG_RX__INTC_NUMBER EQU 1
isr_UARTLOG_RX__INTC_PRIOR_NUM EQU 7
isr_UARTLOG_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_UARTLOG_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UARTLOG_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
