[{"DBLP title": "Fidelity metrics for estimation models.", "DBLP authors": ["Haris Javaid", "Aleksandar Ignjatovic", "Sri Parameswaran"], "year": 2010, "MAG papers": [{"PaperId": 2055786571, "PaperTitle": "fidelity metrics for estimation models", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Fast performance evaluation of fixed-point systems with un-smooth operators.", "DBLP authors": ["Karthick Parashar", "Daniel M\u00e9nard", "Romuald Rocher", "Olivier Sentieys", "David Novo", "Francky Catthoor"], "year": 2010, "MAG papers": [{"PaperId": 1985495331, "PaperTitle": "fast performance evaluation of fixed point systems with un smooth operators", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["katholieke universiteit leuven", "university of rennes", "katholieke universiteit leuven", "university of rennes", "university of rennes", "university of rennes"]}], "source": "ES"}, {"DBLP title": "Variation-aware layout-driven scheduling for performance yield optimization.", "DBLP authors": ["Gregory Lucas", "Deming Chen"], "year": 2010, "MAG papers": [{"PaperId": 1997893521, "PaperTitle": "variation aware layout driven scheduling for performance yield optimization", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Analysis and optimization of SRAM robustness for double patterning lithography.", "DBLP authors": ["Vivek Joshi", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "year": 2010, "MAG papers": [{"PaperId": 1965128228, "PaperTitle": "analysis and optimization of sram robustness for double patterning lithography", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "WISDOM: Wire spreading enhanced decomposition of masks in Double Patterning Lithography.", "DBLP authors": ["Kun Yuan", "David Z. Pan"], "year": 2010, "MAG papers": [{"PaperId": 2067065170, "PaperTitle": "wisdom wire spreading enhanced decomposition of masks in double patterning lithography", "Year": 2010, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Maximum-information storage system: Concept, implementation and application.", "DBLP authors": ["Xin Li"], "year": 2010, "MAG papers": [{"PaperId": 1986841215, "PaperTitle": "maximum information storage system concept implementation and application", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Multi-Wafer Virtual Probe: Minimum-cost variation characterization by exploring wafer-to-wafer correlation.", "DBLP authors": ["Wangyang Zhang", "Xin Li", "Emrah Acar", "Frank Liu", "Rob A. Rutenbar"], "year": 2010, "MAG papers": [{"PaperId": 2076178084, "PaperTitle": "multi wafer virtual probe minimum cost variation characterization by exploring wafer to wafer correlation", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["carnegie mellon university", "ibm", "ibm", "carnegie mellon university", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "On behavioral model equivalence checking for large analog/mixed signal systems.", "DBLP authors": ["Amandeep Singh", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2019019572, "PaperTitle": "on behavioral model equivalence checking for large analog mixed signal systems", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "An algorithm for exploiting modeling error statistics to enable robust analog optimization.", "DBLP authors": ["Ashish Kumar Singh", "Mario Lok", "Kareem Ragab", "Constantine Caramanis", "Michael Orshansky"], "year": 2010, "MAG papers": [{"PaperId": 2073110918, "PaperTitle": "an algorithm for exploiting modeling error statistics to enable robust analog optimization", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "A simple implementation of determinant decision diagram.", "DBLP authors": ["Guoyong Shi"], "year": 2010, "MAG papers": [{"PaperId": 2023179565, "PaperTitle": "a simple implementation of determinant decision diagram", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Aging analysis at gate and macro cell level.", "DBLP authors": ["Dominik Lorenz", "Martin Barke", "Ulf Schlichtmann"], "year": 2010, "MAG papers": [{"PaperId": 2091163742, "PaperTitle": "aging analysis at gate and macro cell level", "Year": 2010, "CitationCount": 33, "EstimatedCitation": 55, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "Resilient microprocessor design for improving performance and energy efficiency.", "DBLP authors": ["Keith A. Bowman", "James W. Tschanz"], "year": 2010, "MAG papers": [{"PaperId": 2126014748, "PaperTitle": "resilient microprocessor design for improving performance and energy efficiency", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["intel", "intel"]}], "source": "ES"}, {"DBLP title": "Process variation aware performance modeling and dynamic power management for multi-core systems.", "DBLP authors": ["Siddharth Garg", "Diana Marculescu", "Sebastian Herbert"], "year": 2010, "MAG papers": [{"PaperId": 1979583243, "PaperTitle": "process variation aware performance modeling and dynamic power management for multi core systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["carnegie mellon university", "carnegie mellon university", null]}], "source": "ES"}, {"DBLP title": "Design-aware mask inspection.", "DBLP authors": ["Abde Ali Kagalwalla", "Puneet Gupta", "Christopher J. Progler", "Steve McDonald"], "year": 2010, "MAG papers": [{"PaperId": 2134989407, "PaperTitle": "design aware mask inspection", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of california los angeles", "photronics inc", "photronics inc", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "SMATO: Simultaneous mask and target optimization for improving lithographic process window.", "DBLP authors": ["Shayak Banerjee", "Kanak B. Agarwal", "Michael Orshansky"], "year": 2010, "MAG papers": [{"PaperId": 1987855151, "PaperTitle": "smato simultaneous mask and target optimization for improving lithographic process window", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of texas at austin", "ibm", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Template-mask design methodology for double patterning technology.", "DBLP authors": ["Chin-Hsiung Hsu", "Yao-Wen Chang", "Sani R. Nassif"], "year": 2010, "MAG papers": [{"PaperId": 1989216240, "PaperTitle": "template mask design methodology for double patterning technology", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national taiwan university", "ibm", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Fast and lossless graph division method for layout decomposition using SPQR-tree.", "DBLP authors": ["Wai-Shing Luk", "Huiping Huang"], "year": 2010, "MAG papers": [{"PaperId": 2053242939, "PaperTitle": "fast and lossless graph division method for layout decomposition using spqr tree", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["fudan university", "cadence design systems"]}], "source": "ES"}, {"DBLP title": "Design dependent process monitoring for back-end manufacturing cost reduction.", "DBLP authors": ["Tuck-Boon Chan", "Aashish Pant", "Lerong Cheng", "Puneet Gupta"], "year": 2010, "MAG papers": [{"PaperId": 1988246668, "PaperTitle": "design dependent process monitoring for back end manufacturing cost reduction", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california los angeles", "university of california los angeles", "sandisk", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "SETS: Stochastic execution time scheduling for multicore systems by joint state space and Monte Carlo.", "DBLP authors": ["Nabeel Iqbal", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 1992811110, "PaperTitle": "sets stochastic execution time scheduling for multicore systems by joint state space and monte carlo", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Combining optimistic and pessimistic DVS scheduling: An adaptive scheme and analysis.", "DBLP authors": ["Simon Perathoner", "Kai Lampka", "Nikolay Stoimenov", "Lothar Thiele", "Jian-Jia Chen"], "year": 2010, "MAG papers": [{"PaperId": 1985083977, "PaperTitle": "combining optimistic and pessimistic dvs scheduling an adaptive scheme and analysis", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["ecole polytechnique federale de lausanne", "karlsruhe institute of technology", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs.", "DBLP authors": ["Hessam Kooti", "Eli Bozorgzadeh"], "year": 2010, "MAG papers": [{"PaperId": 2045927940, "PaperTitle": "unified theory of real time task scheduling and dynamic voltage frequency scaling on mpsocs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "In-place decomposition for robustness in FPGA.", "DBLP authors": ["Ju-Yueh Lee", "Zhe Feng", "Lei He"], "year": 2010, "MAG papers": [{"PaperId": 2039188166, "PaperTitle": "in place decomposition for robustness in fpga", "Year": 2010, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "MVP: Capture-power reduction with minimum-violations partitioning for delay testing.", "DBLP authors": ["Zhen Chen", "Krishnendu Chakrabarty", "Dong Xiang"], "year": 2010, "MAG papers": [{"PaperId": 2043735935, "PaperTitle": "mvp capture power reduction with minimum violations partitioning for delay testing", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["tsinghua university", "duke university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Testing methods for detecting stuck-open power switches in coarse-grain MTCMOS designs.", "DBLP authors": ["Szu-Pang Mu", "Yi-Ming Wang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shi-Hao Chen", "Chih-Mou Tseng", "Tsung-Ying Tsai"], "year": 2010, "MAG papers": [{"PaperId": 2085801924, "PaperTitle": "testing methods for detecting stuck open power switches in coarse grain mtcmos designs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["global unichip corporation", "global unichip corporation", "national chiao tung university", "national chiao tung university", "global unichip corporation", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "A scalable quantitative measure of IR-drop effects for scan pattern generation.", "DBLP authors": ["Meng-Fan Wu", "Kun-Han Tsai", "Wu-Tung Cheng", "Hsin-Cheih Pan", "Jiun-Lang Huang", "Augusli Kifli"], "year": 2010, "MAG papers": [{"PaperId": 2029315693, "PaperTitle": "a scalable quantitative measure of ir drop effects for scan pattern generation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national taiwan university", null, "mentor graphics", "mentor graphics", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Trace signal selection to enhance timing and logic visibility in post-silicon validation.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi"], "year": 2010, "MAG papers": [{"PaperId": 2037323072, "PaperTitle": "trace signal selection to enhance timing and logic visibility in post silicon validation", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "System-level impact of chip-level failure mechanisms and screens.", "DBLP authors": ["Anne Gattiker"], "year": 2010, "MAG papers": [{"PaperId": 2013187031, "PaperTitle": "system level impact of chip level failure mechanisms and screens", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ibm"]}], "source": "ES"}, {"DBLP title": "Cross-layer error resilience for robust systems.", "DBLP authors": ["Larkhoon Leem", "Hyungmin Cho", "Hsiao-Heng Lee", "Young Moon Kim", "Yanjing Li", "Subhasish Mitra"], "year": 2010, "MAG papers": [{"PaperId": 2086523408, "PaperTitle": "cross layer error resilience for robust systems", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["stanford university", "stanford university", "stanford university", "stanford university", "stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Reliability, thermal, and power modeling and optimization.", "DBLP authors": ["Robert P. Dick"], "year": 2010, "MAG papers": [{"PaperId": 2012278636, "PaperTitle": "reliability thermal and power modeling and optimization", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan"]}], "source": "ES"}, {"DBLP title": "Symbolic system level reliability analysis.", "DBLP authors": ["Michael Gla\u00df", "Martin Lukasiewycz", "Felix Reimann", "Christian Haubelt", "J\u00fcrgen Teich"], "year": 2010, "MAG papers": [{"PaperId": 2069223105, "PaperTitle": "symbolic system level reliability analysis", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg", "university of erlangen nuremberg"]}], "source": "ES"}, {"DBLP title": "Hierarchical memory scheduling for multimedia MPSoCs.", "DBLP authors": ["Ye-Jyun Lin", "Chia-Lin Yang", "Tay-Jyi Lin", "Jiao-Wei Huang", "Naehyuck Chang"], "year": 2010, "MAG papers": [{"PaperId": 2047395466, "PaperTitle": "hierarchical memory scheduling for multimedia mpsocs", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national taiwan university", "national taiwan university", "national chung cheng university", "national taiwan university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Credit Borrow and Repay: Sharing DRAM with minimum latency and bandwidth guarantees.", "DBLP authors": ["Zefu Dai", "Mark Jarvin", "Jianwen Zhu"], "year": 2010, "MAG papers": [{"PaperId": 2083469609, "PaperTitle": "credit borrow and repay sharing dram with minimum latency and bandwidth guarantees", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Scheduling of synchronous data flow models on scratchpad memory based embedded processors.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2010, "MAG papers": [{"PaperId": 2045097764, "PaperTitle": "scheduling of synchronous data flow models on scratchpad memory based embedded processors", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "The fast optimal voltage partitioning algorithm for peak power density minimization.", "DBLP authors": ["Jia Wang", "Shiyan Hu"], "year": 2010, "MAG papers": [{"PaperId": 2072732784, "PaperTitle": "the fast optimal voltage partitioning algorithm for peak power density minimization", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "Post-placement power optimization with multi-bit flip-flops.", "DBLP authors": ["Yao-Tsung Chang", "Chih-Cheng Hsu", "Mark Po-Hung Lin", "Yu-Wen Tsai", "Sheng-Fong Chen"], "year": 2010, "MAG papers": [{"PaperId": 2171125334, "PaperTitle": "post placement power optimization with multi bit flip flops", "Year": 2010, "CitationCount": 59, "EstimatedCitation": 90, "Affiliations": [null, "national chung cheng university", "national chung cheng university", null, "national chung cheng university"]}], "source": "ES"}, {"DBLP title": "On power and fault-tolerance optimization in FPGA physical synthesis.", "DBLP authors": ["Manu Jose", "Yu Hu", "Rupak Majumdar"], "year": 2010, "MAG papers": [{"PaperId": 2097931884, "PaperTitle": "on power and fault tolerance optimization in fpga physical synthesis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "university of alberta", "max planck society"]}], "source": "ES"}, {"DBLP title": "Yield enhancement for 3D-stacked memory by redundancy sharing across dies.", "DBLP authors": ["Li Jiang", "Rong Ye", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2068415199, "PaperTitle": "yield enhancement for 3d stacked memory by redundancy sharing across dies", "Year": 2010, "CitationCount": 50, "EstimatedCitation": 72, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Mathematical yield estimation for two-dimensional-redundancy memory arrays.", "DBLP authors": ["Mango Chia-Tso Chao", "Ching-Yu Chin", "Chen-Wei Lin"], "year": 2010, "MAG papers": [{"PaperId": 1963988598, "PaperTitle": "mathematical yield estimation for two dimensional redundancy memory arrays", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Analog test metrics estimates with PPM accuracy.", "DBLP authors": ["Haralampos-G. D. Stratigopoulos", "Salvador Mir"], "year": 2010, "MAG papers": [{"PaperId": 2067650350, "PaperTitle": "analog test metrics estimates with ppm accuracy", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Efficient trace-driven metaheuristics for optimization of networks-on-chip configurations.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Kambiz Samadi", "Rohit Sunkam Ramanujam"], "year": 2010, "MAG papers": [{"PaperId": 2083776929, "PaperTitle": "efficient trace driven metaheuristics for optimization of networks on chip configurations", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A self-evolving design methodology for power efficient multi-core systems.", "DBLP authors": ["Jin Sun", "Rui Zheng", "Jyothi Velamala", "Yu Cao", "Roman L. Lysecky", "Karthik Shankar", "Janet Meiling Wang Roveda"], "year": 2010, "MAG papers": [{"PaperId": 1970865162, "PaperTitle": "a self evolving design methodology for power efficient multi core systems", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of arizona", "university of arizona", "arizona state university", "university of arizona", "university of arizona", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "An energy and power-aware approach to high-level synthesis of asynchronous systems.", "DBLP authors": ["John Hansen", "Montek Singh"], "year": 2010, "MAG papers": [{"PaperId": 2002860415, "PaperTitle": "an energy and power aware approach to high level synthesis of asynchronous systems", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of north carolina at chapel hill", "university of north carolina at chapel hill"]}], "source": "ES"}, {"DBLP title": "Clustering-based simultaneous task and voltage scheduling for NoC systems.", "DBLP authors": ["Yifang Liu", "Yu Yang", "Jiang Hu"], "year": 2010, "MAG papers": [{"PaperId": 1968719779, "PaperTitle": "clustering based simultaneous task and voltage scheduling for noc systems", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["google", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Generalized nonlinear timing/phase macromodeling: Theory, numerical methods and applications.", "DBLP authors": ["Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2010, "MAG papers": [{"PaperId": 2010591623, "PaperTitle": "generalized nonlinear timing phase macromodeling theory numerical methods and applications", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Phase equations for quasi-periodic oscillators.", "DBLP authors": ["Alper Demir", "Chenjie Gu", "Jaijeet S. Roychowdhury"], "year": 2010, "MAG papers": [{"PaperId": 2067818270, "PaperTitle": "phase equations for quasi periodic oscillators", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, "university of california berkeley", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "On-the-fly runtime adaptation for efficient execution of parallel multi-algorithm circuit simulation.", "DBLP authors": ["Xiaoji Ye", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2002076778, "PaperTitle": "on the fly runtime adaptation for efficient execution of parallel multi algorithm circuit simulation", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "An auction based pre-processing technique to determine detour in global routing.", "DBLP authors": ["Yue Xu", "Chris Chu"], "year": 2010, "MAG papers": [{"PaperId": 2019701562, "PaperTitle": "an auction based pre processing technique to determine detour in global routing", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["iowa state university", "iowa state university"]}], "source": "ES"}, {"DBLP title": "Simultaneous antenna avoidance and via optimization in layer assignment of multi-layer global routing.", "DBLP authors": ["Tsung-Hsien Lee", "Ting-Chi Wang"], "year": 2010, "MAG papers": [{"PaperId": 1981752999, "PaperTitle": "simultaneous antenna avoidance and via optimization in layer assignment of multi layer global routing", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "GLADE: A modern global router considering layer directives.", "DBLP authors": ["Yen-Jung Chang", "Tsung-Hsien Lee", "Ting-Chi Wang"], "year": 2010, "MAG papers": [{"PaperId": 2040311870, "PaperTitle": "glade a modern global router considering layer directives", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Transaction level modeling in practice: Motivation and introduction.", "DBLP authors": ["Guido Stehr", "Josef Eckmuuller"], "year": 2010, "MAG papers": [{"PaperId": 2033215079, "PaperTitle": "transaction level modeling in practice motivation and introduction", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["infineon technologies", "infineon technologies"]}], "source": "ES"}, {"DBLP title": "Standards for System Level Design.", "DBLP authors": ["Laurent Maillet-Contoz"], "year": 2010, "MAG papers": [{"PaperId": 2053119960, "PaperTitle": "standards for system level design", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Design space exploration and performance evaluation at Electronic System Level for NoC-based MPSoC.", "DBLP authors": ["S\u00f6ren Sonntag", "Francisco Gilabert Villam\u00f3n"], "year": 2010, "MAG papers": [{"PaperId": 2020034302, "PaperTitle": "design space exploration and performance evaluation at electronic system level for noc based mpsoc", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["lantiq", "lantiq"]}], "source": "ES"}, {"DBLP title": "ESL solutions for low power design.", "DBLP authors": ["Sylvian Kaiser", "Ilija Materic", "Rabih Saade"], "year": 2010, "MAG papers": [{"PaperId": 2047284788, "PaperTitle": "esl solutions for low power design", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "HW/SW co-design of parallel systems.", "DBLP authors": ["Enno Wein"], "year": 2010, "MAG papers": [{"PaperId": 2128594113, "PaperTitle": "hw sw co design of parallel systems", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Application specific processor design: Architectures, design methods and tools.", "DBLP authors": ["Achim Nohl", "Frank Schirrmeister", "Drew Taussig"], "year": 2010, "MAG papers": [{"PaperId": 2088669682, "PaperTitle": "application specific processor design architectures design methods and tools", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["synopsys", "synopsys", "synopsys"]}], "source": "ES"}, {"DBLP title": "Selective instruction set muting for energy-aware adaptive processors.", "DBLP authors": ["Muhammad Shafique", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2010, "MAG papers": [{"PaperId": 2068485415, "PaperTitle": "selective instruction set muting for energy aware adaptive processors", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["karlsruhe institute of technology", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Optimal algorithm for profile-based power gating: A compiler technique for reducing leakage on execution units in microprocessors.", "DBLP authors": ["Danbee Park", "Jungseob Lee", "Nam Sung Kim", "Taewhan Kim"], "year": 2010, "MAG papers": [{"PaperId": 2085490248, "PaperTitle": "optimal algorithm for profile based power gating a compiler technique for reducing leakage on execution units in microprocessors", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Memory access aware on-line voltage control for performance and energy optimization.", "DBLP authors": ["Xi Chen", "Chi Xu", "Robert P. Dick"], "year": 2010, "MAG papers": [{"PaperId": 2049156234, "PaperTitle": "memory access aware on line voltage control for performance and energy optimization", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of michigan", "university of minnesota", "university of michigan"]}], "source": "ES"}, {"DBLP title": "SPIRE: A retiming-based physical-synthesis transformation system.", "DBLP authors": ["David A. Papa", "Smita Krishnaswamy", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2059676995, "PaperTitle": "spire a retiming based physical synthesis transformation system", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["ibm", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Redundant-wires-aware ECO timing and mask cost optimization.", "DBLP authors": ["Shao-Yun Fang", "Tzuo-Fan Chien", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2057208034, "PaperTitle": "redundant wires aware eco timing and mask cost optimization", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Through-silicon-via management during 3D physical design: When to add and how many?", "DBLP authors": ["Mohit Pathak", "Young-Joon Lee", "Thomas Moon", "Sung Kyu Lim"], "year": 2010, "MAG papers": [{"PaperId": 2082029044, "PaperTitle": "through silicon via management during 3d physical design when to add and how many", "Year": 2010, "CitationCount": 55, "EstimatedCitation": 82, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "A synthesis flow for digital signal processing with biomolecular reactions.", "DBLP authors": ["Hua Jiang", "Aleksandra P. Kharam", "Marc D. Riedel", "Keshab K. Parhi"], "year": 2010, "MAG papers": [{"PaperId": 2065617269, "PaperTitle": "a synthesis flow for digital signal processing with biomolecular reactions", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "A network-flow based pin-count aware routing algorithm for broadcast electrode-addressing EWOD chips.", "DBLP authors": ["Tsung-Wei Huang", "Shih-Yuan Yeh", "Tsung-Yi Ho"], "year": 2010, "MAG papers": [{"PaperId": 2112275148, "PaperTitle": "a network flow based pin count aware routing algorithm for broadcast electrode addressing ewod chips", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Variation tolerant sensing scheme of Spin-Transfer Torque Memory for yield improvement.", "DBLP authors": ["Zhenyu Sun", "Hai Li", "Yiran Chen", "Xiaobin Wang"], "year": 2010, "MAG papers": [{"PaperId": 2035607161, "PaperTitle": "variation tolerant sensing scheme of spin transfer torque memory for yield improvement", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["new york university", "new york university", "seagate technology", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Novel binary linear programming for high performance clock mesh synthesis.", "DBLP authors": ["Minsik Cho", "David Z. Pan", "Ruchir Puri"], "year": 2010, "MAG papers": [{"PaperId": 1966210343, "PaperTitle": "novel binary linear programming for high performance clock mesh synthesis", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["ibm", "ibm", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Low-power clock trees for CPUs.", "DBLP authors": ["Dongjin Lee", "Myung-Chul Kim", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2170009145, "PaperTitle": "low power clock trees for cpus", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees.", "DBLP authors": ["Xin-Wei Shih", "Hsu-Chieh Lee", "Kuan-Hsien Ho", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2021856858, "PaperTitle": "high variation tolerant obstacle avoiding clock mesh synthesis with symmetrical driving trees", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Local clock skew minimization using blockage-aware mixed tree-mesh clock network.", "DBLP authors": ["Linfu Xiao", "Zigang Xiao", "Zaichen Qian", "Yan Jiang", "Tao Huang", "Haitong Tian", "Evangeline F. Y. Young"], "year": 2010, "MAG papers": [{"PaperId": 2032244362, "PaperTitle": "local clock skew minimization using blockage aware mixed tree mesh clock network", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling.", "DBLP authors": ["Arvind Sridhar", "Alessandro Vincenzi", "Martino Ruggiero", "Thomas Brunschwiler", "David Atienza"], "year": 2010, "MAG papers": [{"PaperId": 1987293146, "PaperTitle": "3d ice fast compact transient thermal modeling for 3d ics with inter tier liquid cooling", "Year": 2010, "CitationCount": 202, "EstimatedCitation": 270, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ibm", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis.", "DBLP authors": ["Yibo Chen", "Dimin Niu", "Yuan Xie", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 1998547487, "PaperTitle": "cost effective integration of three dimensional 3d ics emphasizing testing cost analysis", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 72, "Affiliations": ["pennsylvania state university", "duke university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip.", "DBLP authors": ["Jin Ouyang", "Jing Xie", "Matthew Poremba", "Yuan Xie"], "year": 2010, "MAG papers": [{"PaperId": 2072155733, "PaperTitle": "evaluation of using inductive capacitive coupling vertical interconnects in 3d network on chip", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Scalable segmentation-based malicious circuitry detection and diagnosis.", "DBLP authors": ["Sheng Wei", "Miodrag Potkonjak"], "year": 2010, "MAG papers": [{"PaperId": 1996251773, "PaperTitle": "scalable segmentation based malicious circuitry detection and diagnosis", "Year": 2010, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Application-Aware diagnosis of runtime hardware faults.", "DBLP authors": ["Andrea Pellegrini", "Valeria Bertacco"], "year": 2010, "MAG papers": [{"PaperId": 2040907677, "PaperTitle": "application aware diagnosis of runtime hardware faults", "Year": 2010, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Design and manufacturing of organic RFID circuits: Coping with intrinsic parameter variations in organic devices by circuit design.", "DBLP authors": ["Jan Genoe", "Kris Myny", "Soeren Steudel", "Paul Heremans"], "year": 2010, "MAG papers": [{"PaperId": 2034075091, "PaperTitle": "design and manufacturing of organic rfid circuits coping with intrinsic parameter variations in organic devices by circuit design", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Design of large area electronics with organic transistors.", "DBLP authors": ["Makoto Takamiya", "Koichi Ishida", "Tsuyoshi Sekitani", "Takao Someya", "Takayasu Sakurai"], "year": 2010, "MAG papers": [{"PaperId": 1964748726, "PaperTitle": "design of large area electronics with organic transistors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Design of analog circuits using organic field-effect transistors.", "DBLP authors": ["Boris Murmann", "Wei Xiong"], "year": 2010, "MAG papers": [{"PaperId": 1966521241, "PaperTitle": "design of analog circuits using organic field effect transistors", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Active learning framework for post-silicon variation extraction and test cost reduction.", "DBLP authors": ["Cheng Zhuo", "Kanak Agarwal", "David T. Blaauw", "Dennis Sylvester"], "year": 2010, "MAG papers": [{"PaperId": 2017817139, "PaperTitle": "active learning framework for post silicon variation extraction and test cost reduction", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of michigan", "ibm", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Analysis of circuit dynamic behavior with timed ternary decision diagram.", "DBLP authors": ["Lu Wan", "Deming Chen"], "year": 2010, "MAG papers": [{"PaperId": 2065914929, "PaperTitle": "analysis of circuit dynamic behavior with timed ternary decision diagram", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Fast statistical timing analysis of latch-controlled circuits for arbitrary clock periods.", "DBLP authors": ["Bing Li", "Ning Chen", "Ulf Schlichtmann"], "year": 2010, "MAG papers": [{"PaperId": 2007818557, "PaperTitle": "fast statistical timing analysis of latch controlled circuits for arbitrary clock periods", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["technische universitat munchen", "technische universitat munchen", "technische universitat munchen"]}], "source": "ES"}, {"DBLP title": "On timing-independent false path identification.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2054379205, "PaperTitle": "on timing independent false path identification", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "3POr - Parallel projection based parameterized order reduction for multi-dimensional linear models.", "DBLP authors": ["Jorge Fernandez Villena", "Lu\u00eds Miguel Silveira"], "year": 2010, "MAG papers": [{"PaperId": 2083209160, "PaperTitle": "3por parallel projection based parameterized order reduction for multi dimensional linear models", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["inesc id", "inesc id"]}], "source": "ES"}, {"DBLP title": "A hierarchical matrix inversion algorithm for vectorless power grid verification.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2010, "MAG papers": [{"PaperId": 2069314070, "PaperTitle": "a hierarchical matrix inversion algorithm for vectorless power grid verification", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["illinois institute of technology", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Fast thermal analysis on GPU for 3D-ICs with integrated microchannel cooling.", "DBLP authors": ["Zhuo Feng", "Peng Li"], "year": 2010, "MAG papers": [{"PaperId": 2045486001, "PaperTitle": "fast thermal analysis on gpu for 3d ics with integrated microchannel cooling", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["michigan technological university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Native-conflict-aware wire perturbation for double patterning technology.", "DBLP authors": ["Szu-Yu Chen", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2082525005, "PaperTitle": "native conflict aware wire perturbation for double patterning technology", "Year": 2010, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "A lower bound computation method for evaluation of statistical design techniques.", "DBLP authors": ["Vineeth Veetil", "Dennis Sylvester", "David T. Blaauw"], "year": 2010, "MAG papers": [{"PaperId": 2086374048, "PaperTitle": "a lower bound computation method for evaluation of statistical design techniques", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Timing yield optimization via discrete gate sizing using globally-informed delay PDFs.", "DBLP authors": ["Shantanu Dutt", "Huan Ren"], "year": 2010, "MAG papers": [{"PaperId": 2049230164, "PaperTitle": "timing yield optimization via discrete gate sizing using globally informed delay pdfs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of illinois at chicago", "university of illinois at chicago"]}], "source": "ES"}, {"DBLP title": "Digital microfluidic biochips: A vision for functional diversity and more than moore.", "DBLP authors": ["Tsung-Yi Ho", "Jun Zeng", "Krishnendu Chakrabarty"], "year": 2010, "MAG papers": [{"PaperId": 2012997075, "PaperTitle": "digital microfluidic biochips a vision for functional diversity and more than moore", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["duke university"]}, {"PaperId": 2055762461, "PaperTitle": "digital microfluidic biochips a vision for functional diversity and more than moore", "Year": 2010, "CitationCount": 53, "EstimatedCitation": 62, "Affiliations": ["duke university", "national cheng kung university", "hewlett packard"]}, {"PaperId": 1973869170, "PaperTitle": "digital microfluidic biochips a vision for functional diversity and more than moore", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["duke university"]}], "source": "ES"}, {"DBLP title": "Bi-decomposition of large Boolean functions using blocking edge graphs.", "DBLP authors": ["Mihir R. Choudhury", "Kartik Mohanram"], "year": 2010, "MAG papers": [{"PaperId": 2152680688, "PaperTitle": "bi decomposition of large boolean functions using blocking edge graphs", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Peak current reduction by simultaneous state replication and re-encoding.", "DBLP authors": ["Junjun Gu", "Gang Qu", "Lin Yuan", "Qiang Zhou"], "year": 2010, "MAG papers": [{"PaperId": 2017729914, "PaperTitle": "peak current reduction by simultaneous state replication and re encoding", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["synopsys", "tsinghua university", "university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Boolean matching of function vectors with strengthened learning.", "DBLP authors": ["Chih-Fan Lai", "Jie-Hong R. Jiang", "Kuo-Hua Wang"], "year": 2010, "MAG papers": [{"PaperId": 1973480366, "PaperTitle": "boolean matching of function vectors with strengthened learning", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national taiwan university", "national taiwan university", "fu jen catholic university"]}], "source": "ES"}, {"DBLP title": "Reduction of interpolants for logic synthesis.", "DBLP authors": ["John D. Backes", "Marc D. Riedel"], "year": 2010, "MAG papers": [{"PaperId": 2094204687, "PaperTitle": "reduction of interpolants for logic synthesis", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Obstacle-avoiding rectilinear Steiner minimum tree construction: An optimal approach.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2010, "MAG papers": [{"PaperId": 2021486220, "PaperTitle": "obstacle avoiding rectilinear steiner minimum tree construction an optimal approach", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "On the escape routing of differential pairs.", "DBLP authors": ["Tan Yan", "Pei-Ci Wu", "Qiang Ma", "Martin D. F. Wong"], "year": 2010, "MAG papers": [{"PaperId": 2054646360, "PaperTitle": "on the escape routing of differential pairs", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "New placement prediction and mitigation techniques for local routing congestion.", "DBLP authors": ["Taraneh Taghavi", "Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Andrew D. Huber", "Shyam Ramji"], "year": 2010, "MAG papers": [{"PaperId": 2010747748, "PaperTitle": "new placement prediction and mitigation techniques for local routing congestion", "Year": 2010, "CitationCount": 49, "EstimatedCitation": 78, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Misleading energy and performance claims in sub/near threshold digital systems.", "DBLP authors": ["Yu Pu", "Xin Zhang", "Jim Huang", "Atsushi Muramatsu", "Masahiro Nomura", "Koji Hirairi", "Hidehiro Takata", "Taro Sakurabayashi", "Shinji Miyano", "Makoto Takamiya", "Takayasu Sakurai"], "year": 2010, "MAG papers": [{"PaperId": 2725411899, "PaperTitle": "misleading energy and performance claims in sub near threshold digital systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, null, null, null, null, null, null, null, null]}, {"PaperId": 1995740882, "PaperTitle": "misleading energy and performance claims in sub near threshold digital systems", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", "university of tokyo", null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Stretching the limit of microarchitectural level leakage control with Adaptive Light-Weight Vth Hopping.", "DBLP authors": ["Hao Xu", "Wen-Ben Jone", "Ranga Vemuri"], "year": 2010, "MAG papers": [{"PaperId": 2088377441, "PaperTitle": "stretching the limit of microarchitectural level leakage control with adaptive light weight vth hopping", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of cincinnati", "university of cincinnati", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "Current shaping and multi-thread activation for fast and reliable power mode transition in multicore designs.", "DBLP authors": ["Hao Xu", "Ranga Vemuri", "Wen-Ben Jone"], "year": 2010, "MAG papers": [{"PaperId": 1986139123, "PaperTitle": "current shaping and multi thread activation for fast and reliable power mode transition in multicore designs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of cincinnati", "university of cincinnati", "university of cincinnati"]}], "source": "ES"}, {"DBLP title": "Fuzzy control for enforcing energy efficiency in high-performance 3D systems.", "DBLP authors": ["Mohamed M. Sabry", "Ayse Kivilcim Coskun", "David Atienza"], "year": 2010, "MAG papers": [{"PaperId": 2045875349, "PaperTitle": "fuzzy control for enforcing energy efficiency in high performance 3d systems", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["ecole polytechnique", "boston university", "ecole polytechnique"]}], "source": "ES"}, {"DBLP title": "SimPL: An effective placement algorithm.", "DBLP authors": ["Myung-Chul Kim", "Dongjin Lee", "Igor L. Markov"], "year": 2010, "MAG papers": [{"PaperId": 2047086368, "PaperTitle": "simpl an effective placement algorithm", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 66, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Unified analytical global placement for large-scale mixed-size circuit designs.", "DBLP authors": ["Meng-Kai Hsu", "Yao-Wen Chang"], "year": 2010, "MAG papers": [{"PaperId": 2171823896, "PaperTitle": "unified analytical global placement for large scale mixed size circuit designs", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Design-hierarchy aware mixed-size placement for routability optimization.", "DBLP authors": ["Yi-Lin Chuang", "Gi-Joon Nam", "Charles J. Alpert", "Yao-Wen Chang", "Jarrod A. Roy", "Natarajan Viswanathan"], "year": 2010, "MAG papers": [{"PaperId": 2008934489, "PaperTitle": "design hierarchy aware mixed size placement for routability optimization", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["ibm", "ibm", "ibm", "national taiwan university", "ibm", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Stress-driven 3D-IC placement with TSV keep-out zone and regularity study.", "DBLP authors": ["Krit Athikulwongse", "Ashutosh Chakraborty", "Jae-Seok Yang", "David Z. Pan", "Sung Kyu Lim"], "year": 2010, "MAG papers": [{"PaperId": 2043843580, "PaperTitle": "stress driven 3d ic placement with tsv keep out zone and regularity study", "Year": 2010, "CitationCount": 64, "EstimatedCitation": 102, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Practical placement and routing techniques for analog circuit designs.", "DBLP authors": ["Linfu Xiao", "Evangeline F. Y. Young", "Xiao-Yong He", "Kong-Pang Pun"], "year": 2010, "MAG papers": [{"PaperId": 2034646262, "PaperTitle": "practical placement and routing techniques for analog circuit designs", "Year": 2010, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Characterizing the lifetime reliability of manycore processors with core-level redundancy.", "DBLP authors": ["Lin Huang", "Qiang Xu"], "year": 2010, "MAG papers": [{"PaperId": 2089171097, "PaperTitle": "characterizing the lifetime reliability of manycore processors with core level redundancy", "Year": 2010, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Electrical characterization of RF TSV for 3D multi-core and heterogeneous ICs.", "DBLP authors": ["Le Yu", "Haigang Yang", "Tom T. Jing", "Min Xu", "Robert E. Geer", "Wei Wang"], "year": 2010, "MAG papers": [{"PaperId": 2076391959, "PaperTitle": "electrical characterization of rf tsv for 3d multi core and heterogeneous ics", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["state university of new york system", "state university of new york system", "chinese academy of sciences", "chinese academy of sciences", "state university of new york system", "state university of new york system"]}], "source": "ES"}, {"DBLP title": "Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system.", "DBLP authors": ["Minki Cho", "Chang Liu", "Dae Hyun Kim", "Sung Kyu Lim", "Saibal Mukhopadhyay"], "year": 2010, "MAG papers": [{"PaperId": 2068545846, "PaperTitle": "design method and test structure to characterize and repair tsv defect induced signal degradation in 3d system", "Year": 2010, "CitationCount": 54, "EstimatedCitation": 66, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Fast Poisson solvers for thermal analysis.", "DBLP authors": ["Haifeng Qian", "Sachin S. Sapatnekar"], "year": 2010, "MAG papers": [{"PaperId": 2012102188, "PaperTitle": "fast poisson solvers for thermal analysis", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["ibm", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Sequential importance sampling for low-probability and high-dimensional SRAM yield analysis.", "DBLP authors": ["Kentaro Katayama", "Shiho Hagiwara", "Hiroshi Tsutsui", "Hiroyuki Ochi", "Takashi Sato"], "year": 2010, "MAG papers": [{"PaperId": 1997140745, "PaperTitle": "sequential importance sampling for low probability and high dimensional sram yield analysis", "Year": 2010, "CitationCount": 40, "EstimatedCitation": 57, "Affiliations": ["tokyo institute of technology", "kyoto university", "kyoto university", "kyoto university", "kyoto university"]}], "source": "ES"}, {"DBLP title": "Simulation of random telegraph Noise with 2-stage equivalent circuit.", "DBLP authors": ["Yun Ye", "Chi-Chao Wang", "Yu Cao"], "year": 2010, "MAG papers": [{"PaperId": 2068899856, "PaperTitle": "simulation of random telegraph noise with 2 stage equivalent circuit", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Work-function variation induced fluctuation in bias-temperature-instability characteristics of emerging metal-gate devices and implications for digital design.", "DBLP authors": ["Seid Hadi Rasouli", "Kazuhiko Endo", "Kaustav Banerjee"], "year": 2010, "MAG papers": [{"PaperId": 2078820127, "PaperTitle": "work function variation induced fluctuation in bias temperature instability characteristics of emerging metal gate devices and implications for digital design", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california santa barbara", null, "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Structured analog circuit design and MOS transistor decomposition for high accuracy applications.", "DBLP authors": ["Bo Yang", "Qing Dong", "Jing Li", "Shigetoshi Nakatake"], "year": 2010, "MAG papers": [{"PaperId": 2034320468, "PaperTitle": "structured analog circuit design and mos transistor decomposition for high accuracy applications", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of kitakyushu", "university of kitakyushu", "university of kitakyushu", "university of kitakyushu"]}], "source": "ES"}, {"DBLP title": "A robust functional ECO engine by SAT proof minimization and interpolation techniques.", "DBLP authors": ["Bo-Han Wu", "Chun-Ju Yang", "Chung-Yang Huang", "Jie-Hong Roland Jiang"], "year": 2010, "MAG papers": [{"PaperId": 2058698066, "PaperTitle": "a robust functional eco engine by sat proof minimization and interpolation techniques", "Year": 2010, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Efficient arithmetic sum-of-product (SOP) based Multiple Constant Multiplication (MCM) for FFT.", "DBLP authors": ["Vinay Karkala", "Joseph Wanstrath", "Travis Lacour", "Sunil P. Khatri"], "year": 2010, "MAG papers": [{"PaperId": 1992919358, "PaperTitle": "efficient arithmetic sum of product sop based multiple constant multiplication mcm for fft", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["rose hulman institute of technology", "texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits.", "DBLP authors": ["O. Sarbishei", "Katarzyna Radecka"], "year": 2010, "MAG papers": [{"PaperId": 1971221279, "PaperTitle": "analysis of precision for scaling the intermediate variables in fixed point arithmetic circuits", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["mcgill university", "mcgill university"]}], "source": "ES"}, {"DBLP title": "Synthesis of an efficient controlling structure for post-silicon clock skew minimization.", "DBLP authors": ["Yu-Chien Kao", "Hsuan-Ming Chou", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2010, "MAG papers": [{"PaperId": 1981790341, "PaperTitle": "synthesis of an efficient controlling structure for post silicon clock skew minimization", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "Engineering a scalable Boolean matching based on EDA SaaS 2.0.", "DBLP authors": ["Chun Zhang", "Yu Hu", "Lingli Wang", "Lei He", "Jiarong Tong"], "year": 2010, "MAG papers": [{"PaperId": 2073900130, "PaperTitle": "engineering a scalable boolean matching based on eda saas 2 0", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["fudan university", "university of alberta", "fudan university", "university of california los angeles", "fudan university"]}], "source": "ES"}, {"DBLP title": "Polynomial datapath optimization using constraint solving and formal modelling.", "DBLP authors": ["Finn Haedicke", "Bijan Alizadeh", "G\u00f6rschwin Fey", "Masahiro Fujita", "Rolf Drechsler"], "year": 2010, "MAG papers": [{"PaperId": 2019084658, "PaperTitle": "polynomial datapath optimization using constraint solving and formal modelling", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of bremen", "university of bremen", "university of bremen", "university of tokyo", "university of tokyo"]}], "source": "ES"}, {"DBLP title": "Online selection of effective functional test programs based on novelty detection.", "DBLP authors": ["Po-Hsien Chang", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "year": 2010, "MAG papers": [{"PaperId": 2081852086, "PaperTitle": "online selection of effective functional test programs based on novelty detection", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of california santa barbara", "university of california santa barbara", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Flexible interpolation with local proof transformations.", "DBLP authors": ["Roberto Bruttomesso", "Simone Rollini", "Natasha Sharygina", "Aliaksei Tsitovich"], "year": 2010, "MAG papers": [{"PaperId": 2024151802, "PaperTitle": "flexible interpolation with local proof transformations", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of lugano", "university of lugano", "university of lugano", "university of lugano"]}], "source": "ES"}, {"DBLP title": "Symbolic performance analysis of elastic systems.", "DBLP authors": ["Marc Galceran Oms", "Jordi Cortadella", "Michael Kishinevsky"], "year": 2010, "MAG papers": [{"PaperId": 2105850560, "PaperTitle": "symbolic performance analysis of elastic systems", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "intel"]}], "source": "ES"}, {"DBLP title": "Efficient state space exploration: Interleaving stateless and state-based model checking.", "DBLP authors": ["Malay K. Ganai", "Chao Wang", "Weihong Li"], "year": 2010, "MAG papers": [{"PaperId": 2058344951, "PaperTitle": "efficient state space exploration interleaving stateless and state based model checking", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": [null, null, null]}], "source": "ES"}, {"DBLP title": "Formal deadlock checking on high-level SystemC designs.", "DBLP authors": ["Chun-Nan Chou", "Chang-Hong Hsu", "Yueh-Tung Chao", "Chung-Yang Huang"], "year": 2010, "MAG papers": [{"PaperId": 2004396041, "PaperTitle": "formal deadlock checking on high level systemc designs", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation.", "DBLP authors": ["Yuanzhe Wang", "Zheng Zhang", "Cheng-Kok Koh", "Grantham K. H. Pang", "Ngai Wong"], "year": 2010, "MAG papers": [{"PaperId": 1998351969, "PaperTitle": "peds passivity enforcement for descriptor systems via hamiltonian symplectic matrix pencil perturbation", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "purdue university", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "Power grid correction using sensitivity analysis.", "DBLP authors": ["Meric Aydonat", "Farid N. Najm"], "year": 2010, "MAG papers": [{"PaperId": 2055383786, "PaperTitle": "power grid correction using sensitivity analysis", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Early P/G grid voltage integrity verification.", "DBLP authors": ["Mehmet Avci", "Farid N. Najm"], "year": 2010, "MAG papers": [{"PaperId": 2139092112, "PaperTitle": "early p g grid voltage integrity verification", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Characterization of the worst-case current waveform excitations in general RLC-model power grid analysis.", "DBLP authors": ["Nestoras E. Evmorfopoulos", "Maria-Aikaterini Rammou", "George I. Stamoulis", "John Moondanos"], "year": 2010, "MAG papers": [{"PaperId": 2008548652, "PaperTitle": "characterization of the worst case current waveform excitations in general rlc model power grid analysis", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly"]}], "source": "ES"}]