Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1418a4aa6b4a48d4a5e36705663f45d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/jimar/Desktop/vivado test/led 3/codes/FourDigitLeDriver.v" Line 2. Module FourDigitLeDriver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jimar/Desktop/vivado test/led 3/codes/LEDdecoder.v" Line 1. Module LEDdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jimar/Desktop/vivado test/led 3/codes/counter.v" Line 3. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jimar/Desktop/vivado test/led 3/codes/rotation_button.v" Line 1. Module rotation_button doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/jimar/Desktop/vivado test/led 3/codes/debounce.v" Line 2. Module debounce_button doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=32.0...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.debounce_button
Compiling module xil_defaultlib.rotation_button
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.FourDigitLeDriver
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
