// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        image_r_address0,
        image_r_ce0,
        image_r_we0,
        image_r_d0,
        image_r_q0,
        image_r_address1,
        image_r_ce1,
        image_r_we1,
        image_r_d1,
        image_r_q1,
        grp_fu_555_p_din0,
        grp_fu_555_p_din1,
        grp_fu_555_p_opcode,
        grp_fu_555_p_dout0,
        grp_fu_555_p_ce,
        grp_fu_559_p_din0,
        grp_fu_559_p_din1,
        grp_fu_559_p_dout0,
        grp_fu_559_p_ce,
        grp_fu_563_p_din0,
        grp_fu_563_p_dout0,
        grp_fu_563_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] image_r_address0;
output   image_r_ce0;
output   image_r_we0;
output  [31:0] image_r_d0;
input  [31:0] image_r_q0;
output  [11:0] image_r_address1;
output   image_r_ce1;
output   image_r_we1;
output  [31:0] image_r_d1;
input  [31:0] image_r_q1;
output  [63:0] grp_fu_555_p_din0;
output  [63:0] grp_fu_555_p_din1;
output  [1:0] grp_fu_555_p_opcode;
input  [63:0] grp_fu_555_p_dout0;
output   grp_fu_555_p_ce;
output  [63:0] grp_fu_559_p_din0;
output  [63:0] grp_fu_559_p_din1;
input  [63:0] grp_fu_559_p_dout0;
output   grp_fu_559_p_ce;
output  [31:0] grp_fu_563_p_din0;
input  [63:0] grp_fu_563_p_dout0;
output   grp_fu_563_p_ce;

reg ap_idle;
reg[11:0] image_r_address0;
reg image_r_ce0;
reg image_r_we0;
reg[31:0] image_r_d0;
reg[11:0] image_r_address1;
reg image_r_ce1;
reg image_r_we1;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_state15_pp0_stage2_iter4;
wire    ap_block_state18_pp0_stage2_iter5;
wire    ap_block_state21_pp0_stage2_iter6;
wire    ap_block_state24_pp0_stage2_iter7;
wire    ap_block_state27_pp0_stage2_iter8;
wire    ap_block_state30_pp0_stage2_iter9;
wire    ap_block_state33_pp0_stage2_iter10;
wire    ap_block_state36_pp0_stage2_iter11;
wire    ap_block_state39_pp0_stage2_iter12;
wire    ap_block_state42_pp0_stage2_iter13;
wire    ap_block_state45_pp0_stage2_iter14;
wire    ap_block_state48_pp0_stage2_iter15;
wire    ap_block_state51_pp0_stage2_iter16;
wire    ap_block_state54_pp0_stage2_iter17;
wire    ap_block_state57_pp0_stage2_iter18;
wire    ap_block_state60_pp0_stage2_iter19;
wire    ap_block_state63_pp0_stage2_iter20;
wire    ap_block_state66_pp0_stage2_iter21;
wire    ap_block_state69_pp0_stage2_iter22;
wire    ap_block_state72_pp0_stage2_iter23;
wire    ap_block_state75_pp0_stage2_iter24;
wire    ap_block_state78_pp0_stage2_iter25;
wire    ap_block_state81_pp0_stage2_iter26;
wire    ap_block_state84_pp0_stage2_iter27;
wire    ap_block_state87_pp0_stage2_iter28;
wire    ap_block_state90_pp0_stage2_iter29;
wire    ap_block_state93_pp0_stage2_iter30;
wire    ap_block_state96_pp0_stage2_iter31;
wire    ap_block_state99_pp0_stage2_iter32;
wire    ap_block_state102_pp0_stage2_iter33;
wire    ap_block_state105_pp0_stage2_iter34;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln197_reg_913;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [0:0] icmp_ln197_fu_207_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state16_pp0_stage0_iter5;
wire    ap_block_state19_pp0_stage0_iter6;
wire    ap_block_state22_pp0_stage0_iter7;
wire    ap_block_state25_pp0_stage0_iter8;
wire    ap_block_state28_pp0_stage0_iter9;
wire    ap_block_state31_pp0_stage0_iter10;
wire    ap_block_state34_pp0_stage0_iter11;
wire    ap_block_state37_pp0_stage0_iter12;
wire    ap_block_state40_pp0_stage0_iter13;
wire    ap_block_state43_pp0_stage0_iter14;
wire    ap_block_state46_pp0_stage0_iter15;
wire    ap_block_state49_pp0_stage0_iter16;
wire    ap_block_state52_pp0_stage0_iter17;
wire    ap_block_state55_pp0_stage0_iter18;
wire    ap_block_state58_pp0_stage0_iter19;
wire    ap_block_state61_pp0_stage0_iter20;
wire    ap_block_state64_pp0_stage0_iter21;
wire    ap_block_state67_pp0_stage0_iter22;
wire    ap_block_state70_pp0_stage0_iter23;
wire    ap_block_state73_pp0_stage0_iter24;
wire    ap_block_state76_pp0_stage0_iter25;
wire    ap_block_state79_pp0_stage0_iter26;
wire    ap_block_state82_pp0_stage0_iter27;
wire    ap_block_state85_pp0_stage0_iter28;
wire    ap_block_state88_pp0_stage0_iter29;
wire    ap_block_state91_pp0_stage0_iter30;
wire    ap_block_state94_pp0_stage0_iter31;
wire    ap_block_state97_pp0_stage0_iter32;
wire    ap_block_state100_pp0_stage0_iter33;
wire    ap_block_state103_pp0_stage0_iter34;
wire    ap_block_state106_pp0_stage0_iter35;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln197_reg_913_pp0_iter1_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter2_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter3_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter4_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter5_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter6_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter7_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter8_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter9_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter10_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter11_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter12_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter13_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter14_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter15_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter16_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter17_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter18_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter19_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter20_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter21_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter22_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter23_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter24_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter25_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter26_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter27_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter28_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter29_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter30_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter31_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter32_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter33_reg;
reg   [0:0] icmp_ln197_reg_913_pp0_iter34_reg;
reg   [4:0] i_load_reg_917;
wire   [4:0] add_ln197_fu_222_p2;
reg   [4:0] add_ln197_reg_922;
wire   [4:0] select_ln197_fu_242_p3;
reg   [4:0] select_ln197_reg_927;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_state14_pp0_stage1_iter4;
wire    ap_block_state17_pp0_stage1_iter5;
wire    ap_block_state20_pp0_stage1_iter6;
wire    ap_block_state23_pp0_stage1_iter7;
wire    ap_block_state26_pp0_stage1_iter8;
wire    ap_block_state29_pp0_stage1_iter9;
wire    ap_block_state32_pp0_stage1_iter10;
wire    ap_block_state35_pp0_stage1_iter11;
wire    ap_block_state38_pp0_stage1_iter12;
wire    ap_block_state41_pp0_stage1_iter13;
wire    ap_block_state44_pp0_stage1_iter14;
wire    ap_block_state47_pp0_stage1_iter15;
wire    ap_block_state50_pp0_stage1_iter16;
wire    ap_block_state53_pp0_stage1_iter17;
wire    ap_block_state56_pp0_stage1_iter18;
wire    ap_block_state59_pp0_stage1_iter19;
wire    ap_block_state62_pp0_stage1_iter20;
wire    ap_block_state65_pp0_stage1_iter21;
wire    ap_block_state68_pp0_stage1_iter22;
wire    ap_block_state71_pp0_stage1_iter23;
wire    ap_block_state74_pp0_stage1_iter24;
wire    ap_block_state77_pp0_stage1_iter25;
wire    ap_block_state80_pp0_stage1_iter26;
wire    ap_block_state83_pp0_stage1_iter27;
wire    ap_block_state86_pp0_stage1_iter28;
wire    ap_block_state89_pp0_stage1_iter29;
wire    ap_block_state92_pp0_stage1_iter30;
wire    ap_block_state95_pp0_stage1_iter31;
wire    ap_block_state98_pp0_stage1_iter32;
wire    ap_block_state101_pp0_stage1_iter33;
wire    ap_block_state104_pp0_stage1_iter34;
wire    ap_block_state107_pp0_stage1_iter35;
wire    ap_block_pp0_stage1_11001;
wire   [11:0] mul_ln205_fu_260_p2;
reg   [11:0] mul_ln205_reg_932;
wire  signed [7:0] sub_ln201_fu_282_p2;
reg  signed [7:0] sub_ln201_reg_939;
wire   [7:0] add_ln202_fu_288_p2;
reg   [7:0] add_ln202_reg_945;
reg   [11:0] image_addr_reg_950;
wire    ap_block_pp0_stage2_11001;
reg   [11:0] image_addr_reg_950_pp0_iter1_reg;
reg   [11:0] image_addr_reg_950_pp0_iter2_reg;
reg   [11:0] image_addr_reg_950_pp0_iter3_reg;
reg   [11:0] image_addr_reg_950_pp0_iter4_reg;
reg   [11:0] image_addr_reg_950_pp0_iter5_reg;
reg   [11:0] image_addr_reg_950_pp0_iter6_reg;
reg   [11:0] image_addr_reg_950_pp0_iter7_reg;
reg   [11:0] image_addr_reg_950_pp0_iter8_reg;
reg   [11:0] image_addr_reg_950_pp0_iter9_reg;
reg   [11:0] image_addr_reg_950_pp0_iter10_reg;
reg   [11:0] image_addr_reg_950_pp0_iter11_reg;
reg   [11:0] image_addr_5_reg_956;
reg   [11:0] image_addr_5_reg_956_pp0_iter1_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter2_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter3_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter4_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter5_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter6_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter7_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter8_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter9_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter10_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter11_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter12_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter13_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter14_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter15_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter16_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter17_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter18_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter19_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter20_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter21_reg;
reg   [11:0] image_addr_5_reg_956_pp0_iter22_reg;
wire   [11:0] add_ln205_2_fu_334_p2;
reg   [11:0] add_ln205_2_reg_962;
reg   [11:0] image_addr_6_reg_967;
reg   [11:0] image_addr_6_reg_967_pp0_iter2_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter3_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter4_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter5_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter6_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter7_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter8_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter9_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter10_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter11_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter12_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter13_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter14_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter15_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter16_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter17_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter18_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter19_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter20_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter21_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter22_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter23_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter24_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter25_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter26_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter27_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter28_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter29_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter30_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter31_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter32_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter33_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter34_reg;
reg   [11:0] image_addr_6_reg_967_pp0_iter35_reg;
reg   [31:0] image_load_reg_973;
reg   [31:0] image_load_5_reg_978;
reg   [31:0] image_load_6_reg_983;
reg   [63:0] conv6_reg_988;
wire   [63:0] grp_fu_186_p1;
reg   [63:0] conv7_reg_993;
reg   [63:0] conv8_reg_999;
reg   [63:0] mul4_reg_1005;
wire   [63:0] grp_fu_162_p2;
reg   [63:0] mul5_reg_1010;
wire   [63:0] grp_fu_167_p2;
reg   [63:0] mul8_reg_1015;
reg   [63:0] mul8_reg_1015_pp0_iter6_reg;
reg   [63:0] mul8_reg_1015_pp0_iter7_reg;
reg   [63:0] mul8_reg_1015_pp0_iter8_reg;
reg   [63:0] mul8_reg_1015_pp0_iter9_reg;
reg   [63:0] mul8_reg_1015_pp0_iter10_reg;
reg   [63:0] mul8_reg_1015_pp0_iter11_reg;
reg   [63:0] mul8_reg_1015_pp0_iter12_reg;
reg   [63:0] mul8_reg_1015_pp0_iter13_reg;
reg   [63:0] mul8_reg_1015_pp0_iter14_reg;
reg   [63:0] mul8_reg_1015_pp0_iter15_reg;
reg   [63:0] mul8_reg_1015_pp0_iter16_reg;
reg   [63:0] mul6_reg_1020;
reg   [63:0] mul6_reg_1020_pp0_iter6_reg;
reg   [63:0] mul6_reg_1020_pp0_iter7_reg;
reg   [63:0] mul9_reg_1025;
reg   [63:0] mul9_reg_1025_pp0_iter6_reg;
reg   [63:0] mul9_reg_1025_pp0_iter7_reg;
reg   [63:0] mul9_reg_1025_pp0_iter8_reg;
reg   [63:0] mul9_reg_1025_pp0_iter9_reg;
reg   [63:0] mul9_reg_1025_pp0_iter10_reg;
reg   [63:0] mul9_reg_1025_pp0_iter11_reg;
reg   [63:0] mul9_reg_1025_pp0_iter12_reg;
reg   [63:0] mul9_reg_1025_pp0_iter13_reg;
reg   [63:0] mul9_reg_1025_pp0_iter14_reg;
reg   [63:0] mul9_reg_1025_pp0_iter15_reg;
reg   [63:0] mul9_reg_1025_pp0_iter16_reg;
reg   [63:0] mul9_reg_1025_pp0_iter17_reg;
reg   [63:0] mul9_reg_1025_pp0_iter18_reg;
reg   [63:0] mul10_reg_1030;
reg   [63:0] mul10_reg_1030_pp0_iter7_reg;
reg   [63:0] mul10_reg_1030_pp0_iter8_reg;
reg   [63:0] mul10_reg_1030_pp0_iter9_reg;
reg   [63:0] mul10_reg_1030_pp0_iter10_reg;
reg   [63:0] mul10_reg_1030_pp0_iter11_reg;
reg   [63:0] mul10_reg_1030_pp0_iter12_reg;
reg   [63:0] mul10_reg_1030_pp0_iter13_reg;
reg   [63:0] mul10_reg_1030_pp0_iter14_reg;
reg   [63:0] mul10_reg_1030_pp0_iter15_reg;
reg   [63:0] mul10_reg_1030_pp0_iter16_reg;
reg   [63:0] mul10_reg_1030_pp0_iter17_reg;
reg   [63:0] mul10_reg_1030_pp0_iter18_reg;
reg   [63:0] mul10_reg_1030_pp0_iter19_reg;
reg   [63:0] mul10_reg_1030_pp0_iter20_reg;
reg   [63:0] mul10_reg_1030_pp0_iter21_reg;
reg   [63:0] mul10_reg_1030_pp0_iter22_reg;
reg   [63:0] mul10_reg_1030_pp0_iter23_reg;
reg   [63:0] mul10_reg_1030_pp0_iter24_reg;
reg   [63:0] mul10_reg_1030_pp0_iter25_reg;
reg   [63:0] mul10_reg_1030_pp0_iter26_reg;
reg   [63:0] mul10_reg_1030_pp0_iter27_reg;
reg   [63:0] mul10_reg_1030_pp0_iter28_reg;
reg   [63:0] mul10_reg_1030_pp0_iter29_reg;
reg   [63:0] mul10_reg_1030_pp0_iter30_reg;
reg   [63:0] add6_reg_1035;
reg   [63:0] add7_reg_1040;
reg   [0:0] p_Result_s_reg_1046;
reg   [10:0] xs_exp_V_reg_1051;
wire   [51:0] p_Result_3_fu_420_p1;
reg   [51:0] p_Result_3_reg_1057;
wire   [31:0] val_fu_513_p3;
reg   [31:0] val_reg_1062;
wire   [31:0] result_V_12_fu_526_p3;
reg   [31:0] result_V_12_reg_1068;
reg   [63:0] conv9_reg_1073;
reg   [63:0] mul7_reg_1079;
reg   [63:0] mul_reg_1084;
reg   [63:0] mul_reg_1084_pp0_iter18_reg;
reg   [63:0] mul_reg_1084_pp0_iter19_reg;
reg   [63:0] mul_reg_1084_pp0_iter20_reg;
reg   [63:0] mul_reg_1084_pp0_iter21_reg;
reg   [63:0] mul_reg_1084_pp0_iter22_reg;
reg   [63:0] mul_reg_1084_pp0_iter23_reg;
reg   [63:0] mul_reg_1084_pp0_iter24_reg;
reg   [63:0] mul_reg_1084_pp0_iter25_reg;
reg   [63:0] mul_reg_1084_pp0_iter26_reg;
reg   [63:0] mul_reg_1084_pp0_iter27_reg;
reg   [63:0] mul_reg_1084_pp0_iter28_reg;
reg   [63:0] add8_reg_1089;
wire   [63:0] grp_fu_153_p2;
reg   [63:0] add9_reg_1094;
reg   [0:0] p_Result_4_reg_1100;
reg   [10:0] xs_exp_V_1_reg_1105;
wire   [51:0] p_Result_5_fu_600_p1;
reg   [51:0] p_Result_5_reg_1111;
wire   [31:0] val_1_fu_693_p3;
reg   [31:0] val_1_reg_1116;
wire   [31:0] result_V_13_fu_706_p3;
reg   [31:0] result_V_13_reg_1122;
reg   [63:0] conv_reg_1127;
reg   [63:0] mul3_reg_1132;
reg   [63:0] add2_reg_1137;
reg   [63:0] add3_reg_1142;
reg   [0:0] p_Result_6_reg_1148;
reg   [10:0] xs_exp_V_2_reg_1153;
wire   [51:0] p_Result_7_fu_780_p1;
reg   [51:0] p_Result_7_reg_1159;
wire   [31:0] val_2_fu_873_p3;
reg   [31:0] val_2_reg_1164;
wire   [31:0] result_V_fu_886_p3;
reg   [31:0] result_V_reg_1170;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln205_1_fu_307_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln205_2_fu_320_p1;
wire   [63:0] zext_ln205_3_fu_339_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] j_fu_104;
wire   [4:0] add_ln199_fu_343_p2;
wire    ap_loop_init;
wire    ap_block_pp0_stage1;
reg   [4:0] i_fu_108;
wire   [4:0] select_ln197_1_fu_250_p3;
reg   [4:0] ap_sig_allocacmp_i_load;
reg   [9:0] indvar_flatten20_fu_112;
wire   [9:0] add_ln197_1_fu_213_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten20_load;
reg   [63:0] grp_fu_149_p0;
reg   [63:0] grp_fu_149_p1;
reg   [63:0] grp_fu_153_p0;
reg   [63:0] grp_fu_153_p1;
reg   [63:0] grp_fu_157_p0;
reg   [63:0] grp_fu_157_p1;
reg   [63:0] grp_fu_162_p0;
reg   [63:0] grp_fu_162_p1;
reg   [63:0] grp_fu_167_p0;
reg   [63:0] grp_fu_167_p1;
reg   [63:0] grp_fu_178_p0;
reg   [31:0] grp_fu_183_p0;
reg   [31:0] grp_fu_186_p0;
wire   [0:0] icmp_ln199_fu_236_p2;
wire   [4:0] mul_ln205_fu_260_p0;
wire   [7:0] mul_ln205_fu_260_p1;
wire   [6:0] shl_ln5_fu_270_p3;
wire   [7:0] zext_ln201_fu_278_p1;
wire   [7:0] j_3_cast4_fu_266_p1;
wire  signed [11:0] sext_ln205_fu_299_p1;
wire   [11:0] add_ln205_fu_302_p2;
wire  signed [11:0] sext_ln205_1_fu_312_p1;
wire   [11:0] add_ln205_1_fu_315_p2;
wire   [7:0] add_ln203_fu_325_p2;
wire  signed [11:0] sext_ln205_2_fu_330_p1;
wire   [63:0] bitcast_ln200_fu_353_p1;
wire   [10:0] tmp_s_fu_356_p4;
wire   [51:0] trunc_ln200_fu_366_p1;
wire   [0:0] icmp_ln200_3_fu_376_p2;
wire   [0:0] icmp_ln200_fu_370_p2;
wire   [0:0] or_ln200_fu_382_p2;
wire   [0:0] grp_fu_178_p2;
wire   [0:0] and_ln200_fu_388_p2;
wire   [63:0] data_V_fu_394_p3;
wire   [53:0] mantissa_fu_424_p4;
wire   [11:0] zext_ln515_fu_437_p1;
wire   [11:0] add_ln515_fu_440_p2;
wire   [10:0] sub_ln1512_fu_454_p2;
wire   [0:0] isNeg_fu_446_p3;
wire  signed [11:0] sext_ln1512_fu_459_p1;
wire   [11:0] ush_fu_463_p3;
wire  signed [31:0] sext_ln1488_fu_471_p1;
wire   [136:0] zext_ln15_fu_433_p1;
wire   [136:0] zext_ln1488_fu_475_p1;
wire   [136:0] r_V_fu_479_p2;
wire   [0:0] tmp_fu_491_p3;
wire   [136:0] r_V_3_fu_485_p2;
wire   [31:0] zext_ln818_fu_499_p1;
wire   [31:0] tmp_2_fu_503_p4;
wire   [31:0] result_V_6_fu_521_p2;
wire   [63:0] bitcast_ln200_1_fu_533_p1;
wire   [10:0] tmp_3_fu_536_p4;
wire   [51:0] trunc_ln200_3_fu_546_p1;
wire   [0:0] icmp_ln200_5_fu_556_p2;
wire   [0:0] icmp_ln200_4_fu_550_p2;
wire   [0:0] or_ln200_1_fu_562_p2;
wire   [0:0] and_ln200_1_fu_568_p2;
wire   [63:0] data_V_1_fu_574_p3;
wire   [53:0] mantissa_1_fu_604_p4;
wire   [11:0] zext_ln515_1_fu_617_p1;
wire   [11:0] add_ln515_1_fu_620_p2;
wire   [10:0] sub_ln1512_1_fu_634_p2;
wire   [0:0] isNeg_1_fu_626_p3;
wire  signed [11:0] sext_ln1512_1_fu_639_p1;
wire   [11:0] ush_1_fu_643_p3;
wire  signed [31:0] sext_ln1488_1_fu_651_p1;
wire   [136:0] zext_ln15_1_fu_613_p1;
wire   [136:0] zext_ln1488_1_fu_655_p1;
wire   [136:0] r_V_4_fu_659_p2;
wire   [0:0] tmp_8_fu_671_p3;
wire   [136:0] r_V_5_fu_665_p2;
wire   [31:0] zext_ln818_1_fu_679_p1;
wire   [31:0] tmp_5_fu_683_p4;
wire   [31:0] result_V_9_fu_701_p2;
wire   [63:0] bitcast_ln200_2_fu_713_p1;
wire   [10:0] tmp_6_fu_716_p4;
wire   [51:0] trunc_ln200_4_fu_726_p1;
wire   [0:0] icmp_ln200_7_fu_736_p2;
wire   [0:0] icmp_ln200_6_fu_730_p2;
wire   [0:0] or_ln200_2_fu_742_p2;
wire   [0:0] and_ln200_2_fu_748_p2;
wire   [63:0] data_V_2_fu_754_p3;
wire   [53:0] mantissa_2_fu_784_p4;
wire   [11:0] zext_ln515_2_fu_797_p1;
wire   [11:0] add_ln515_2_fu_800_p2;
wire   [10:0] sub_ln1512_2_fu_814_p2;
wire   [0:0] isNeg_2_fu_806_p3;
wire  signed [11:0] sext_ln1512_2_fu_819_p1;
wire   [11:0] ush_2_fu_823_p3;
wire  signed [31:0] sext_ln1488_2_fu_831_p1;
wire   [136:0] zext_ln15_2_fu_793_p1;
wire   [136:0] zext_ln1488_2_fu_835_p1;
wire   [136:0] r_V_6_fu_839_p2;
wire   [0:0] tmp_12_fu_851_p3;
wire   [136:0] r_V_7_fu_845_p2;
wire   [31:0] zext_ln818_2_fu_859_p1;
wire   [31:0] tmp_9_fu_863_p4;
wire   [31:0] result_V_10_fu_881_p2;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter34_stage1;
reg    ap_idle_pp0_0to33;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to35;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [11:0] mul_ln205_fu_260_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

Application_dadd_64ns_64ns_64_8_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_8_full_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_153_p0),
    .din1(grp_fu_153_p1),
    .ce(1'b1),
    .dout(grp_fu_153_p2)
);

Application_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_162_p0),
    .din1(grp_fu_162_p1),
    .ce(1'b1),
    .dout(grp_fu_162_p2)
);

Application_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_167_p0),
    .din1(grp_fu_167_p1),
    .ce(1'b1),
    .dout(grp_fu_167_p2)
);

Application_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_178_p0),
    .din1(64'd4643176031446892544),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_178_p2)
);

Application_sitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_6_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_186_p0),
    .ce(1'b1),
    .dout(grp_fu_186_p1)
);

Application_mul_5ns_8ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_5ns_8ns_12_1_1_U37(
    .din0(mul_ln205_fu_260_p0),
    .din1(mul_ln205_fu_260_p1),
    .dout(mul_ln205_fu_260_p2)
);

Application_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter34_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
            ap_enable_reg_pp0_iter35 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter27_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter28_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter29_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter30_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter31_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter32_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter33_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter34_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_fu_108 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln197_reg_913 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        i_fu_108 <= select_ln197_1_fu_250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln197_fu_207_p2 == 1'd0))) begin
            indvar_flatten20_fu_112 <= add_ln197_1_fu_213_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten20_fu_112 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_104 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            j_fu_104 <= add_ln199_fu_343_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        add2_reg_1137 <= grp_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        add3_reg_1142 <= grp_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add6_reg_1035 <= grp_fu_555_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add7_reg_1040 <= grp_fu_555_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add8_reg_1089 <= grp_fu_555_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add9_reg_1094 <= grp_fu_153_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln197_fu_207_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln197_reg_922 <= add_ln197_fu_222_p2;
        i_load_reg_917 <= ap_sig_allocacmp_i_load;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln197_reg_913 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln202_reg_945 <= add_ln202_fu_288_p2;
        mul_ln205_reg_932 <= mul_ln205_fu_260_p2;
        select_ln197_reg_927 <= select_ln197_fu_242_p3;
        sub_ln201_reg_939 <= sub_ln201_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln197_reg_913 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        add_ln205_2_reg_962 <= add_ln205_2_fu_334_p2;
        image_addr_5_reg_956 <= zext_ln205_2_fu_320_p1;
        image_addr_reg_950 <= zext_ln205_1_fu_307_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv6_reg_988 <= grp_fu_563_p_dout0;
        conv7_reg_993 <= grp_fu_186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv8_reg_999 <= grp_fu_563_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv9_reg_1073 <= grp_fu_186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        conv_reg_1127 <= grp_fu_563_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln197_reg_913 <= icmp_ln197_fu_207_p2;
        icmp_ln197_reg_913_pp0_iter10_reg <= icmp_ln197_reg_913_pp0_iter9_reg;
        icmp_ln197_reg_913_pp0_iter11_reg <= icmp_ln197_reg_913_pp0_iter10_reg;
        icmp_ln197_reg_913_pp0_iter12_reg <= icmp_ln197_reg_913_pp0_iter11_reg;
        icmp_ln197_reg_913_pp0_iter13_reg <= icmp_ln197_reg_913_pp0_iter12_reg;
        icmp_ln197_reg_913_pp0_iter14_reg <= icmp_ln197_reg_913_pp0_iter13_reg;
        icmp_ln197_reg_913_pp0_iter15_reg <= icmp_ln197_reg_913_pp0_iter14_reg;
        icmp_ln197_reg_913_pp0_iter16_reg <= icmp_ln197_reg_913_pp0_iter15_reg;
        icmp_ln197_reg_913_pp0_iter17_reg <= icmp_ln197_reg_913_pp0_iter16_reg;
        icmp_ln197_reg_913_pp0_iter18_reg <= icmp_ln197_reg_913_pp0_iter17_reg;
        icmp_ln197_reg_913_pp0_iter19_reg <= icmp_ln197_reg_913_pp0_iter18_reg;
        icmp_ln197_reg_913_pp0_iter1_reg <= icmp_ln197_reg_913;
        icmp_ln197_reg_913_pp0_iter20_reg <= icmp_ln197_reg_913_pp0_iter19_reg;
        icmp_ln197_reg_913_pp0_iter21_reg <= icmp_ln197_reg_913_pp0_iter20_reg;
        icmp_ln197_reg_913_pp0_iter22_reg <= icmp_ln197_reg_913_pp0_iter21_reg;
        icmp_ln197_reg_913_pp0_iter23_reg <= icmp_ln197_reg_913_pp0_iter22_reg;
        icmp_ln197_reg_913_pp0_iter24_reg <= icmp_ln197_reg_913_pp0_iter23_reg;
        icmp_ln197_reg_913_pp0_iter25_reg <= icmp_ln197_reg_913_pp0_iter24_reg;
        icmp_ln197_reg_913_pp0_iter26_reg <= icmp_ln197_reg_913_pp0_iter25_reg;
        icmp_ln197_reg_913_pp0_iter27_reg <= icmp_ln197_reg_913_pp0_iter26_reg;
        icmp_ln197_reg_913_pp0_iter28_reg <= icmp_ln197_reg_913_pp0_iter27_reg;
        icmp_ln197_reg_913_pp0_iter29_reg <= icmp_ln197_reg_913_pp0_iter28_reg;
        icmp_ln197_reg_913_pp0_iter2_reg <= icmp_ln197_reg_913_pp0_iter1_reg;
        icmp_ln197_reg_913_pp0_iter30_reg <= icmp_ln197_reg_913_pp0_iter29_reg;
        icmp_ln197_reg_913_pp0_iter31_reg <= icmp_ln197_reg_913_pp0_iter30_reg;
        icmp_ln197_reg_913_pp0_iter32_reg <= icmp_ln197_reg_913_pp0_iter31_reg;
        icmp_ln197_reg_913_pp0_iter33_reg <= icmp_ln197_reg_913_pp0_iter32_reg;
        icmp_ln197_reg_913_pp0_iter34_reg <= icmp_ln197_reg_913_pp0_iter33_reg;
        icmp_ln197_reg_913_pp0_iter3_reg <= icmp_ln197_reg_913_pp0_iter2_reg;
        icmp_ln197_reg_913_pp0_iter4_reg <= icmp_ln197_reg_913_pp0_iter3_reg;
        icmp_ln197_reg_913_pp0_iter5_reg <= icmp_ln197_reg_913_pp0_iter4_reg;
        icmp_ln197_reg_913_pp0_iter6_reg <= icmp_ln197_reg_913_pp0_iter5_reg;
        icmp_ln197_reg_913_pp0_iter7_reg <= icmp_ln197_reg_913_pp0_iter6_reg;
        icmp_ln197_reg_913_pp0_iter8_reg <= icmp_ln197_reg_913_pp0_iter7_reg;
        icmp_ln197_reg_913_pp0_iter9_reg <= icmp_ln197_reg_913_pp0_iter8_reg;
        image_addr_6_reg_967 <= zext_ln205_3_fu_339_p1;
        image_addr_6_reg_967_pp0_iter10_reg <= image_addr_6_reg_967_pp0_iter9_reg;
        image_addr_6_reg_967_pp0_iter11_reg <= image_addr_6_reg_967_pp0_iter10_reg;
        image_addr_6_reg_967_pp0_iter12_reg <= image_addr_6_reg_967_pp0_iter11_reg;
        image_addr_6_reg_967_pp0_iter13_reg <= image_addr_6_reg_967_pp0_iter12_reg;
        image_addr_6_reg_967_pp0_iter14_reg <= image_addr_6_reg_967_pp0_iter13_reg;
        image_addr_6_reg_967_pp0_iter15_reg <= image_addr_6_reg_967_pp0_iter14_reg;
        image_addr_6_reg_967_pp0_iter16_reg <= image_addr_6_reg_967_pp0_iter15_reg;
        image_addr_6_reg_967_pp0_iter17_reg <= image_addr_6_reg_967_pp0_iter16_reg;
        image_addr_6_reg_967_pp0_iter18_reg <= image_addr_6_reg_967_pp0_iter17_reg;
        image_addr_6_reg_967_pp0_iter19_reg <= image_addr_6_reg_967_pp0_iter18_reg;
        image_addr_6_reg_967_pp0_iter20_reg <= image_addr_6_reg_967_pp0_iter19_reg;
        image_addr_6_reg_967_pp0_iter21_reg <= image_addr_6_reg_967_pp0_iter20_reg;
        image_addr_6_reg_967_pp0_iter22_reg <= image_addr_6_reg_967_pp0_iter21_reg;
        image_addr_6_reg_967_pp0_iter23_reg <= image_addr_6_reg_967_pp0_iter22_reg;
        image_addr_6_reg_967_pp0_iter24_reg <= image_addr_6_reg_967_pp0_iter23_reg;
        image_addr_6_reg_967_pp0_iter25_reg <= image_addr_6_reg_967_pp0_iter24_reg;
        image_addr_6_reg_967_pp0_iter26_reg <= image_addr_6_reg_967_pp0_iter25_reg;
        image_addr_6_reg_967_pp0_iter27_reg <= image_addr_6_reg_967_pp0_iter26_reg;
        image_addr_6_reg_967_pp0_iter28_reg <= image_addr_6_reg_967_pp0_iter27_reg;
        image_addr_6_reg_967_pp0_iter29_reg <= image_addr_6_reg_967_pp0_iter28_reg;
        image_addr_6_reg_967_pp0_iter2_reg <= image_addr_6_reg_967;
        image_addr_6_reg_967_pp0_iter30_reg <= image_addr_6_reg_967_pp0_iter29_reg;
        image_addr_6_reg_967_pp0_iter31_reg <= image_addr_6_reg_967_pp0_iter30_reg;
        image_addr_6_reg_967_pp0_iter32_reg <= image_addr_6_reg_967_pp0_iter31_reg;
        image_addr_6_reg_967_pp0_iter33_reg <= image_addr_6_reg_967_pp0_iter32_reg;
        image_addr_6_reg_967_pp0_iter34_reg <= image_addr_6_reg_967_pp0_iter33_reg;
        image_addr_6_reg_967_pp0_iter35_reg <= image_addr_6_reg_967_pp0_iter34_reg;
        image_addr_6_reg_967_pp0_iter3_reg <= image_addr_6_reg_967_pp0_iter2_reg;
        image_addr_6_reg_967_pp0_iter4_reg <= image_addr_6_reg_967_pp0_iter3_reg;
        image_addr_6_reg_967_pp0_iter5_reg <= image_addr_6_reg_967_pp0_iter4_reg;
        image_addr_6_reg_967_pp0_iter6_reg <= image_addr_6_reg_967_pp0_iter5_reg;
        image_addr_6_reg_967_pp0_iter7_reg <= image_addr_6_reg_967_pp0_iter6_reg;
        image_addr_6_reg_967_pp0_iter8_reg <= image_addr_6_reg_967_pp0_iter7_reg;
        image_addr_6_reg_967_pp0_iter9_reg <= image_addr_6_reg_967_pp0_iter8_reg;
        mul10_reg_1030_pp0_iter10_reg <= mul10_reg_1030_pp0_iter9_reg;
        mul10_reg_1030_pp0_iter11_reg <= mul10_reg_1030_pp0_iter10_reg;
        mul10_reg_1030_pp0_iter12_reg <= mul10_reg_1030_pp0_iter11_reg;
        mul10_reg_1030_pp0_iter13_reg <= mul10_reg_1030_pp0_iter12_reg;
        mul10_reg_1030_pp0_iter14_reg <= mul10_reg_1030_pp0_iter13_reg;
        mul10_reg_1030_pp0_iter15_reg <= mul10_reg_1030_pp0_iter14_reg;
        mul10_reg_1030_pp0_iter16_reg <= mul10_reg_1030_pp0_iter15_reg;
        mul10_reg_1030_pp0_iter17_reg <= mul10_reg_1030_pp0_iter16_reg;
        mul10_reg_1030_pp0_iter18_reg <= mul10_reg_1030_pp0_iter17_reg;
        mul10_reg_1030_pp0_iter19_reg <= mul10_reg_1030_pp0_iter18_reg;
        mul10_reg_1030_pp0_iter20_reg <= mul10_reg_1030_pp0_iter19_reg;
        mul10_reg_1030_pp0_iter21_reg <= mul10_reg_1030_pp0_iter20_reg;
        mul10_reg_1030_pp0_iter22_reg <= mul10_reg_1030_pp0_iter21_reg;
        mul10_reg_1030_pp0_iter23_reg <= mul10_reg_1030_pp0_iter22_reg;
        mul10_reg_1030_pp0_iter24_reg <= mul10_reg_1030_pp0_iter23_reg;
        mul10_reg_1030_pp0_iter25_reg <= mul10_reg_1030_pp0_iter24_reg;
        mul10_reg_1030_pp0_iter26_reg <= mul10_reg_1030_pp0_iter25_reg;
        mul10_reg_1030_pp0_iter27_reg <= mul10_reg_1030_pp0_iter26_reg;
        mul10_reg_1030_pp0_iter28_reg <= mul10_reg_1030_pp0_iter27_reg;
        mul10_reg_1030_pp0_iter29_reg <= mul10_reg_1030_pp0_iter28_reg;
        mul10_reg_1030_pp0_iter30_reg <= mul10_reg_1030_pp0_iter29_reg;
        mul10_reg_1030_pp0_iter7_reg <= mul10_reg_1030;
        mul10_reg_1030_pp0_iter8_reg <= mul10_reg_1030_pp0_iter7_reg;
        mul10_reg_1030_pp0_iter9_reg <= mul10_reg_1030_pp0_iter8_reg;
        mul_reg_1084_pp0_iter18_reg <= mul_reg_1084;
        mul_reg_1084_pp0_iter19_reg <= mul_reg_1084_pp0_iter18_reg;
        mul_reg_1084_pp0_iter20_reg <= mul_reg_1084_pp0_iter19_reg;
        mul_reg_1084_pp0_iter21_reg <= mul_reg_1084_pp0_iter20_reg;
        mul_reg_1084_pp0_iter22_reg <= mul_reg_1084_pp0_iter21_reg;
        mul_reg_1084_pp0_iter23_reg <= mul_reg_1084_pp0_iter22_reg;
        mul_reg_1084_pp0_iter24_reg <= mul_reg_1084_pp0_iter23_reg;
        mul_reg_1084_pp0_iter25_reg <= mul_reg_1084_pp0_iter24_reg;
        mul_reg_1084_pp0_iter26_reg <= mul_reg_1084_pp0_iter25_reg;
        mul_reg_1084_pp0_iter27_reg <= mul_reg_1084_pp0_iter26_reg;
        mul_reg_1084_pp0_iter28_reg <= mul_reg_1084_pp0_iter27_reg;
        p_Result_6_reg_1148 <= data_V_2_fu_754_p3[32'd63];
        p_Result_7_reg_1159 <= p_Result_7_fu_780_p1;
        result_V_12_reg_1068 <= result_V_12_fu_526_p3;
        val_1_reg_1116 <= val_1_fu_693_p3;
        xs_exp_V_2_reg_1153 <= {{data_V_2_fu_754_p3[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        image_addr_5_reg_956_pp0_iter10_reg <= image_addr_5_reg_956_pp0_iter9_reg;
        image_addr_5_reg_956_pp0_iter11_reg <= image_addr_5_reg_956_pp0_iter10_reg;
        image_addr_5_reg_956_pp0_iter12_reg <= image_addr_5_reg_956_pp0_iter11_reg;
        image_addr_5_reg_956_pp0_iter13_reg <= image_addr_5_reg_956_pp0_iter12_reg;
        image_addr_5_reg_956_pp0_iter14_reg <= image_addr_5_reg_956_pp0_iter13_reg;
        image_addr_5_reg_956_pp0_iter15_reg <= image_addr_5_reg_956_pp0_iter14_reg;
        image_addr_5_reg_956_pp0_iter16_reg <= image_addr_5_reg_956_pp0_iter15_reg;
        image_addr_5_reg_956_pp0_iter17_reg <= image_addr_5_reg_956_pp0_iter16_reg;
        image_addr_5_reg_956_pp0_iter18_reg <= image_addr_5_reg_956_pp0_iter17_reg;
        image_addr_5_reg_956_pp0_iter19_reg <= image_addr_5_reg_956_pp0_iter18_reg;
        image_addr_5_reg_956_pp0_iter1_reg <= image_addr_5_reg_956;
        image_addr_5_reg_956_pp0_iter20_reg <= image_addr_5_reg_956_pp0_iter19_reg;
        image_addr_5_reg_956_pp0_iter21_reg <= image_addr_5_reg_956_pp0_iter20_reg;
        image_addr_5_reg_956_pp0_iter22_reg <= image_addr_5_reg_956_pp0_iter21_reg;
        image_addr_5_reg_956_pp0_iter2_reg <= image_addr_5_reg_956_pp0_iter1_reg;
        image_addr_5_reg_956_pp0_iter3_reg <= image_addr_5_reg_956_pp0_iter2_reg;
        image_addr_5_reg_956_pp0_iter4_reg <= image_addr_5_reg_956_pp0_iter3_reg;
        image_addr_5_reg_956_pp0_iter5_reg <= image_addr_5_reg_956_pp0_iter4_reg;
        image_addr_5_reg_956_pp0_iter6_reg <= image_addr_5_reg_956_pp0_iter5_reg;
        image_addr_5_reg_956_pp0_iter7_reg <= image_addr_5_reg_956_pp0_iter6_reg;
        image_addr_5_reg_956_pp0_iter8_reg <= image_addr_5_reg_956_pp0_iter7_reg;
        image_addr_5_reg_956_pp0_iter9_reg <= image_addr_5_reg_956_pp0_iter8_reg;
        image_addr_reg_950_pp0_iter10_reg <= image_addr_reg_950_pp0_iter9_reg;
        image_addr_reg_950_pp0_iter11_reg <= image_addr_reg_950_pp0_iter10_reg;
        image_addr_reg_950_pp0_iter1_reg <= image_addr_reg_950;
        image_addr_reg_950_pp0_iter2_reg <= image_addr_reg_950_pp0_iter1_reg;
        image_addr_reg_950_pp0_iter3_reg <= image_addr_reg_950_pp0_iter2_reg;
        image_addr_reg_950_pp0_iter4_reg <= image_addr_reg_950_pp0_iter3_reg;
        image_addr_reg_950_pp0_iter5_reg <= image_addr_reg_950_pp0_iter4_reg;
        image_addr_reg_950_pp0_iter6_reg <= image_addr_reg_950_pp0_iter5_reg;
        image_addr_reg_950_pp0_iter7_reg <= image_addr_reg_950_pp0_iter6_reg;
        image_addr_reg_950_pp0_iter8_reg <= image_addr_reg_950_pp0_iter7_reg;
        image_addr_reg_950_pp0_iter9_reg <= image_addr_reg_950_pp0_iter8_reg;
        mul6_reg_1020_pp0_iter6_reg <= mul6_reg_1020;
        mul6_reg_1020_pp0_iter7_reg <= mul6_reg_1020_pp0_iter6_reg;
        mul9_reg_1025_pp0_iter10_reg <= mul9_reg_1025_pp0_iter9_reg;
        mul9_reg_1025_pp0_iter11_reg <= mul9_reg_1025_pp0_iter10_reg;
        mul9_reg_1025_pp0_iter12_reg <= mul9_reg_1025_pp0_iter11_reg;
        mul9_reg_1025_pp0_iter13_reg <= mul9_reg_1025_pp0_iter12_reg;
        mul9_reg_1025_pp0_iter14_reg <= mul9_reg_1025_pp0_iter13_reg;
        mul9_reg_1025_pp0_iter15_reg <= mul9_reg_1025_pp0_iter14_reg;
        mul9_reg_1025_pp0_iter16_reg <= mul9_reg_1025_pp0_iter15_reg;
        mul9_reg_1025_pp0_iter17_reg <= mul9_reg_1025_pp0_iter16_reg;
        mul9_reg_1025_pp0_iter18_reg <= mul9_reg_1025_pp0_iter17_reg;
        mul9_reg_1025_pp0_iter6_reg <= mul9_reg_1025;
        mul9_reg_1025_pp0_iter7_reg <= mul9_reg_1025_pp0_iter6_reg;
        mul9_reg_1025_pp0_iter8_reg <= mul9_reg_1025_pp0_iter7_reg;
        mul9_reg_1025_pp0_iter9_reg <= mul9_reg_1025_pp0_iter8_reg;
        p_Result_4_reg_1100 <= data_V_1_fu_574_p3[32'd63];
        p_Result_5_reg_1111 <= p_Result_5_fu_600_p1;
        result_V_reg_1170 <= result_V_fu_886_p3;
        val_reg_1062 <= val_fu_513_p3;
        xs_exp_V_1_reg_1105 <= {{data_V_1_fu_574_p3[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        image_load_5_reg_978 <= image_r_q0;
        image_load_reg_973 <= image_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        image_load_6_reg_983 <= image_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul10_reg_1030 <= grp_fu_559_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        mul3_reg_1132 <= grp_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul4_reg_1005 <= grp_fu_559_p_dout0;
        mul5_reg_1010 <= grp_fu_162_p2;
        mul8_reg_1015 <= grp_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul6_reg_1020 <= grp_fu_559_p_dout0;
        mul9_reg_1025 <= grp_fu_162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul7_reg_1079 <= grp_fu_167_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul8_reg_1015_pp0_iter10_reg <= mul8_reg_1015_pp0_iter9_reg;
        mul8_reg_1015_pp0_iter11_reg <= mul8_reg_1015_pp0_iter10_reg;
        mul8_reg_1015_pp0_iter12_reg <= mul8_reg_1015_pp0_iter11_reg;
        mul8_reg_1015_pp0_iter13_reg <= mul8_reg_1015_pp0_iter12_reg;
        mul8_reg_1015_pp0_iter14_reg <= mul8_reg_1015_pp0_iter13_reg;
        mul8_reg_1015_pp0_iter15_reg <= mul8_reg_1015_pp0_iter14_reg;
        mul8_reg_1015_pp0_iter16_reg <= mul8_reg_1015_pp0_iter15_reg;
        mul8_reg_1015_pp0_iter6_reg <= mul8_reg_1015;
        mul8_reg_1015_pp0_iter7_reg <= mul8_reg_1015_pp0_iter6_reg;
        mul8_reg_1015_pp0_iter8_reg <= mul8_reg_1015_pp0_iter7_reg;
        mul8_reg_1015_pp0_iter9_reg <= mul8_reg_1015_pp0_iter8_reg;
        p_Result_3_reg_1057 <= p_Result_3_fu_420_p1;
        p_Result_s_reg_1046 <= data_V_fu_394_p3[32'd63];
        result_V_13_reg_1122 <= result_V_13_fu_706_p3;
        val_2_reg_1164 <= val_2_fu_873_p3;
        xs_exp_V_reg_1051 <= {{data_V_fu_394_p3[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_reg_1084 <= grp_fu_162_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln197_reg_913 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln197_reg_913_pp0_iter34_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_condition_exit_pp0_iter34_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter34_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter34_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to33 = 1'b1;
    end else begin
        ap_idle_pp0_0to33 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_1to35 = 1'b1;
    end else begin
        ap_idle_pp0_1to35 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 5'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_108;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten20_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten20_load = indvar_flatten20_fu_112;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_149_p0 = mul7_reg_1079;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_149_p0 = add6_reg_1035;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_149_p0 = mul4_reg_1005;
    end else begin
        grp_fu_149_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_149_p1 = mul8_reg_1015_pp0_iter16_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_149_p1 = mul6_reg_1020_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_149_p1 = mul5_reg_1010;
    end else begin
        grp_fu_149_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        grp_fu_153_p0 = add2_reg_1137;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        grp_fu_153_p0 = mul_reg_1084_pp0_iter28_reg;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_153_p0 = add8_reg_1089;
    end else begin
        grp_fu_153_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        grp_fu_153_p1 = mul10_reg_1030_pp0_iter30_reg;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        grp_fu_153_p1 = mul3_reg_1132;
    end else if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_153_p1 = mul9_reg_1025_pp0_iter18_reg;
    end else begin
        grp_fu_153_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)))) begin
        grp_fu_157_p0 = conv8_reg_999;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_157_p0 = conv6_reg_988;
    end else begin
        grp_fu_157_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_157_p1 = 64'd4593887792700019704;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_157_p1 = 64'd4595977462927119614;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_157_p1 = 64'd4600751278532132340;
    end else begin
        grp_fu_157_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_162_p0 = conv9_reg_1073;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_162_p0 = conv8_reg_999;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_162_p0 = conv7_reg_993;
    end else begin
        grp_fu_162_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_162_p1 = 64'd4598571536312485020;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_162_p1 = 64'd4595220858189721371;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_162_p1 = 64'd4605101755772172239;
    end else begin
        grp_fu_162_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_167_p0 = conv_reg_1127;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_167_p0 = conv9_reg_1073;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_167_p0 = conv7_reg_993;
    end else begin
        grp_fu_167_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_167_p1 = 64'd4602985063947308106;
    end else if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_167_p1 = 64'd4599958644997715132;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_167_p1 = 64'd4604354158234028737;
    end else begin
        grp_fu_167_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        grp_fu_178_p0 = add3_reg_1142;
    end else if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_178_p0 = add9_reg_1094;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_178_p0 = add7_reg_1040;
    end else begin
        grp_fu_178_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_183_p0 = result_V_13_reg_1122;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_183_p0 = image_load_6_reg_983;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_183_p0 = image_load_reg_973;
    end else begin
        grp_fu_183_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_186_p0 = result_V_12_reg_1068;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_186_p0 = image_load_5_reg_978;
    end else begin
        grp_fu_186_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        image_r_address0 = image_addr_6_reg_967_pp0_iter35_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        image_r_address0 = image_addr_reg_950_pp0_iter11_reg;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        image_r_address0 = zext_ln205_2_fu_320_p1;
    end else begin
        image_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        image_r_address1 = image_addr_5_reg_956_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        image_r_address1 = zext_ln205_3_fu_339_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        image_r_address1 = zext_ln205_1_fu_307_p1;
    end else begin
        image_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter35 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        image_r_ce0 = 1'b1;
    end else begin
        image_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        image_r_ce1 = 1'b1;
    end else begin
        image_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        image_r_d0 = result_V_reg_1170;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        image_r_d0 = result_V_12_fu_526_p3;
    end else begin
        image_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter35 == 1'b1)))) begin
        image_r_we0 = 1'b1;
    end else begin
        image_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        image_r_we1 = 1'b1;
    end else begin
        image_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to35 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter34_stage1) & (ap_idle_pp0_0to33 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln197_1_fu_213_p2 = (ap_sig_allocacmp_indvar_flatten20_load + 10'd1);

assign add_ln197_fu_222_p2 = (ap_sig_allocacmp_i_load + 5'd1);

assign add_ln199_fu_343_p2 = (select_ln197_reg_927 + 5'd1);

assign add_ln202_fu_288_p2 = ($signed(sub_ln201_fu_282_p2) + $signed(8'd1));

assign add_ln203_fu_325_p2 = ($signed(sub_ln201_reg_939) + $signed(8'd2));

assign add_ln205_1_fu_315_p2 = ($signed(mul_ln205_reg_932) + $signed(sext_ln205_1_fu_312_p1));

assign add_ln205_2_fu_334_p2 = ($signed(mul_ln205_reg_932) + $signed(sext_ln205_2_fu_330_p1));

assign add_ln205_fu_302_p2 = ($signed(mul_ln205_reg_932) + $signed(sext_ln205_fu_299_p1));

assign add_ln515_1_fu_620_p2 = ($signed(zext_ln515_1_fu_617_p1) + $signed(12'd3073));

assign add_ln515_2_fu_800_p2 = ($signed(zext_ln515_2_fu_797_p1) + $signed(12'd3073));

assign add_ln515_fu_440_p2 = ($signed(zext_ln515_fu_437_p1) + $signed(12'd3073));

assign and_ln200_1_fu_568_p2 = (or_ln200_1_fu_562_p2 & grp_fu_178_p2);

assign and_ln200_2_fu_748_p2 = (or_ln200_2_fu_742_p2 & grp_fu_178_p2);

assign and_ln200_fu_388_p2 = (or_ln200_fu_382_p2 & grp_fu_178_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage1_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage2_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage1_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage2_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage1_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage2_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage2_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage2_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage2_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage2_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage2_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage2_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage2_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage2_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage2_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage2_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage1_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage2_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage1_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage2_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage1_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage2_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage1_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage2_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage1_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage2_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign bitcast_ln200_1_fu_533_p1 = add9_reg_1094;

assign bitcast_ln200_2_fu_713_p1 = add3_reg_1142;

assign bitcast_ln200_fu_353_p1 = add7_reg_1040;

assign data_V_1_fu_574_p3 = ((and_ln200_1_fu_568_p2[0:0] == 1'b1) ? 64'd4643176031446892544 : bitcast_ln200_1_fu_533_p1);

assign data_V_2_fu_754_p3 = ((and_ln200_2_fu_748_p2[0:0] == 1'b1) ? 64'd4643176031446892544 : bitcast_ln200_2_fu_713_p1);

assign data_V_fu_394_p3 = ((and_ln200_fu_388_p2[0:0] == 1'b1) ? 64'd4643176031446892544 : bitcast_ln200_fu_353_p1);

assign grp_fu_555_p_ce = 1'b1;

assign grp_fu_555_p_din0 = grp_fu_149_p0;

assign grp_fu_555_p_din1 = grp_fu_149_p1;

assign grp_fu_555_p_opcode = 2'd0;

assign grp_fu_559_p_ce = 1'b1;

assign grp_fu_559_p_din0 = grp_fu_157_p0;

assign grp_fu_559_p_din1 = grp_fu_157_p1;

assign grp_fu_563_p_ce = 1'b1;

assign grp_fu_563_p_din0 = grp_fu_183_p0;

assign icmp_ln197_fu_207_p2 = ((ap_sig_allocacmp_indvar_flatten20_load == 10'd690) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_236_p2 = ((j_fu_104 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln200_3_fu_376_p2 = ((trunc_ln200_fu_366_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_4_fu_550_p2 = ((tmp_3_fu_536_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln200_5_fu_556_p2 = ((trunc_ln200_3_fu_546_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_6_fu_730_p2 = ((tmp_6_fu_716_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln200_7_fu_736_p2 = ((trunc_ln200_4_fu_726_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_370_p2 = ((tmp_s_fu_356_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign image_r_d1 = ((p_Result_4_reg_1100[0:0] == 1'b1) ? result_V_9_fu_701_p2 : val_1_reg_1116);

assign isNeg_1_fu_626_p3 = add_ln515_1_fu_620_p2[32'd11];

assign isNeg_2_fu_806_p3 = add_ln515_2_fu_800_p2[32'd11];

assign isNeg_fu_446_p3 = add_ln515_fu_440_p2[32'd11];

assign j_3_cast4_fu_266_p1 = select_ln197_fu_242_p3;

assign mantissa_1_fu_604_p4 = {{{{1'd1}, {p_Result_5_reg_1111}}}, {1'd0}};

assign mantissa_2_fu_784_p4 = {{{{1'd1}, {p_Result_7_reg_1159}}}, {1'd0}};

assign mantissa_fu_424_p4 = {{{{1'd1}, {p_Result_3_reg_1057}}}, {1'd0}};

assign mul_ln205_fu_260_p0 = mul_ln205_fu_260_p00;

assign mul_ln205_fu_260_p00 = select_ln197_1_fu_250_p3;

assign mul_ln205_fu_260_p1 = 12'd90;

assign or_ln200_1_fu_562_p2 = (icmp_ln200_5_fu_556_p2 | icmp_ln200_4_fu_550_p2);

assign or_ln200_2_fu_742_p2 = (icmp_ln200_7_fu_736_p2 | icmp_ln200_6_fu_730_p2);

assign or_ln200_fu_382_p2 = (icmp_ln200_fu_370_p2 | icmp_ln200_3_fu_376_p2);

assign p_Result_3_fu_420_p1 = data_V_fu_394_p3[51:0];

assign p_Result_5_fu_600_p1 = data_V_1_fu_574_p3[51:0];

assign p_Result_7_fu_780_p1 = data_V_2_fu_754_p3[51:0];

assign r_V_3_fu_485_p2 = zext_ln15_fu_433_p1 << zext_ln1488_fu_475_p1;

assign r_V_4_fu_659_p2 = zext_ln15_1_fu_613_p1 >> zext_ln1488_1_fu_655_p1;

assign r_V_5_fu_665_p2 = zext_ln15_1_fu_613_p1 << zext_ln1488_1_fu_655_p1;

assign r_V_6_fu_839_p2 = zext_ln15_2_fu_793_p1 >> zext_ln1488_2_fu_835_p1;

assign r_V_7_fu_845_p2 = zext_ln15_2_fu_793_p1 << zext_ln1488_2_fu_835_p1;

assign r_V_fu_479_p2 = zext_ln15_fu_433_p1 >> zext_ln1488_fu_475_p1;

assign result_V_10_fu_881_p2 = (32'd0 - val_2_reg_1164);

assign result_V_12_fu_526_p3 = ((p_Result_s_reg_1046[0:0] == 1'b1) ? result_V_6_fu_521_p2 : val_reg_1062);

assign result_V_13_fu_706_p3 = ((p_Result_4_reg_1100[0:0] == 1'b1) ? result_V_9_fu_701_p2 : val_1_reg_1116);

assign result_V_6_fu_521_p2 = (32'd0 - val_reg_1062);

assign result_V_9_fu_701_p2 = (32'd0 - val_1_reg_1116);

assign result_V_fu_886_p3 = ((p_Result_6_reg_1148[0:0] == 1'b1) ? result_V_10_fu_881_p2 : val_2_reg_1164);

assign select_ln197_1_fu_250_p3 = ((icmp_ln199_fu_236_p2[0:0] == 1'b1) ? add_ln197_reg_922 : i_load_reg_917);

assign select_ln197_fu_242_p3 = ((icmp_ln199_fu_236_p2[0:0] == 1'b1) ? 5'd0 : j_fu_104);

assign sext_ln1488_1_fu_651_p1 = $signed(ush_1_fu_643_p3);

assign sext_ln1488_2_fu_831_p1 = $signed(ush_2_fu_823_p3);

assign sext_ln1488_fu_471_p1 = $signed(ush_fu_463_p3);

assign sext_ln1512_1_fu_639_p1 = $signed(sub_ln1512_1_fu_634_p2);

assign sext_ln1512_2_fu_819_p1 = $signed(sub_ln1512_2_fu_814_p2);

assign sext_ln1512_fu_459_p1 = $signed(sub_ln1512_fu_454_p2);

assign sext_ln205_1_fu_312_p1 = $signed(add_ln202_reg_945);

assign sext_ln205_2_fu_330_p1 = $signed(add_ln203_fu_325_p2);

assign sext_ln205_fu_299_p1 = sub_ln201_reg_939;

assign shl_ln5_fu_270_p3 = {{select_ln197_fu_242_p3}, {2'd0}};

assign sub_ln1512_1_fu_634_p2 = (11'd1023 - xs_exp_V_1_reg_1105);

assign sub_ln1512_2_fu_814_p2 = (11'd1023 - xs_exp_V_2_reg_1153);

assign sub_ln1512_fu_454_p2 = (11'd1023 - xs_exp_V_reg_1051);

assign sub_ln201_fu_282_p2 = (zext_ln201_fu_278_p1 - j_3_cast4_fu_266_p1);

assign tmp_12_fu_851_p3 = r_V_6_fu_839_p2[32'd53];

assign tmp_2_fu_503_p4 = {{r_V_3_fu_485_p2[84:53]}};

assign tmp_3_fu_536_p4 = {{bitcast_ln200_1_fu_533_p1[62:52]}};

assign tmp_5_fu_683_p4 = {{r_V_5_fu_665_p2[84:53]}};

assign tmp_6_fu_716_p4 = {{bitcast_ln200_2_fu_713_p1[62:52]}};

assign tmp_8_fu_671_p3 = r_V_4_fu_659_p2[32'd53];

assign tmp_9_fu_863_p4 = {{r_V_7_fu_845_p2[84:53]}};

assign tmp_fu_491_p3 = r_V_fu_479_p2[32'd53];

assign tmp_s_fu_356_p4 = {{bitcast_ln200_fu_353_p1[62:52]}};

assign trunc_ln200_3_fu_546_p1 = bitcast_ln200_1_fu_533_p1[51:0];

assign trunc_ln200_4_fu_726_p1 = bitcast_ln200_2_fu_713_p1[51:0];

assign trunc_ln200_fu_366_p1 = bitcast_ln200_fu_353_p1[51:0];

assign ush_1_fu_643_p3 = ((isNeg_1_fu_626_p3[0:0] == 1'b1) ? sext_ln1512_1_fu_639_p1 : add_ln515_1_fu_620_p2);

assign ush_2_fu_823_p3 = ((isNeg_2_fu_806_p3[0:0] == 1'b1) ? sext_ln1512_2_fu_819_p1 : add_ln515_2_fu_800_p2);

assign ush_fu_463_p3 = ((isNeg_fu_446_p3[0:0] == 1'b1) ? sext_ln1512_fu_459_p1 : add_ln515_fu_440_p2);

assign val_1_fu_693_p3 = ((isNeg_1_fu_626_p3[0:0] == 1'b1) ? zext_ln818_1_fu_679_p1 : tmp_5_fu_683_p4);

assign val_2_fu_873_p3 = ((isNeg_2_fu_806_p3[0:0] == 1'b1) ? zext_ln818_2_fu_859_p1 : tmp_9_fu_863_p4);

assign val_fu_513_p3 = ((isNeg_fu_446_p3[0:0] == 1'b1) ? zext_ln818_fu_499_p1 : tmp_2_fu_503_p4);

assign zext_ln1488_1_fu_655_p1 = $unsigned(sext_ln1488_1_fu_651_p1);

assign zext_ln1488_2_fu_835_p1 = $unsigned(sext_ln1488_2_fu_831_p1);

assign zext_ln1488_fu_475_p1 = $unsigned(sext_ln1488_fu_471_p1);

assign zext_ln15_1_fu_613_p1 = mantissa_1_fu_604_p4;

assign zext_ln15_2_fu_793_p1 = mantissa_2_fu_784_p4;

assign zext_ln15_fu_433_p1 = mantissa_fu_424_p4;

assign zext_ln201_fu_278_p1 = shl_ln5_fu_270_p3;

assign zext_ln205_1_fu_307_p1 = add_ln205_fu_302_p2;

assign zext_ln205_2_fu_320_p1 = add_ln205_1_fu_315_p2;

assign zext_ln205_3_fu_339_p1 = add_ln205_2_reg_962;

assign zext_ln515_1_fu_617_p1 = xs_exp_V_1_reg_1105;

assign zext_ln515_2_fu_797_p1 = xs_exp_V_2_reg_1153;

assign zext_ln515_fu_437_p1 = xs_exp_V_reg_1051;

assign zext_ln818_1_fu_679_p1 = tmp_8_fu_671_p3;

assign zext_ln818_2_fu_859_p1 = tmp_12_fu_851_p3;

assign zext_ln818_fu_499_p1 = tmp_fu_491_p3;

endmodule //Application_Application_Pipeline_VITIS_LOOP_197_12_VITIS_LOOP_199_13
