0.6
2019.2
Nov  6 2019
21:42:20
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_master_gmem0.v,1591890157,systemVerilog,,,,AESL_axi_master_gmem0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_master_gmem1.v,1591890157,systemVerilog,,,,AESL_axi_master_gmem1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/AESL_axi_slave_control.v,1591890157,systemVerilog,,,,AESL_axi_slave_control,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.autotb.v,1591890157,systemVerilog,,,,apatb_accel_in_circle_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.v,1591890114,systemVerilog,,,,accel_in_circle_accel_in_circle,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_control_s_axi.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_control_s_axi,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_gmem0_m_axi.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_gmem0_m_axi;accel_in_circle_accel_in_circle_gmem0_m_axi_buffer;accel_in_circle_accel_in_circle_gmem0_m_axi_decoder;accel_in_circle_accel_in_circle_gmem0_m_axi_fifo;accel_in_circle_accel_in_circle_gmem0_m_axi_read;accel_in_circle_accel_in_circle_gmem0_m_axi_reg_slice;accel_in_circle_accel_in_circle_gmem0_m_axi_throttl;accel_in_circle_accel_in_circle_gmem0_m_axi_write,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle_gmem1_m_axi.v,1591890116,systemVerilog,,,,accel_in_circle_accel_in_circle_gmem1_m_axi;accel_in_circle_accel_in_circle_gmem1_m_axi_buffer;accel_in_circle_accel_in_circle_gmem1_m_axi_decoder;accel_in_circle_accel_in_circle_gmem1_m_axi_fifo;accel_in_circle_accel_in_circle_gmem1_m_axi_read;accel_in_circle_accel_in_circle_gmem1_m_axi_reg_slice;accel_in_circle_accel_in_circle_gmem1_m_axi_throttl;accel_in_circle_accel_in_circle_gmem1_m_axi_write,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32.vhd,1591890193,vhdl,,,,accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32.vhd,1591890195,vhdl,,,,accel_in_circle_accel_in_circle_ap_fcmp_0_no_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32.vhd,1591890194,vhdl,,,,accel_in_circle_accel_in_circle_ap_fmul_0_max_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/ip/xil_defaultlib/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32.vhd,1591890192,vhdl,,,,accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
