<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/arm/aducrf101/Common/ADuCRF101.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_63a58e28f211664b95560a56f453d705.html">arm</a></li><li class="navelem"><a class="el" href="dir_f8ae0882dfacbefdc7cc4e17ec06080d.html">aducrf101</a></li><li class="navelem"><a class="el" href="dir_6cece4b841dffd46e77c3dc891e73241.html">Common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ADuCRF101.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ADuCRF101_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/****************************************************************************************************/</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __ADUCRF101_H__</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __ADUCRF101_H__</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __NO_MMR_STRUCTS__</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// The new style CMSIS structure definitions for MMRs clash with</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// the old style defs. If the old style are required for compilation</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// then set __NO_MMR_STRUCTS__ to 0x1</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__ADUCRF101.html#ga49c78c86873b6e1d61f4c1a78a6c7696">   59</a></span>&#160;<span class="preprocessor">#define __NO_MMR_STRUCTS__ 0x0</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* -------------------------  Interrupt Number Definition  ------------------------ */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group__ADUCRF101.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   69</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* -------------------  Cortex-M3 Processor Exceptions Numbers  ------------------- */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">   71</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a>                        = -15,  </div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   72</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>               = -14,  </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   73</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>                    = -13,  </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   74</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>             = -12,  </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   75</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                     = -11,  </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   76</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>                   = -10,  </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   77</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                       = -5,   </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   78</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>                 = -4,   </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   79</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                       = -2,   </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   80</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                      = -1,   </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">// --------------------------  ADUCRF101 Specific Interrupt Numbers  ------------------------------</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a852314a70538b796616882c084221ac3">   82</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a852314a70538b796616882c084221ac3">WUT_IRQn</a>                          = 0,    </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0a3db3233549f012f8ecb88f0510adcf">   83</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a>                        = 1,    </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad855ae101e21a04054a9844066900d7c">   84</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a>                        = 2,    </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40ab356422a691418668d6bbfd9f17b9">   85</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40ab356422a691418668d6bbfd9f17b9">EINT2_IRQn</a>                        = 3,    </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14098dd2e0d0331c1e5f1f80dde14371">   86</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14098dd2e0d0331c1e5f1f80dde14371">EINT3_IRQn</a>                        = 4,    </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1653c4a4ba70da089ca62aa5b4c6b0a8">   87</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1653c4a4ba70da089ca62aa5b4c6b0a8">EINT4_IRQn</a>                        = 5,    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a517ed1cfd2ca631685c6be33c1e9beed">   88</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a517ed1cfd2ca631685c6be33c1e9beed">EINT5_IRQn</a>                        = 6,    </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e2f49817e68edd107b2b4c7b8fd09e6">   89</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e2f49817e68edd107b2b4c7b8fd09e6">EINT6_IRQn</a>                        = 7,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5c92a01d81090a876195578a369d837e">   90</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5c92a01d81090a876195578a369d837e">EINT7_IRQn</a>                        = 8,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a9f17e4132174ac03c837beaf8686b3">   91</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a9f17e4132174ac03c837beaf8686b3">EINT8_IRQn</a>                        = 9,    </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0afd199948c8495714c7e1c603da3dbf">   92</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0afd199948c8495714c7e1c603da3dbf">UHFTRX_IRQn</a>                       = 9,    </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">   93</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a>                          = 10,   </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">   94</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a>                       = 12,   </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">   95</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a>                       = 13,   </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">   96</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                         = 14,   </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   97</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                        = 15,   </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">   98</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a>                         = 16,   </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">   99</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                         = 17,   </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  100</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                         = 18,   </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">  101</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">I2CS_IRQn</a>                         = 19,   </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a587f9608fe481685efa8c06bbbfd7c12">  102</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a587f9608fe481685efa8c06bbbfd7c12">I2CM_IRQn</a>                         = 20,   </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cd886af7ded5842ab83185e6ca6785a">  103</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cd886af7ded5842ab83185e6ca6785a">DMA_ERR_IRQn</a>                      = 23,   </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac932641e7425c5cba2924327d81bb62b">  104</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac932641e7425c5cba2924327d81bb62b">DMA_SPI1_TX_IRQn</a>                  = 24,   </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d2d0173067ee8e214bdecf66827f835">  105</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d2d0173067ee8e214bdecf66827f835">DMA_SPI1_RX_IRQn</a>                  = 25,   </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3b015f6e6c1f870fee0558d430412fe">  106</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3b015f6e6c1f870fee0558d430412fe">DMA_UART_TX_IRQn</a>                  = 26,   </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a910f6815cbacdf752c20fd99fd6cf314">  107</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a910f6815cbacdf752c20fd99fd6cf314">DMA_UART_RX_IRQn</a>                  = 27,   </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af11f162935fa0f071b0522df4d24b2c4">  108</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af11f162935fa0f071b0522df4d24b2c4">DMA_I2CS_TX_IRQn</a>                  = 28,   </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2482876e399d3f1aeefcfa25436ffd72">  109</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2482876e399d3f1aeefcfa25436ffd72">DMA_I2CS_RX_IRQn</a>                  = 29,   </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b2c84454e9c6c67b640fbe88660a599">  110</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b2c84454e9c6c67b640fbe88660a599">DMA_I2CM_TX_IRQn</a>                  = 30,   </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d705e291f95c15c6a0ed8a2c12a6a3">  111</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d705e291f95c15c6a0ed8a2c12a6a3">DMA_I2CM_RX_IRQn</a>                  = 31,   </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f62f177ab73ededa11bf8eee15cbd53">  112</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f62f177ab73ededa11bf8eee15cbd53">DMA_ADC0_IRQn</a>                     = 35,   </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a370ce16ac167ac697bb08b4e07d7d647">  113</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a370ce16ac167ac697bb08b4e07d7d647">DMA_SPI0_TX_IRQn</a>                  = 36,   </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab0b499980ad702a9c723074ec9e0ffc">  114</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab0b499980ad702a9c723074ec9e0ffc">DMA_SPI0_RX_IRQn</a>                  = 37,   </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6bb19bd6eaa8f74b89063ddd78385b5">  115</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6bb19bd6eaa8f74b89063ddd78385b5">PWM_TRIP_IRQn</a>                     = 38,   </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abce5b02c0a1b793cac92fdc6a380bbbe">  116</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abce5b02c0a1b793cac92fdc6a380bbbe">PWM_PAIR0_IRQn</a>                    = 39,   </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62246bca5f806b477216fc023ab3a4c6">  117</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62246bca5f806b477216fc023ab3a4c6">PWM_PAIR1_IRQn</a>                    = 40,   </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a18a815606b0eb19ebdc462e2f8c94af3">  118</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a18a815606b0eb19ebdc462e2f8c94af3">PWM_PAIR2_IRQn</a>                    = 41,   </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a97531b8fcaf862169e25ba1e136d7813">  119</a></span>&#160;  <a class="code" href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a97531b8fcaf862169e25ba1e136d7813">PWM_PAIR3_IRQn</a>                    = 42    </div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;} <a class="code" href="group__ADUCRF101.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* ================      Processor and Core Peripheral Section     ================ */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* ----------------Configuration of the cm3 Processor and Core Peripherals---------------- */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__Configuration__of__CMSIS.html#gac6a3f185c4640e06443c18b3c8d93f53">  133</a></span>&#160;<span class="preprocessor">#define __CM3_REV              0x0200       </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__Configuration__of__CMSIS.html#ga4127d1b31aaf336fab3d7329d117f448">  134</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0         </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">  135</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          3         </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__Configuration__of__CMSIS.html#gab58771b4ec03f9bdddc84770f7c95c68">  136</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0          </span><span class="comment">/* End of group Configuration_of_CMSIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&gt;</span>                       </div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__ADuCRF101_8h.html">system_ADuCRF101.h</a>&quot;</span>               </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/* ================       Device Specific Peripheral Section       ================ */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* -------------------  Start of section using anonymous unions  ------------------ */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#if defined(__CC_ARM)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif defined(__ICCARM__)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#elif defined(__TMS470__)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#elif defined(__TASKING__)</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">  #pragma warning 586</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/* TCON[EVENTEN] - Enable event bit. */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf66bcda83e9fdd6e51ef212b12799a95">  173</a></span>&#160;<span class="preprocessor">#define TCON_EVENTEN_MSK               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf77a829b20c768d715ffde097123b412">  174</a></span>&#160;<span class="preprocessor">#define TCON_EVENTEN                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90544c66fa7a1d2f90913918f78eff19">  175</a></span>&#160;<span class="preprocessor">#define TCON_EVENTEN_DIS               (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Cleared by user.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6691408c86c3a9c693966ba42f4e6a9">  176</a></span>&#160;<span class="preprocessor">#define TCON_EVENTEN_EN                (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Enable time capture of an event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* TCON[EVENT] - Event select bits. Settings not described are reserved and should not be used. */</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb370ea35b59cbf90b6c75e282bbf2b6">  179</a></span>&#160;<span class="preprocessor">#define TCON_EVENT_MSK                 (0xF   &lt;&lt; 8  )</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* TCON[RLD] - Reload control bit for periodic mode. */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd7ddf03ec811e7299f4395820e5a629">  182</a></span>&#160;<span class="preprocessor">#define TCON_RLD_MSK                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87f0cd4803e4dd5191d5adbaee3ad774">  183</a></span>&#160;<span class="preprocessor">#define TCON_RLD                       (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ff53b499ad450736b1f1f6bd86c8a45">  184</a></span>&#160;<span class="preprocessor">#define TCON_RLD_DIS                   (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Reload on a time out. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbfbff569a9a8a93c4cd99fd83dbe68a">  185</a></span>&#160;<span class="preprocessor">#define TCON_RLD_EN                    (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Reload the counter on a write to T0CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* TCON[CLK] - Clock select. */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae06b764b1dfc027a3f43a53a4818181e">  188</a></span>&#160;<span class="preprocessor">#define TCON_CLK_MSK                   (0x3   &lt;&lt; 5  )</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad4e995cb7b9d1ca61acdfc93eb162cb">  189</a></span>&#160;<span class="preprocessor">#define TCON_CLK_UCLK                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* UCLK. Undivided system clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d00ff2bfef9cfcdecfb3510d7b5a111">  190</a></span>&#160;<span class="preprocessor">#define TCON_CLK_PCLK                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* PCLK. Peripheral clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa543d9de3092f9a85298d6fa1e7a9bf5">  191</a></span>&#160;<span class="preprocessor">#define TCON_CLK_LFOSC                 (0x2   &lt;&lt; 5  ) </span><span class="comment">/* LFOSC. 32 kHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga522d94d43a87a142e99c2d5687283546">  192</a></span>&#160;<span class="preprocessor">#define TCON_CLK_LFXTAL                (0x3   &lt;&lt; 5  ) </span><span class="comment">/* LFXTAL. 32 kHz external crystal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* TCON[ENABLE] - Timer enable bit. */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0512a85dc727197b5706fe4c690bb4a7">  195</a></span>&#160;<span class="preprocessor">#define TCON_ENABLE_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf904815ea5ef2334e3315c3d2492fd96">  196</a></span>&#160;<span class="preprocessor">#define TCON_ENABLE                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabac0b9b931723a438a1993a88d7a4077">  197</a></span>&#160;<span class="preprocessor">#define TCON_ENABLE_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable the timer. Clearing this bit resets the timer, including the T0VAL register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac28e78801d088dd84e22e963a6c571f6">  198</a></span>&#160;<span class="preprocessor">#define TCON_ENABLE_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable the timer.  The timer starts counting from its initial value, 0 if count-up mode or 0xFFFF if count-down mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* TCON[MOD] - Timer mode. */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4817449a1e920d94055d7fea82174fce">  201</a></span>&#160;<span class="preprocessor">#define TCON_MOD_MSK                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab555d0a7ae1581df7f2e2073115e5d6e">  202</a></span>&#160;<span class="preprocessor">#define TCON_MOD                       (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0d8b6c01ef5033d92e310f79c947f2e">  203</a></span>&#160;<span class="preprocessor">#define TCON_MOD_FREERUN               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* FREERUN. Operate in free running mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77b0d949582df6115677fac2da399732">  204</a></span>&#160;<span class="preprocessor">#define TCON_MOD_PERIODIC              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* PERIODIC. Operate in periodic mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* TCON[UP] - Count down/up. */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b80f5582eec750e922765fc1df93455">  207</a></span>&#160;<span class="preprocessor">#define TCON_UP_MSK                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga051d82821b1bacb189ede6b4e103d3b8">  208</a></span>&#160;<span class="preprocessor">#define TCON_UP                        (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace71909cb1476b00ab9a307939720c4a">  209</a></span>&#160;<span class="preprocessor">#define TCON_UP_DIS                    (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Timer to count down. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf29bef0a7606018194b890d9e22f6548">  210</a></span>&#160;<span class="preprocessor">#define TCON_UP_EN                     (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Timer to count up.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* TCON[PRE] - Prescaler. */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96c73202345051d5cc1bb40d5aa63015">  213</a></span>&#160;<span class="preprocessor">#define TCON_PRE_MSK                   (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0f55ca1321eeae50851a4b52865f821">  214</a></span>&#160;<span class="preprocessor">#define TCON_PRE_DIV1                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIV1. Source clock/1.If the selected clock source is UCLK or PCLK this setting results in a prescaler of 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac93cdda438143bb2975678bb2c4d7fc7">  215</a></span>&#160;<span class="preprocessor">#define TCON_PRE_DIV16                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* DIV16. Source clock/16.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacce5e5140e5070f6b09cda5be88414a3">  216</a></span>&#160;<span class="preprocessor">#define TCON_PRE_DIV256                (0x2   &lt;&lt; 0  ) </span><span class="comment">/* DIV256. Source clock/256. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0dee862a499f04056367f357906cdf4">  217</a></span>&#160;<span class="preprocessor">#define TCON_PRE_DIV32768              (0x3   &lt;&lt; 0  ) </span><span class="comment">/* DIV32768. Source clock/32768. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">/* TCLRI[CAP] - Clear captured event interrupt. */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0a94088e678a16b3069a79eca1e65cb">  220</a></span>&#160;<span class="preprocessor">#define TCLRI_CAP_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa5eb2c24df8db745388d94a6460ecfb">  221</a></span>&#160;<span class="preprocessor">#define TCLRI_CAP                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a23161e914b65c89437cc704acc9d6a">  222</a></span>&#160;<span class="preprocessor">#define TCLRI_CAP_CLR                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Clear a captured event interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* TCLRI[TMOUT] - Clear timeout interrupt. */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9312dbefd02cfeba838e265aa51900f1">  225</a></span>&#160;<span class="preprocessor">#define TCLRI_TMOUT_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9075f577c64902e108c52421c722be8">  226</a></span>&#160;<span class="preprocessor">#define TCLRI_TMOUT                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga416e08990285fca707baa7eb623f68c8">  227</a></span>&#160;<span class="preprocessor">#define TCLRI_TMOUT_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Clear a timeout interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/* TSTA[CLRI] - T0CLRI write sync in progress.. */</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8270ef9a6e35da6bf814e22663e8cd5">  230</a></span>&#160;<span class="preprocessor">#define TSTA_CLRI_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18281a65b43dd6607d702311d52cb46c">  231</a></span>&#160;<span class="preprocessor">#define TSTA_CLRI                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7653f40f74e4187963aff99679ba97a">  232</a></span>&#160;<span class="preprocessor">#define TSTA_CLRI_CLR                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared when the interrupt is cleared in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga846283e939a5cff3d8690956d0c8346c">  233</a></span>&#160;<span class="preprocessor">#define TSTA_CLRI_SET                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set automatically when the T0CLRI value is being updated in the timer clock domain, indicating that the timers configuration is not yet valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* TSTA[CON] - T0CON write sync in progress. */</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04047bee083e2479050cd28d82d44948">  236</a></span>&#160;<span class="preprocessor">#define TSTA_CON_MSK                   (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c7d04b995d162fd47f1b3dd719d514d">  237</a></span>&#160;<span class="preprocessor">#define TSTA_CON                       (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23d059a0576ccd8b0eaa992c9932d1cd">  238</a></span>&#160;<span class="preprocessor">#define TSTA_CON_CLR                   (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Timer ready to receive commands to T0CON. The previous change of T0CON has been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c6d779f09638ea0661b5986ac96bcea">  239</a></span>&#160;<span class="preprocessor">#define TSTA_CON_SET                   (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Timer not ready to receive commands to T0CON. Previous change of the T0CON value has not been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/* TSTA[CAP] - Capture event pending. */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96ffc1fbf98b64e7061b6b2398ce8485">  242</a></span>&#160;<span class="preprocessor">#define TSTA_CAP_MSK                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ba5a85b87f5c6ff367835cc63528a81">  243</a></span>&#160;<span class="preprocessor">#define TSTA_CAP                       (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71ebcdcd7295da3463fe64603c57b675">  244</a></span>&#160;<span class="preprocessor">#define TSTA_CAP_CLR                   (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. No capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga392acabf3a386999158b7ac6916fa35a">  245</a></span>&#160;<span class="preprocessor">#define TSTA_CAP_SET                   (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">/* TSTA[TMOUT] - Time out event occurred. */</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga913613dc81d3c857f0d8e469168ca811">  248</a></span>&#160;<span class="preprocessor">#define TSTA_TMOUT_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26de169cf7fdebf1c790e8cfbc4fb9a4">  249</a></span>&#160;<span class="preprocessor">#define TSTA_TMOUT                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92cba6237041c3f62f20ebc98975a641">  250</a></span>&#160;<span class="preprocessor">#define TSTA_TMOUT_CLR                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. No timeout event has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99e3d6613b2eb50282afaaacaf3c9dca">  251</a></span>&#160;<span class="preprocessor">#define TSTA_TMOUT_SET                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Timeout event has occurred.  For count-up mode, this is when the counter reaches full scale. For count-down mode, this is when the counter reaches 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* GPCON[CON7] - Configuration bits for Px.7 (not available for port 1). */</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d5a24a027656d7e9dd0953c81979bff">  254</a></span>&#160;<span class="preprocessor">#define GPCON_CON7_MSK                 (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* GPCON[CON6] - Configuration bits for Px.6 (not available for port 1). */</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56b8cac2ccf53e394093cfdf967938eb">  257</a></span>&#160;<span class="preprocessor">#define GPCON_CON6_MSK                 (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* GPCON[CON5] - Configuration bits for Px.5. */</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga802103d03050cc1dd5e2e88bf9a5792e">  260</a></span>&#160;<span class="preprocessor">#define GPCON_CON5_MSK                 (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* GPCON[CON4] - Configuration bits for Px.4. */</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab39ee26f54d5cf1cb5bfb54eb1c65180">  263</a></span>&#160;<span class="preprocessor">#define GPCON_CON4_MSK                 (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* GPCON[CON3] - Configuration bits for Px.3. */</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1152ca348cfa81b944c36ab3773e7e49">  266</a></span>&#160;<span class="preprocessor">#define GPCON_CON3_MSK                 (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">/* GPCON[CON2] - Configuration bits for Px.2. */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52b6cb5bfdaa899dd587829d2ac63853">  269</a></span>&#160;<span class="preprocessor">#define GPCON_CON2_MSK                 (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* GPCON[CON1] - Configuration bits for Px.1. */</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f7039bcff2da4f5995a0ba9adf1edd2">  272</a></span>&#160;<span class="preprocessor">#define GPCON_CON1_MSK                 (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/* GPCON[CON0] - Configuration bits for Px.0. */</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a913b5afe5922411e0999af28f8c552">  275</a></span>&#160;<span class="preprocessor">#define GPCON_CON0_MSK                 (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* GPOEN[OEN7] - Port pin direction. */</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0de412895c678efe643cbfdfc0b077e">  278</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ea2a757084f57a27f47ea2235b159e2">  279</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8ce4b07754e51136375a36ecffc30ce">  280</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN7_IN                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dc5ece94c53780c7c9ea1d36f4b6980">  281</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN7_OUT                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* GPOEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac09691c25f596f9865c37dafd6a343ef">  284</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga763ac4284d59f0d8a2545557fb9d5666">  285</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54a78930d82e77fd267463998cdc8314">  286</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN6_IN                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab4614b6595a80756e16a712d228dd66">  287</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN6_OUT                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/* GPOEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8137983dbcd3fc281061866ba6bd857">  290</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac89f3ae36099ff85adde77c345e0493c">  291</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49636229b2531af0e9ecf835f3fbc015">  292</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN5_IN                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed03fd82b3401d9a1508c4bdea00c05d">  293</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN5_OUT                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/* GPOEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe6b7e8d50787437901379da9514ce50">  296</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe77286aabf0772d173189c69ed49c77">  297</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef06391ab19c44e67ee7e4779753b020">  298</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN4_IN                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c8ef0792632a2e32585672979b2dea3">  299</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN4_OUT                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* GPOEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45034a385aa67fc9a3cdff46f160c7d7">  302</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36012cf7d6c27c5a98ee3ecb6998483a">  303</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab44e28a9f6b95395023e5cdbf91b77fd">  304</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN3_IN                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab013fc7053a099e255f8175f2bbba821">  305</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN3_OUT                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* GPOEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39ef78df9202039f5d682bb817634ae2">  308</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d2055cbfa2f7f207fc74b3deb6aea6e">  309</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga616cf1d86dc1b77d03560aa0d2e54ef2">  310</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN2_IN                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1a4719e4316821d9eeab9a67167baa8">  311</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN2_OUT                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/* GPOEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga604b059e7dc4fe061d092ef0c3b2531f">  314</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71214046d191afbd871e342d233aeb65">  315</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad21a753e83ccef6f62812c166532cbcc">  316</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN1_IN                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60b8829c961cb3388d7959daa40f6f0c">  317</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN1_OUT                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/* GPOEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8468bc56e59674a22afd547f52a710de">  320</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f4851267458fb0ece871d1e5fb9d523">  321</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga743b8f303b3ee92f39c074729414270a">  322</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN0_IN                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47cd95d9b848618838d07b68f8c2c2c7">  323</a></span>&#160;<span class="preprocessor">#define GPOEN_OEN0_OUT                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin.. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* GPIN[IN7] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b5744845e2348350985ada156a1416e">  326</a></span>&#160;<span class="preprocessor">#define GPIN_IN7_MSK                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f1aa2f68576e7db91939f7c652e984e">  327</a></span>&#160;<span class="preprocessor">#define GPIN_IN7                       (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabce19049b2858a1ecc53d93ac23e61c1">  328</a></span>&#160;<span class="preprocessor">#define GPIN_IN7_LOW                   (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff9d5216e5a444e9194d3f96403a033c">  329</a></span>&#160;<span class="preprocessor">#define GPIN_IN7_HIGH                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* GPIN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae125a4b408310b9f654bf5fb7b45b34d">  332</a></span>&#160;<span class="preprocessor">#define GPIN_IN6_MSK                   (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga615b9e6034f9e82b35d65b77160e0dc3">  333</a></span>&#160;<span class="preprocessor">#define GPIN_IN6                       (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0f7e8728a0ba3d19a64bf31f7b88a7c">  334</a></span>&#160;<span class="preprocessor">#define GPIN_IN6_LOW                   (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe7388e6ea8bf8554d15af541f748993">  335</a></span>&#160;<span class="preprocessor">#define GPIN_IN6_HIGH                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/* GPIN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5731a58669f604b964b07cdd4ac181f3">  338</a></span>&#160;<span class="preprocessor">#define GPIN_IN5_MSK                   (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6eb20a8d6a69bf71bf3f01be0de763a">  339</a></span>&#160;<span class="preprocessor">#define GPIN_IN5                       (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd1d8a6097ad63769b95dc9607fca151">  340</a></span>&#160;<span class="preprocessor">#define GPIN_IN5_LOW                   (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga799fef08c118de372444b8f3ad24ed2c">  341</a></span>&#160;<span class="preprocessor">#define GPIN_IN5_HIGH                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* GPIN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga307757de8599813d8f701029d86145b4">  344</a></span>&#160;<span class="preprocessor">#define GPIN_IN4_MSK                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b2244e31e9ec4efa90ed395fa466f6a">  345</a></span>&#160;<span class="preprocessor">#define GPIN_IN4                       (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d5fa94654c760171442c9ee0b65da1b">  346</a></span>&#160;<span class="preprocessor">#define GPIN_IN4_LOW                   (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8cbb690ab6fd3dac266e350a1c2d55f">  347</a></span>&#160;<span class="preprocessor">#define GPIN_IN4_HIGH                  (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/* GPIN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00eec61bdb6036c2202b195c8a1e3734">  350</a></span>&#160;<span class="preprocessor">#define GPIN_IN3_MSK                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb89358fecf7bfdd9ac93a3749bab4f7">  351</a></span>&#160;<span class="preprocessor">#define GPIN_IN3                       (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9f562c1c42cd35ae164a113f0d49793">  352</a></span>&#160;<span class="preprocessor">#define GPIN_IN3_LOW                   (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18645bbc3eac6175fb9de4f093049030">  353</a></span>&#160;<span class="preprocessor">#define GPIN_IN3_HIGH                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* GPIN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga314d5abee3521a4992f6ed991af5b9b5">  356</a></span>&#160;<span class="preprocessor">#define GPIN_IN2_MSK                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf479a569854369029da628ed61403b9">  357</a></span>&#160;<span class="preprocessor">#define GPIN_IN2                       (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe44f4aecd607a21aed0303f0f946e43">  358</a></span>&#160;<span class="preprocessor">#define GPIN_IN2_LOW                   (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae181881c42955c9a1e2c56d167f104bb">  359</a></span>&#160;<span class="preprocessor">#define GPIN_IN2_HIGH                  (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/* GPIN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa66a50bd189d96ceed0f8ec84c3c5c37">  362</a></span>&#160;<span class="preprocessor">#define GPIN_IN1_MSK                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7ddbf980e86117d8a22c679bbf27146">  363</a></span>&#160;<span class="preprocessor">#define GPIN_IN1                       (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74ca0ea735e90149b50c0e5bb6c42e8f">  364</a></span>&#160;<span class="preprocessor">#define GPIN_IN1_LOW                   (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab63d0105cc6f9f83fcbd2ea4f689a167">  365</a></span>&#160;<span class="preprocessor">#define GPIN_IN1_HIGH                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">/* GPIN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f252d3b70c895ba5124479e0b73f0b6">  368</a></span>&#160;<span class="preprocessor">#define GPIN_IN0_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca59417155982722abe5ea0214792e87">  369</a></span>&#160;<span class="preprocessor">#define GPIN_IN0                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60ab5cd77a8fc8356c34e592ebca7d7b">  370</a></span>&#160;<span class="preprocessor">#define GPIN_IN0_LOW                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac52cecb5a23c7a2817518bef841318f7">  371</a></span>&#160;<span class="preprocessor">#define GPIN_IN0_HIGH                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* GPOUT[OUT7] - Data out register. */</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga157a93911026f3a084e4d4fd4b765b85">  374</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9bc6d0970b1a5e83aec52ddd72fc4f6e">  375</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad601d64b71f9609a7c2a862d8d907d87">  376</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT7_LOW                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91f43514dd328b2ab90dcde998d51467">  377</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT7_HIGH                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/* GPOUT[OUT6] - Data out register. */</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70ecb27a86fb1dfb6e51c4d885fa607f">  380</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d578be8369c6432a27861164b7752d5">  381</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e94c671514d9afe7efe0a90ca1f52ec">  382</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT6_LOW                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga098d238e224e0dfef858075a83fa6b1d">  383</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT6_HIGH                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* GPOUT[OUT5] - Data out register. */</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5451838364810af2d71e32a4d3b40533">  386</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14e818e9ce8863b2ae6639e5660e5285">  387</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddfcde379ae3713638567899371971dc">  388</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT5_LOW                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ff0a4af1b73d3d2dfccadf1ec57ca9e">  389</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT5_HIGH                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">/* GPOUT[OUT4] - Data out register. */</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7316ca03576dcdddef55f4b9aa1e2f8">  392</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad96869b7063aad406a839239fd26d2ff">  393</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e2d678878a8a85aded35cddc4821c8a">  394</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT4_LOW                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72dbb787e21e214be6ce5c39b5c32f88">  395</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT4_HIGH                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* GPOUT[OUT3] - Data out register. */</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c83cb453a294b2d5d8138436a3ff7c5">  398</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2c761febcd51343dd7dd77222da0ec1">  399</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5549830525e8a8932ec94ac84472730">  400</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT3_LOW                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec376230fc7b1ea6b4bd1806e12d2e77">  401</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT3_HIGH                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* GPOUT[OUT2] - Data out register. */</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a4cbe7b77f0e08a055657fac7e1a656">  404</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bdaf2aacd46862bb4d58e62a85bcce6">  405</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e23b9995773260883f51adc477dfea2">  406</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT2_LOW                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae59b8288372ac3d91d8595b692247caa">  407</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT2_HIGH                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* GPOUT[OUT1] - Data out register. */</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac688cd7df09d5a89997179dc0f1304e9">  410</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6351b2daf48ad71d4e47e096bffdfba8">  411</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10c6012e24ee33021af10acb32a0ca82">  412</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT1_LOW                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa4f07566c463a941eb48a78e17fd0b2">  413</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT1_HIGH                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* GPOUT[OUT0] - Data out register. */</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga256e394f56da332c774076cff63b21f8">  416</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga982a2dfba1bc6e6c6e4559f855000f68">  417</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1470270bb2ef88d59558c35c9e388848">  418</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT0_LOW                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe35a28a1dabbf6d2d697c65ea5712eb">  419</a></span>&#160;<span class="preprocessor">#define GPOUT_OUT0_HIGH                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* GPSET[SET7] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga025ce617c6898974110980e6bc22c201">  422</a></span>&#160;<span class="preprocessor">#define GPSET_SET7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga936ace3a12d64d24b4e62d52c0865ab7">  423</a></span>&#160;<span class="preprocessor">#define GPSET_SET7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad775f8128ad88d3aace841c869736e6e">  424</a></span>&#160;<span class="preprocessor">#define GPSET_SET7_SET                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/* GPSET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21d679aa1f8bd4ef3d975df56a3232e8">  427</a></span>&#160;<span class="preprocessor">#define GPSET_SET6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2d4fab28bf01cba90a5e6842a4212f6">  428</a></span>&#160;<span class="preprocessor">#define GPSET_SET6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadff6a6893d6ea3daea827f2e78bf44b">  429</a></span>&#160;<span class="preprocessor">#define GPSET_SET6_SET                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* GPSET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7816bcce08fdc8a5e8476aa3afdb11d6">  432</a></span>&#160;<span class="preprocessor">#define GPSET_SET5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7dbad680667bc302fa2b4dc3fca3efa8">  433</a></span>&#160;<span class="preprocessor">#define GPSET_SET5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa22a09f8650bab125cfe3828988f3117">  434</a></span>&#160;<span class="preprocessor">#define GPSET_SET5_SET                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* GPSET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc591f702878365ace01850800cf0c5b">  437</a></span>&#160;<span class="preprocessor">#define GPSET_SET4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf0ee560a73d491274ba4bb6e3fa2122">  438</a></span>&#160;<span class="preprocessor">#define GPSET_SET4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8b2755a9f442b23187659421e8fb3b9">  439</a></span>&#160;<span class="preprocessor">#define GPSET_SET4_SET                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* GPSET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7af096d25292b5fe103c147e7c991624">  442</a></span>&#160;<span class="preprocessor">#define GPSET_SET3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad65c4b6de5b166a25f07adac20c08015">  443</a></span>&#160;<span class="preprocessor">#define GPSET_SET3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga741b0c263aac76822f727da9ce2aba59">  444</a></span>&#160;<span class="preprocessor">#define GPSET_SET3_SET                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* GPSET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0532d109237c2bd139613251a55ec423">  447</a></span>&#160;<span class="preprocessor">#define GPSET_SET2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0aa8f57a7d559d0f6ff453a2878ee48">  448</a></span>&#160;<span class="preprocessor">#define GPSET_SET2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1779370319b661ccd1429fc754e0f6f8">  449</a></span>&#160;<span class="preprocessor">#define GPSET_SET2_SET                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* GPSET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec829e8db6c5bee4f3a207483887f97c">  452</a></span>&#160;<span class="preprocessor">#define GPSET_SET1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f864f06663e252b06309f19570360c0">  453</a></span>&#160;<span class="preprocessor">#define GPSET_SET1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf21735a7b95c9f90d8c099b776a8038a">  454</a></span>&#160;<span class="preprocessor">#define GPSET_SET1_SET                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/* GPSET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7900fd3e93c9aa1b736373775be3c5ef">  457</a></span>&#160;<span class="preprocessor">#define GPSET_SET0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga875e1c6de37bcfb49c06748b0ebe2e5d">  458</a></span>&#160;<span class="preprocessor">#define GPSET_SET0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga050d1968f267e9374b6128ac5f30cd1e">  459</a></span>&#160;<span class="preprocessor">#define GPSET_SET0_SET                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">/* GPCLR[CLR7] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d45115438a2bf45bf1156c73cb2ddb6">  462</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1de0a46bbafef24492fbb3895200055d">  463</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42bcc0cb7ae4fe8600c1c2752b31b055">  464</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR7_CLR                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/* GPCLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga299ea4543508eac7bbb4fc2e7ce9ead6">  467</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab66e7b345c2456a7ed0282d5d2c1cd67">  468</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d7be662da58413b482ffda5e44bef53">  469</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR6_CLR                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* GPCLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb776722f8dacbd1839ac2a482ae2bb2">  472</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b62879c48aa40b8de4913b837afe6f6">  473</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga657e1ceb006cb0614f707cbc31d091ff">  474</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR5_CLR                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/* GPCLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fe29061b03195c0010c3f2aefecb251">  477</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8873bbddd783df63212a1ad6907b4a99">  478</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d7d32e02a38a56dbdef38ba36156269">  479</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR4_CLR                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/* GPCLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7afee9880826587f66a503804958f07c">  482</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd4e74e94bd860f1b4f015bf42a41b82">  483</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c6b4ee4c2afa87107f1e7824632f6b0">  484</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR3_CLR                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* GPCLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c880684d9ea9830f881f427491cb506">  487</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb893a0f2ad4b1f960dc9a464b8dbf1f">  488</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c4362e0f4f626d72fc1b14832ff341f">  489</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR2_CLR                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/* GPCLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6ba7e1e547dbe465b49696da5ec45e9">  492</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4089a4c829a52b725e29816bd520aa6">  493</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8889b0190cc39d9b7b7e519c7664743d">  494</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR1_CLR                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* GPCLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71c64f967030b3108f858017b2463623">  497</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacee1291832dfc963b4fc2cf9a3d088da">  498</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0284298e2632a05d5d6a07e827df37b1">  499</a></span>&#160;<span class="preprocessor">#define GPCLR_CLR0_CLR                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/* GPTGL[TGL7] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65a32410ec255890a68381b034da4d55">  502</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b4ada33590498bf7854d0b08b782814">  503</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61ec5a18c74bea0e535a7635414355b5">  504</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL7_TGL                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/* GPTGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e9e6483603e26e21c4a6116da88fea0">  507</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace1143140dae7240454afaf1a8b86046">  508</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e1d18bb1043573ea97cf2e10d8deaa8">  509</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL6_TGL                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/* GPTGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae570ac887a240543fd25187721da1413">  512</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf46f64461cf6290a53aaadbf925a609a">  513</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6c47354a5f4b3e2271dcbacd61005c2">  514</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL5_TGL                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* GPTGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73da22b73d36e1328dfc3ac306ea2c88">  517</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae712b78d6163ac229ab73ceb0f17524c">  518</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78acc1e333a2f09887a026bdbea5e5cd">  519</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL4_TGL                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* GPTGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a89f68fb6ed423a221981c75f6d5753">  522</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8b76551a6da8126be3008b001367cc8">  523</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacab4b376ce7e98227a5dd68a9383d7b2">  524</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL3_TGL                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* GPTGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa739b6c1f49748e51a2bca2c5c5ee71f">  527</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14e83917f10f6c8f15565a8ae7488bca">  528</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga692361d730cd6a66bfff4e6cb8a16b9c">  529</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL2_TGL                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">/* GPTGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98525ef06ca17d8878f31f1153941ed3">  532</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f5a3f85f816281980e3ff444cee61b4">  533</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65286a28c8aab4e3c834490498abfbdb">  534</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL1_TGL                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/* GPTGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32ae63027872c5f520e035669f2bd5b4">  537</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef5757de5bde234d1f618298ed420cb5">  538</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f0e2bddb14fe0e9ed6d83123f60ba13">  539</a></span>&#160;<span class="preprocessor">#define GPTGL_TGL0_TGL                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* CLK[T1] - T1 clocks enable bit. */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca1993ddc041dc3aac81b6184d3f4373">  542</a></span>&#160;<span class="preprocessor">#define CLK_T1_MSK                     (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b623c672da5b59b5d66130bfb61e0ca">  543</a></span>&#160;<span class="preprocessor">#define CLK_T1                         (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac228b240eb9f61d44c41e163995d2321">  544</a></span>&#160;<span class="preprocessor">#define CLK_T1_DIS                     (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable T1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa4aa5ed11965271ac17bd654a2a4ca8">  545</a></span>&#160;<span class="preprocessor">#define CLK_T1_EN                      (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable T1 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* CLK[T0] - T0 clocks enable bit. */</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadfa91527437eeb6d3f715ae4cca32a06">  548</a></span>&#160;<span class="preprocessor">#define CLK_T0_MSK                     (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaded92f2d8841cd37f96ec306fde90d14">  549</a></span>&#160;<span class="preprocessor">#define CLK_T0                         (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50cb215da9ccbff6baa5f165994f870a">  550</a></span>&#160;<span class="preprocessor">#define CLK_T0_DIS                     (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable T0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc30a27144ec86602c53c433e5cd6baf">  551</a></span>&#160;<span class="preprocessor">#define CLK_T0_EN                      (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Enable T0 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/* CLK[PWM] - PWM clocks enable bit. */</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14440e7bba6b30eb7e66c6e9757fd225">  554</a></span>&#160;<span class="preprocessor">#define CLK_PWM_MSK                    (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga573bf8c01b727f6281d4a586cf1793e1">  555</a></span>&#160;<span class="preprocessor">#define CLK_PWM                        (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cd1bb6d12ad6135c6b465036c17b186">  556</a></span>&#160;<span class="preprocessor">#define CLK_PWM_DIS                    (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable PWM clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65380c95cdd1c8ec048f90850e1be163">  557</a></span>&#160;<span class="preprocessor">#define CLK_PWM_EN                     (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. Enable PWM clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* CLK[I2C] - I2C clocks enable bit. */</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga233835741a70fbbd2cd81eae1fdef5a7">  560</a></span>&#160;<span class="preprocessor">#define CLK_I2C_MSK                    (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6da70fd02a24dc315a1ea1264227d5d2">  561</a></span>&#160;<span class="preprocessor">#define CLK_I2C                        (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63d23a0fe79bac280fe9fa69e4da9ced">  562</a></span>&#160;<span class="preprocessor">#define CLK_I2C_DIS                    (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Disable I2C clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga943581ee867db37853951e5141fba0eb">  563</a></span>&#160;<span class="preprocessor">#define CLK_I2C_EN                     (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. Enable I2C clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* CLK[COM] - UART clocks enable bit. */</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40b9e0d94e79ae6e3b96dbeab3588ba3">  566</a></span>&#160;<span class="preprocessor">#define CLK_COM_MSK                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdac0ceb764906d3480d1c7fa783d40d">  567</a></span>&#160;<span class="preprocessor">#define CLK_COM                        (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae892949f16df0215649dfd877ee6c8b8">  568</a></span>&#160;<span class="preprocessor">#define CLK_COM_DIS                    (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Disable UART clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ba43f5d82d48133e57994d05ac50ebd">  569</a></span>&#160;<span class="preprocessor">#define CLK_COM_EN                     (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enable UART clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* CLK[SPI1] - SPI1 clocks enable bit. */</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b5f175f36d185b153b9654380a32ae3">  572</a></span>&#160;<span class="preprocessor">#define CLK_SPI1_MSK                   (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3e8b0fe1bb48d52f6c087d026c859e2">  573</a></span>&#160;<span class="preprocessor">#define CLK_SPI1                       (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec8126cf8312f08d36c1019675c22652">  574</a></span>&#160;<span class="preprocessor">#define CLK_SPI1_DIS                   (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable SPI1 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c6e5647715116d4ef00d75467164802">  575</a></span>&#160;<span class="preprocessor">#define CLK_SPI1_EN                    (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enable SPI1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* CLK[SPI0] - SPI0 clocks enable bit. */</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0721b4f4b8aefabb31a25dc2a72069e2">  578</a></span>&#160;<span class="preprocessor">#define CLK_SPI0_MSK                   (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f554ab20af638c35fb5209df9f50396">  579</a></span>&#160;<span class="preprocessor">#define CLK_SPI0                       (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga234aa8a530c06e665e944139b6890dfb">  580</a></span>&#160;<span class="preprocessor">#define CLK_SPI0_DIS                   (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable SPI0 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c7d93f7517cb2ce543ec600b662bc9d">  581</a></span>&#160;<span class="preprocessor">#define CLK_SPI0_EN                    (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable SPI0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* CLK[T2] - T2 clocks enable bit. */</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc03c19db1927d22c072de03541aee36">  584</a></span>&#160;<span class="preprocessor">#define CLK_T2_MSK                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e9847cf2c6e15be919baadb223c540b">  585</a></span>&#160;<span class="preprocessor">#define CLK_T2                         (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d8bf057f05046c92e29221b5b713c59">  586</a></span>&#160;<span class="preprocessor">#define CLK_T2_DIS                     (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable T2 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf98577c1f5de14bd3dd601cd0b8a8139">  587</a></span>&#160;<span class="preprocessor">#define CLK_T2_EN                      (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable T2 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* CLK[ADC] - ADC clocks enable bit. */</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaccbc915720dab9154b21ae4f9a3eb959">  590</a></span>&#160;<span class="preprocessor">#define CLK_ADC_MSK                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga458c83493ade6cafee4934deb5943cd7">  591</a></span>&#160;<span class="preprocessor">#define CLK_ADC                        (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a4297798b3919c59d67811ab4562786">  592</a></span>&#160;<span class="preprocessor">#define CLK_ADC_DIS                    (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable ADC clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga711cdcc145362d895ab10da194c7c0d7">  593</a></span>&#160;<span class="preprocessor">#define CLK_ADC_EN                     (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enable ADC clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* CLK[SRAM] - SRAM clocks enable bit. */</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5aa5d3836ec519f3345e87e648451747">  596</a></span>&#160;<span class="preprocessor">#define CLK_SRAM_MSK                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga441187e3d3eea23eda8762b79ddc7635">  597</a></span>&#160;<span class="preprocessor">#define CLK_SRAM                       (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabaa314771cc2d4d57c08ccc51c52185">  598</a></span>&#160;<span class="preprocessor">#define CLK_SRAM_DIS                   (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2b109016b4c1d81c95155d552515a6b">  599</a></span>&#160;<span class="preprocessor">#define CLK_SRAM_EN                    (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* CLK[FEE] - Flash clocks enable bit. */</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga886b3539913689642b549620510a6eba">  602</a></span>&#160;<span class="preprocessor">#define CLK_FEE_MSK                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3cdf8d9d8087dafe3a9e55ab22b7c55">  603</a></span>&#160;<span class="preprocessor">#define CLK_FEE                        (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaccaec4a62fbf88f0cd2ac73ba9d16129">  604</a></span>&#160;<span class="preprocessor">#define CLK_FEE_DIS                    (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3768bbfacc79f52feec9c32d05b6fad">  605</a></span>&#160;<span class="preprocessor">#define CLK_FEE_EN                     (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/* CLK[DMA] - DMA clock enable bit. */</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8bd2dde4aea2da49ee7c1a865c12cee">  608</a></span>&#160;<span class="preprocessor">#define CLK_DMA_MSK                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e9e79dc12436b0b3aa62a805fcc9172">  609</a></span>&#160;<span class="preprocessor">#define CLK_DMA                        (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36819ca893a9eebfbb601cf0ad5901b9">  610</a></span>&#160;<span class="preprocessor">#define CLK_DMA_DIS                    (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable DMA clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9719341f9fb62c4e7de312a156547dff">  611</a></span>&#160;<span class="preprocessor">#define CLK_DMA_EN                     (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable DMA clock.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* SPIDIV[BCRST] - Configures the behavior of SPI communication after an abrupt deassertion of CS.  This bit should be set in slave and master mode. */</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define SPIDIV_BCRST                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_DIS               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Resumes communication from where it stopped when the CS is deasserted. The rest of the bits are then received/ transmitted when CS returns low. User code should ignore the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_EN                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enabled for a clean restart of SPI transfer after a CSERR condition. User code must also clear the SPI enable bit in SPI0CON during the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/* SPIDIV[DIV] - Factor used to divide UCLK in the generation of the master mode serial clock. */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SPIDIV_DIV_MSK                 (0x3F  &lt;&lt; 0  )</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/* SPICON[MOD] - IRQ mode bits. When TIM is set these bits configure when the Tx/Rx interrupts occur in a transfer. For a DMA Rx transfer, these bits should be 00. */</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3602bc273f31d59f34095ec0fba92b4">  623</a></span>&#160;<span class="preprocessor">#define SPICON_MOD_MSK                 (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ab56a80035219692f2b100d11879939">  624</a></span>&#160;<span class="preprocessor">#define SPICON_MOD_TX1RX1              (0x0   &lt;&lt; 14 ) </span><span class="comment">/* TX1RX1. Tx/Rx interrupt occurs when 1 byte has been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23235d742c6d20e8105916dab6df80ca">  625</a></span>&#160;<span class="preprocessor">#define SPICON_MOD_TX2RX2              (0x1   &lt;&lt; 14 ) </span><span class="comment">/* TX2RX2. Tx/Rx interrupt occurs when 2 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab6788e9e3a101b712f3487e1fdbc9e5">  626</a></span>&#160;<span class="preprocessor">#define SPICON_MOD_TX3RX3              (0x2   &lt;&lt; 14 ) </span><span class="comment">/* TX3RX3. Tx/Rx interrupt occurs when 3 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6eab41ab555665434973f97f8356313b">  627</a></span>&#160;<span class="preprocessor">#define SPICON_MOD_TX4RX4              (0x3   &lt;&lt; 14 ) </span><span class="comment">/* TX4RX4. Tx/Rx interrupt occurs when 4 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">/* SPICON[TFLUSH] - Tx FIFO flush enable bit. */</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c56e71d0b757ed808e6dcda3e715082">  630</a></span>&#160;<span class="preprocessor">#define SPICON_TFLUSH_MSK              (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49dd17b066e1c546bffc034c075c321b">  631</a></span>&#160;<span class="preprocessor">#define SPICON_TFLUSH                  (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6de2bb07435c3e8beea03a206f24721">  632</a></span>&#160;<span class="preprocessor">#define SPICON_TFLUSH_DIS              (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Disable Tx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c80e3092d878cec5b99409510ecd0dc">  633</a></span>&#160;<span class="preprocessor">#define SPICON_TFLUSH_EN               (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit is left high, then either the last transmitted value or 0x00 is transmitted depending on the ZEN bit (SPI0CON[7]). Any writes to the Tx FIFO are ignored while this bit is set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/* SPICON[RFLUSH] - Rx FIFO flush enable bit. */</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea188bc55b7a9814f4306974d59295f8">  636</a></span>&#160;<span class="preprocessor">#define SPICON_RFLUSH_MSK              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga573386b385a041ece1518aecfee56454">  637</a></span>&#160;<span class="preprocessor">#define SPICON_RFLUSH                  (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e625ea3de0b9e181304c9a231453251">  638</a></span>&#160;<span class="preprocessor">#define SPICON_RFLUSH_DIS              (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Disable Rx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08faabae1607611291dfcb4e7213d48d">  639</a></span>&#160;<span class="preprocessor">#define SPICON_RFLUSH_EN               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. If this bit is set, all incoming data is ignored and no interrupts are generated. If set and TIM = 0  (SPI0CON[6]), a read of the Rx FIFO initiates a transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* SPICON[CON] - Continuous transfer enable bit. */</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d55b9eb1e60db92e4d0cecf93501d91">  642</a></span>&#160;<span class="preprocessor">#define SPICON_CON_MSK                 (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f3ca3c7d8ae89219780481e5148ce30">  643</a></span>&#160;<span class="preprocessor">#define SPICON_CON                     (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7152e9d7424c5a5e395caa1c568695af">  644</a></span>&#160;<span class="preprocessor">#define SPICON_CON_DIS                 (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. If valid data exists in the SPIxTX register, then a new transfer is initiated after a stall period of one serial clock cycle. The CS line is deactivated for this one serial clock cycle. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9e344f9356f21ab39fc14d00bbb35fb">  645</a></span>&#160;<span class="preprocessor">#define SPICON_CON_EN                  (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable continuous transfer. In master mode, the transfer continues until no valid data is available in the Tx register. CS is asserted and remains asserted for the duration of each 8-bit serial transfer until Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/* SPICON[LOOPBACK] - Loopback enable bit. */</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga312878eba7e06c6c409868d4c3774d9c">  648</a></span>&#160;<span class="preprocessor">#define SPICON_LOOPBACK_MSK            (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84eeac255d0e9ba732491fd2256bf1fd">  649</a></span>&#160;<span class="preprocessor">#define SPICON_LOOPBACK                (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad70d13316f1fcb356a8e05135bf6f613">  650</a></span>&#160;<span class="preprocessor">#define SPICON_LOOPBACK_DIS            (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Normal mode.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45c4aaa17a777c68bf6681f3dbe65828">  651</a></span>&#160;<span class="preprocessor">#define SPICON_LOOPBACK_EN             (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Connect MISO to MOSI, thus, data transmitted from Tx register is looped back to the Rx register. SPI must be configured in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* SPICON[SOEN] - Slave output enable bit. */</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga648d616bf8526039ec9a8e3bc5dbb0cb">  654</a></span>&#160;<span class="preprocessor">#define SPICON_SOEN_MSK                (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad25cab3ae3d768f8697d85b46ebb15df">  655</a></span>&#160;<span class="preprocessor">#define SPICON_SOEN                    (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4d22d25879525c68545c20933dc11dc">  656</a></span>&#160;<span class="preprocessor">#define SPICON_SOEN_DIS                (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable the output driver on the MISO pin. The MISO pin is open-circuit when this bit is clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed9b420f12f1843cc570786053ccd7f1">  657</a></span>&#160;<span class="preprocessor">#define SPICON_SOEN_EN                 (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. MISO operates as normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">/* SPICON[RXOF] - RX overflow overwrite enable bit. */</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafaed0e9d65c75a0b209475922b72c4de">  660</a></span>&#160;<span class="preprocessor">#define SPICON_RXOF_MSK                (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7df4e908acfe7d99cd9e0d23580ac60">  661</a></span>&#160;<span class="preprocessor">#define SPICON_RXOF                    (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2af379e99c01b8d13d4747d1e86c70aa">  662</a></span>&#160;<span class="preprocessor">#define SPICON_RXOF_DIS                (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. The new serial byte received is discarded when there is no space left in the FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefe56530740c9b77eb9fb3bb59af9202">  663</a></span>&#160;<span class="preprocessor">#define SPICON_RXOF_EN                 (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. The valid data in the Rx register is overwritten by the new serial byte received when there is no space left in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">/* SPICON[ZEN] - Transmit underrun: Transmit 0s when the Tx FIFO is empty */</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e1b15f576605bc62c0a673a977feb54">  666</a></span>&#160;<span class="preprocessor">#define SPICON_ZEN_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ed29a9504ba5f3ec5e18012de4d98ba">  667</a></span>&#160;<span class="preprocessor">#define SPICON_ZEN                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50525db2e71a75edb8e46746224b08d5">  668</a></span>&#160;<span class="preprocessor">#define SPICON_ZEN_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. The last byte from the previous transmission is shifted out when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac11ad54ac717b819d345b60b238dc10b">  669</a></span>&#160;<span class="preprocessor">#define SPICON_ZEN_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Transmit 0x00 when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/* SPICON[TIM] - Transfer and interrupt mode bit. */</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3be091d1003d581e3af4f0395ed48f4">  672</a></span>&#160;<span class="preprocessor">#define SPICON_TIM_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4be91721a40339dfd70385130cc4ed84">  673</a></span>&#160;<span class="preprocessor">#define SPICON_TIM                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2135d7aded3242599d458d966e5e086b">  674</a></span>&#160;<span class="preprocessor">#define SPICON_TIM_TXWR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TXWR. Initiate transfer with a write to the SPIxTX register.  Interrupt only occurs when Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga116ff4ce9c847add920925457ae0dafb">  675</a></span>&#160;<span class="preprocessor">#define SPICON_TIM_RXRD                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* RXRD. Initiate transfer with a read of the SPIxRX register.  The read must be done while the SPI interface is idle. Interrupt only occurs when Rx is full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* SPICON[LSB] - LSB first transfer enable bit. */</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97126af73a88ec63fbed06a360bd2a7f">  678</a></span>&#160;<span class="preprocessor">#define SPICON_LSB_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacaa23751743d3cde7425cc5ac03b72b3">  679</a></span>&#160;<span class="preprocessor">#define SPICON_LSB                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82c209f4acfc7e48d9887eda9b00fce5">  680</a></span>&#160;<span class="preprocessor">#define SPICON_LSB_DIS                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. MSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae47097f57068ef149fa4de40dd63ee96">  681</a></span>&#160;<span class="preprocessor">#define SPICON_LSB_EN                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. LSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">/* SPICON[WOM] - Wired OR enable bit. */</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga407cc4b1a8f546b2b07d952b15a65317">  684</a></span>&#160;<span class="preprocessor">#define SPICON_WOM_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d6a2cddaacfc7dc642193f0ed3d9701">  685</a></span>&#160;<span class="preprocessor">#define SPICON_WOM                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7917ecf50b030208573a82a4da7ce2c">  686</a></span>&#160;<span class="preprocessor">#define SPICON_WOM_DIS                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Normal driver output operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2137fff44b99a09eab5f6548b301aeee">  687</a></span>&#160;<span class="preprocessor">#define SPICON_WOM_EN                  (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable open circuit data output for multimaster/multislave configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/* SPICON[CPOL] - Serial clock polarity mode bit. */</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8116b69da3b90c6e622192184e661423">  690</a></span>&#160;<span class="preprocessor">#define SPICON_CPOL_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2730a96d73e2df34dd004f89b77aa9b">  691</a></span>&#160;<span class="preprocessor">#define SPICON_CPOL                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe7304de298a2c76836e7515b7de4955">  692</a></span>&#160;<span class="preprocessor">#define SPICON_CPOL_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Serial clock idles low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8022afca9af382809973562dcd8d31a9">  693</a></span>&#160;<span class="preprocessor">#define SPICON_CPOL_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Serial clock idles high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">/* SPICON[CPHA] - Serial clock phase mode bit. */</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16468fbbc087cb4c35a61391fe14b3be">  696</a></span>&#160;<span class="preprocessor">#define SPICON_CPHA_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaea8a4dbcfcc20da89a41b9c6058879f">  697</a></span>&#160;<span class="preprocessor">#define SPICON_CPHA                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga696d87bb68e5f7f8d8c94fc0b5f254e7">  698</a></span>&#160;<span class="preprocessor">#define SPICON_CPHA_SAMPLELEADING      (0x0   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLELEADING. Serial clock pulses at the middle of the first data bit transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8967930bc3b1b753e95ef786c4a689aa">  699</a></span>&#160;<span class="preprocessor">#define SPICON_CPHA_SAMPLETRAILING     (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLETRAILING. Serial clock pulses at the start of the first data bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">/* SPICON[MASEN] - Master mode enable bit. */</span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga086ee75aefd417d73152525b21508ef7">  702</a></span>&#160;<span class="preprocessor">#define SPICON_MASEN_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b4645d7a7179f50ceef9cb5d424aa9d">  703</a></span>&#160;<span class="preprocessor">#define SPICON_MASEN                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa86d1a53f0952135fea40516d51ead93">  704</a></span>&#160;<span class="preprocessor">#define SPICON_MASEN_DIS               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Configure in slave mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafabe6b636289659fedcff9f87c636403">  705</a></span>&#160;<span class="preprocessor">#define SPICON_MASEN_EN                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Configure in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* SPICON[ENABLE] - SPI enable bit. */</span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa093825226f836f739d89e449af6bf28">  708</a></span>&#160;<span class="preprocessor">#define SPICON_ENABLE_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9bd0bf3dfba735da4dcaa8292a4c9c9">  709</a></span>&#160;<span class="preprocessor">#define SPICON_ENABLE                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89ffc7a51e8ba7617c9495d2e01ea6df">  710</a></span>&#160;<span class="preprocessor">#define SPICON_ENABLE_DIS              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable the SPI. Clearing this bit will also reset all the FIFO related logic to enable a clean start. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga51ae1c9fc2c749f46da97ea461503329">  711</a></span>&#160;<span class="preprocessor">#define SPICON_ENABLE_EN               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable the SPI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">/* SPIDMA[IENRXDMA] - Receive DMA request enable bit. */</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca51796333dcfba316620322cd159c4b">  714</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENRXDMA_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace99b81905f4da34671cfb109778fde3">  715</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENRXDMA                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga889dd8204acd1510ebb6e88f1b7d8d3a">  716</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENRXDMA_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2993aa97ce8cfc19272f9a94f91ff4fa">  717</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENRXDMA_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment">/* SPIDMA[IENTXDMA] - Transmit DMA request enable bit. */</span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1c65c7dc0a939bd3436d8c62915c87a">  720</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENTXDMA_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf14539f46e26ff2907c7e63c30fa0a6">  721</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENTXDMA                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1cb3ffa5336294a3a367ff49f74ce0b9">  722</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENTXDMA_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf93b51ec1e3659e78c018c8132af0db8">  723</a></span>&#160;<span class="preprocessor">#define SPIDMA_IENTXDMA_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* SPIDMA[ENABLE] - DMA data transfer enable bit. */</span></div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a52c18df936ae4885f6eadd850669be">  726</a></span>&#160;<span class="preprocessor">#define SPIDMA_ENABLE_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae58c641d8d51e58dbdb1c4e2b7bef179">  727</a></span>&#160;<span class="preprocessor">#define SPIDMA_ENABLE                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17b477a065a774bb868a41a820a72257">  728</a></span>&#160;<span class="preprocessor">#define SPIDMA_ENABLE_DIS              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable DMA transfer. This bit needs to be cleared to prevent extra DMA request to the µDMA controller. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad979a1e610c1ac1e58d1395852d1db85">  729</a></span>&#160;<span class="preprocessor">#define SPIDMA_ENABLE_EN               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable a DMA transfer. Starts the transfer of a master configured to initiate transfer on transmit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* SPISTA[CSERR] - CS error status bit. This bit generates an interrupt when detecting an abrupt CS desassertion before the full byte of data is transmitted completely. */</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b23d11879a98130084552bbb72dd7e0">  732</a></span>&#160;<span class="preprocessor">#define SPISTA_CSERR_MSK               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b226b0a9c56c01f472e051c738154ee">  733</a></span>&#160;<span class="preprocessor">#define SPISTA_CSERR                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9add89e0f0b8837f1a31771bf73ca9d">  734</a></span>&#160;<span class="preprocessor">#define SPISTA_CSERR_CLR               (0x0   &lt;&lt; 12 ) </span><span class="comment">/* CLR: Cleared when no CS error is detected. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27009138b1287ff53110d34f2d422390">  735</a></span>&#160;<span class="preprocessor">#define SPISTA_CSERR_SET               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* SET: Set when the CS line is deasserted abruptly. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* SPISTA[RXS] - Rx FIFO excess bytes present. */</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13183d9c5f462780f5a47ccce4d12872">  738</a></span>&#160;<span class="preprocessor">#define SPISTA_RXS_MSK                 (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac864d8dacd0b986a0186eebaa2ca5d3e">  739</a></span>&#160;<span class="preprocessor">#define SPISTA_RXS                     (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga288e95081da7903359d5193a573d76b5">  740</a></span>&#160;<span class="preprocessor">#define SPISTA_RXS_CLR                 (0x0   &lt;&lt; 11 ) </span><span class="comment">/* CLR. When the number of bytes in the FIFO is equal or less than the number in SPI0CON[15:14]. This bit is not cleared on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2141c6a1971964219d852d8615aaa457">  741</a></span>&#160;<span class="preprocessor">#define SPISTA_RXS_SET                 (0x1   &lt;&lt; 11 ) </span><span class="comment">/* SET. When there are more bytes in the Rx FIFO than configured in MOD (SPI0CON[15:14]). For example if MOD = TX1RX1, RXS is set when there are 2 or more bytes in the Rx FIFO. This bit does not dependent on SPI0CON[6] and does not cause an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* SPISTA[RXFSTA] - Rx FIFO status bits, indicates how many valid bytes are in the Rx FIFO. */</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d7785f621a6cd98bd591a2cb0c3124a">  744</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_MSK              (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82707540cf991814f21fc126374a216e">  745</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_EMPTY            (0x0   &lt;&lt; 8  ) </span><span class="comment">/* EMPTY. When Rx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga818538f32dda2ba41d67f23312c5b62d">  746</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_ONEBYTE          (0x1   &lt;&lt; 8  ) </span><span class="comment">/* ONEBYTE. When 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1446f16cc3d1ceaeb6a8dfc6b857ef0c">  747</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_TWOBYTES         (0x2   &lt;&lt; 8  ) </span><span class="comment">/* TWOBYTES. When 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6422b52c6060f2179d2819a25059ffb0">  748</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_THREEBYTES       (0x3   &lt;&lt; 8  ) </span><span class="comment">/* THREEBYTES. When 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaceecee787e4a68a1461d37f98bd8b51e">  749</a></span>&#160;<span class="preprocessor">#define SPISTA_RXFSTA_FOURBYTES        (0x4   &lt;&lt; 8  ) </span><span class="comment">/* FOURBYTES. When 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">/* SPISTA[RXOF] - Rx FIFO overflow status bit. This bit generates an interrupt. */</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8791db4827b2731f2050b3ca0d2df87d">  752</a></span>&#160;<span class="preprocessor">#define SPISTA_RXOF_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62d419e0955ecd3131f55f3fcadd6378">  753</a></span>&#160;<span class="preprocessor">#define SPISTA_RXOF                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ded5ae98310b867eeb4c84bbd26eec3">  754</a></span>&#160;<span class="preprocessor">#define SPISTA_RXOF_CLR                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d7ff612b8078eeff89d6ac3c3a62e8d">  755</a></span>&#160;<span class="preprocessor">#define SPISTA_RXOF_SET                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set when the Rx FIFO is already full when new data is loaded to the FIFO. This bit generates an interrupt except when RFLUSH is set. (SPI0CON[12]). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">/* SPISTA[RX] - Rx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75ee4b433fe723adccc9301cfbfb2b14">  758</a></span>&#160;<span class="preprocessor">#define SPISTA_RX_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7614392a0b17808aabf8dd50dba722d2">  759</a></span>&#160;<span class="preprocessor">#define SPISTA_RX                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga871c689da28096a7e283f44502b22417">  760</a></span>&#160;<span class="preprocessor">#define SPISTA_RX_CLR                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c86adbc6b62b7ee8d4cf600c6bb5db1">  761</a></span>&#160;<span class="preprocessor">#define SPISTA_RX_SET                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set when a receive interrupt occurs. This bit is set when TIM (SPI0CON[6]) is cleared and the required number of bytes have been received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* SPISTA[TX] - Tx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1286cfc402b603929d5f208e2ca962e">  764</a></span>&#160;<span class="preprocessor">#define SPISTA_TX_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3acdd93fdc8a555582c25edfb762fca">  765</a></span>&#160;<span class="preprocessor">#define SPISTA_TX                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf9fdbf5c472c2da22c0a6a9d2c192d0">  766</a></span>&#160;<span class="preprocessor">#define SPISTA_TX_CLR                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10015680dfda54871d10fa5025d3801a">  767</a></span>&#160;<span class="preprocessor">#define SPISTA_TX_SET                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set when a transmit interrupt occurs. This bit is set when TIM (SPI0CON[6]) set and the required number of bytes have been transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/* SPISTA[TXUR] - Tx FIFO Underrun. This bit generates an interrupt. */</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga897d21f6b98c43160940a3583d090b46">  770</a></span>&#160;<span class="preprocessor">#define SPISTA_TXUR_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7298331c66d0efbd11f64f109bcf2da2">  771</a></span>&#160;<span class="preprocessor">#define SPISTA_TXUR                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga016785ac0b0ba4743c3b50ded84fe392">  772</a></span>&#160;<span class="preprocessor">#define SPISTA_TXUR_CLR                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4fdaa7f36c637f71ed6246385214d64">  773</a></span>&#160;<span class="preprocessor">#define SPISTA_TXUR_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set when a transmit is initiated without any valid data in the Tx FIFO. This bit generates an interrupt except when TFLUSH is set in SPI0CON. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/* SPISTA[TXFSTA] - Tx FIFO status bits, indicates how many valid bytes are in the Tx FIFO. */</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4087aea33a6c8868210ec732203d0fb7">  776</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_MSK              (0x7   &lt;&lt; 1  )</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5918f9db770a41d972a03740f0b1cea9">  777</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_EMPTY            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* EMPTY. Tx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada0359997310bfe90232152bcd39365d">  778</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_ONEBYTE          (0x1   &lt;&lt; 1  ) </span><span class="comment">/* ONEBYTE. 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga262d15a156ad17c92ccdf85052e19235">  779</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_TWOBYTES         (0x2   &lt;&lt; 1  ) </span><span class="comment">/* TWOBYTES. 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga250e71ab243d3c66034053030bba71d2">  780</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_THREEBYTES       (0x3   &lt;&lt; 1  ) </span><span class="comment">/* THREEBYTES. 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad44561cfe12d3eb7ab9032bed1930843">  781</a></span>&#160;<span class="preprocessor">#define SPISTA_TXFSTA_FOURBYTES        (0x4   &lt;&lt; 1  ) </span><span class="comment">/* FOURBYTES . 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* SPISTA[IRQ] - Interrupt status bit. */</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffd310f708af2892762f038e6d54b4ef">  784</a></span>&#160;<span class="preprocessor">#define SPISTA_IRQ_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77c11d96b4d0dff3b7f1ca38ee09873a">  785</a></span>&#160;<span class="preprocessor">#define SPISTA_IRQ                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19b622076de2f3359b0c91f8f63c49db">  786</a></span>&#160;<span class="preprocessor">#define SPISTA_IRQ_CLR                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74e875a10e94a5a8fd7df7e6e0f53b2a">  787</a></span>&#160;<span class="preprocessor">#define SPISTA_IRQ_SET                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set to 1 when an SPI0 based interrupt occurs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">/* SPIDIV[BCRST] - Configures the behavior of SPI communication after an abrupt deassertion of CS.  This bit should be set in slave and master mode. */</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1dbf790cd23f1a65b9ed8088f4fb2dc0">  790</a></span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18098e391a4f1d1d79c948b269b1e524">  791</a></span>&#160;<span class="preprocessor">#define SPIDIV_BCRST                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0287ed90c8c081a03abe07bd58fa7f8d">  792</a></span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_DIS               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Resumes communication from where it stopped when the CS is deasserted. The rest of the bits are then received/ transmitted when CS returns low. User code should ignore the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e6344b7a786c3a191968a136f3da422">  793</a></span>&#160;<span class="preprocessor">#define SPIDIV_BCRST_EN                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enabled for a clean restart of SPI transfer after a CSERR condition. User code must also clear the SPI enable bit in SPI0CON during the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">/* SPIDIV[DIV] - Factor used to divide UCLK in the generation of the master mode serial clock. */</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga379eea5f437205976e5ec1baa4c6db9d">  796</a></span>&#160;<span class="preprocessor">#define SPIDIV_DIV_MSK                 (0x3F  &lt;&lt; 0  )</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">// -----                                        ADC0                                        -----</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html">  807</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a9d6d093c68a78eff0fb9559eca539419">  808</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#a9d6d093c68a78eff0fb9559eca539419">ADCCFG</a>;                    </div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#acf663b8438c23ca9d09e1acfe9c3f463">  809</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#acf663b8438c23ca9d09e1acfe9c3f463">RESERVED0</a>;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a0e16475d06e7affc27bb28bcb5c1a038">  810</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__ADC__TypeDef.html#a0e16475d06e7affc27bb28bcb5c1a038">ADCCON</a>;                    </div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a6ba83a96a024a01915f64f19b69ba360">  811</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[3];</div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a5ca857832b2dfc3dec3d1beea2a82b49">  812</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__ADC__TypeDef.html#a5ca857832b2dfc3dec3d1beea2a82b49">ADCSTA</a>;                    </div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a39e6b34accba82453fa5dde3ca68ac4e">  813</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED2[3];</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a6a05400a14f6a8d29ad18f3edf57e88e">  814</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#a6a05400a14f6a8d29ad18f3edf57e88e">ADCDAT</a>;                    </div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a5ffdae4cafde8b34cd194302cf864052">  815</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#a5ffdae4cafde8b34cd194302cf864052">RESERVED3</a>;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a896321e263918e90d4ec4d93cab04827">  816</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#a896321e263918e90d4ec4d93cab04827">ADCGN</a>;                     </div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#ae1a5c0e6ce77a5d588500c456630731f">  817</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#ae1a5c0e6ce77a5d588500c456630731f">RESERVED4</a>;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="structADI__ADC__TypeDef.html#a794429b5330d2722a801619ca4a45ae6">  818</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__ADC__TypeDef.html#a794429b5330d2722a801619ca4a45ae6">ADCOF</a>;                     </div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;} <a class="code" href="structADI__ADC__TypeDef.html">ADI_ADC_TypeDef</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define          ADCCFG                                     (*(volatile unsigned short int *) 0x40050000)</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define          ADCCON                                     (*(volatile unsigned char      *) 0x40050004)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define          ADCSTA                                     (*(volatile unsigned char      *) 0x40050008)</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define          ADCDAT                                     (*(volatile unsigned short int *) 0x4005000C)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define          ADCGN                                      (*(volatile unsigned short int *) 0x40050010)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define          ADCOF                                      (*(volatile unsigned short int *) 0x40050014)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/* Reset Value for ADCCFG*/</span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee5703735678c831530d0bff4789ff96">  830</a></span>&#160;<span class="preprocessor">#define ADCCFG_RVAL                    0xA00</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* ADCCFG[REF] - Reference select */</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga096d5d6f7eb94b21f79cf37971e01fb3">  833</a></span>&#160;<span class="preprocessor">#define ADCCFG_REF_BBA                 (*(volatile unsigned long *) 0x42A00034)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa189133cd945a8df32f93fb9493a12b">  834</a></span>&#160;<span class="preprocessor">#define ADCCFG_REF_MSK                 (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6462b3d1b35971df100e7cf9fe85838d">  835</a></span>&#160;<span class="preprocessor">#define ADCCFG_REF                     (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6412f9d57357fad377bd6e923aea5e8">  836</a></span>&#160;<span class="preprocessor">#define ADCCFG_REF_INTERNAL125V        (0x0   &lt;&lt; 13 ) </span><span class="comment">/* INTERNAL125V. Select the internal 1.25 V reference as the ADC reference. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38fc37c9ce2a5edc7198aceb016334b0">  837</a></span>&#160;<span class="preprocessor">#define ADCCFG_REF_LVDD                (0x1   &lt;&lt; 13 ) </span><span class="comment">/* LVDD. Select the 1.8V regulator output (LVDD1) as the ADC reference. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* ADCCFG[CLK] - ADC clock frequency */</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03a3a057e743958e996c8f21fba5ffdb">  840</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_MSK                 (0x7   &lt;&lt; 10 )</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb5540a828d5e314f8813381b590eab2">  841</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCORE               (0x0   &lt;&lt; 10 ) </span><span class="comment">/* FCORE.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9089c9e0650c3a0a3a292abc985dffe1">  842</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCOREDIV2           (0x1   &lt;&lt; 10 ) </span><span class="comment">/* FCOREDIV2.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5f4c193e5e41daae1f3e451403bdf3c4">  843</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCOREDIV4           (0x2   &lt;&lt; 10 ) </span><span class="comment">/* FCOREDIV4.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9cccc1e0d8569841ca5c7367b47621b">  844</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCOREDIV8           (0x3   &lt;&lt; 10 ) </span><span class="comment">/* FCOREDIV8.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8c432f933ad92295cc3cedcbc5e5acb">  845</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCOREDIV16          (0x4   &lt;&lt; 10 ) </span><span class="comment">/* FCOREDIV16.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga394f9da493a361a4e8153e0d7fa85d3e">  846</a></span>&#160;<span class="preprocessor">#define ADCCFG_CLK_FCOREDIV32          (0x5   &lt;&lt; 10 ) </span><span class="comment">/* FCOREDIV32.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/* ADCCFG[ACQ] - Acquisition clocks */</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31377ddd8d6cf576a3513667b6134d72">  849</a></span>&#160;<span class="preprocessor">#define ADCCFG_ACQ_MSK                 (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga209933f04f7edc2d93617661d38749f6">  850</a></span>&#160;<span class="preprocessor">#define ADCCFG_ACQ_2                   (0x0   &lt;&lt; 8  ) </span><span class="comment">/* 2.                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga731e85088dad5f99812b2ecd974b5aa4">  851</a></span>&#160;<span class="preprocessor">#define ADCCFG_ACQ_4                   (0x1   &lt;&lt; 8  ) </span><span class="comment">/* 4.                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1525b5a66a0193df200510eb8c921379">  852</a></span>&#160;<span class="preprocessor">#define ADCCFG_ACQ_8                   (0x2   &lt;&lt; 8  ) </span><span class="comment">/* 8.                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36fc55fbbef144609e35b0eec6091480">  853</a></span>&#160;<span class="preprocessor">#define ADCCFG_ACQ_16                  (0x3   &lt;&lt; 8  ) </span><span class="comment">/* 16.                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/* ADCCFG[CHSEL] - Channel select */</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cc5b548b92d826ee5e189045e4e5e59">  856</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_MSK               (0xF   &lt;&lt; 0  )</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11392805c6a848ceeb1612ae144a2f59">  857</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC0              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* ADC0. Single ended ADC0 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10817c86b4dc806ff9a0523f6cf64357">  858</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC1              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* ADC1. Single ended ADC1 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga912be836abc80ecce2a03771e4272e77">  859</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC2              (0x2   &lt;&lt; 0  ) </span><span class="comment">/* ADC2. Single ended ADC2 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20cfd5d5bd5b00b7ba8deb38ec9d60f8">  860</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC3              (0x3   &lt;&lt; 0  ) </span><span class="comment">/* ADC3. Single ended ADC3 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5ca499ea78f238d8c89e15717c695c5">  861</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC4              (0x4   &lt;&lt; 0  ) </span><span class="comment">/* ADC4. Single ended ADC4 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2ae1ae8c036f64f94241683148f265c">  862</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_ADC5              (0x5   &lt;&lt; 0  ) </span><span class="comment">/* ADC5. Single ended ADC5 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95fe1a9001038a43f246c88656ceb506">  863</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_DIFF0             (0x6   &lt;&lt; 0  ) </span><span class="comment">/* DIFF0. Differential ADC0 - ADC1 inputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga449ba619bd3e78f9d86c4945c69fa130">  864</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_DIFF1             (0x7   &lt;&lt; 0  ) </span><span class="comment">/* DIFF1. Differential ADC2 - ADC3 inputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cee442bee6f552c3e9344fccb3719ed">  865</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_DIFF2             (0x8   &lt;&lt; 0  ) </span><span class="comment">/* DIFF2. Differential ADC4 - ADC5 inputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc1c1fab8e6ccdfe12f9f7f80ac6de14">  866</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_TEMP              (0x9   &lt;&lt; 0  ) </span><span class="comment">/* TEMP. Internal temperature sensor. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa566877180601d25eeff6d5c9fb71bdc">  867</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_VBATDIV4          (0xA   &lt;&lt; 0  ) </span><span class="comment">/* VBATDIV4. Internal supply divided by 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga875d19f8a078f93bb324b431337ba5ac">  868</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_LVDDDIV2          (0xB   &lt;&lt; 0  ) </span><span class="comment">/* LVDDDIV2. Internal 1.8V regulator output (LVDD1) divided by 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga036575d6a82ebae333ffe58b1c81d92e">  869</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_VREF              (0xC   &lt;&lt; 0  ) </span><span class="comment">/* VREF. Internal ADC reference input for gain calibration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc72f2c76be7f433713344982c586376">  870</a></span>&#160;<span class="preprocessor">#define ADCCFG_CHSEL_AGND              (0xD   &lt;&lt; 0  ) </span><span class="comment">/* AGND. Internal ADC ground input for offset calibration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/* Reset Value for ADCCON*/</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4dac97bfbae1f20dee827b516b9657fa">  873</a></span>&#160;<span class="preprocessor">#define ADCCON_RVAL                    0x90</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/* ADCCON[REFBUF] - Reference buffer enable bit. */</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd29f857ff52f10ee5ce4f78bd8a19f9">  876</a></span>&#160;<span class="preprocessor">#define ADCCON_REFBUF_BBA              (*(volatile unsigned long *) 0x42A0009C)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ddb18137feba911942a41c71ae2c5af">  877</a></span>&#160;<span class="preprocessor">#define ADCCON_REFBUF_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a83363836a2270fb70c12a09f0f001c">  878</a></span>&#160;<span class="preprocessor">#define ADCCON_REFBUF                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7789c63f631c2170b2d186ac527d686c">  879</a></span>&#160;<span class="preprocessor">#define ADCCON_REFBUF_EN               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* EN. Turn on the reference buffer. The reference buffer takes 5 ms to settle and consumes approximately 210 μA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81b13309ffa3d031dd55c4139c01c0c9">  880</a></span>&#160;<span class="preprocessor">#define ADCCON_REFBUF_DIS              (0x1   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Turn off the reference buffer. The internal reference buffer must be turned off if using an external reference. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">/* ADCCON[DMA] - DMA transfer enable bit. */</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga314fd47bf4f5dacfbad3908e2b7fd1bc">  883</a></span>&#160;<span class="preprocessor">#define ADCCON_DMA_BBA                 (*(volatile unsigned long *) 0x42A00098)</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5816319d5a14f70492e57391d4e2558">  884</a></span>&#160;<span class="preprocessor">#define ADCCON_DMA_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a3af7f882ccef34edf595ff3b71ca34">  885</a></span>&#160;<span class="preprocessor">#define ADCCON_DMA                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27ef7e35b0980c8327978c3e1f9caf44">  886</a></span>&#160;<span class="preprocessor">#define ADCCON_DMA_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable DMA transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga508d4de5a82f5761920babb84a8f887a">  887</a></span>&#160;<span class="preprocessor">#define ADCCON_DMA_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enable DMA transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/* ADCCON[IEN] - Interrupt enable. */</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa3a7ca11b95780318037290adcc3dd2">  890</a></span>&#160;<span class="preprocessor">#define ADCCON_IEN_BBA                 (*(volatile unsigned long *) 0x42A00094)</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7170a88027bbadd2a55045cb4d60e091">  891</a></span>&#160;<span class="preprocessor">#define ADCCON_IEN_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d77d9b4eff85430dd6715a4862fefa6">  892</a></span>&#160;<span class="preprocessor">#define ADCCON_IEN                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebad441bdec00ef8e627c14d65b9485c">  893</a></span>&#160;<span class="preprocessor">#define ADCCON_IEN_DIS                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable the ADC interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71b8432c4cb352f90a7dbb2482c28a10">  894</a></span>&#160;<span class="preprocessor">#define ADCCON_IEN_EN                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable the ADC interrupt. An interrupt is generated when new data is available. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* ADCCON[ENABLE] - ADC enable. */</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52b2521e2d0fda4f52d1ed6188da7188">  897</a></span>&#160;<span class="preprocessor">#define ADCCON_ENABLE_BBA              (*(volatile unsigned long *) 0x42A00090)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedf4dfdf034d0b4f19e0931b5997cb49">  898</a></span>&#160;<span class="preprocessor">#define ADCCON_ENABLE_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9848b2bb627ca7ed49809e8703d5f37c">  899</a></span>&#160;<span class="preprocessor">#define ADCCON_ENABLE                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa13c811753bfd1691bf293d5c6d5e0fb">  900</a></span>&#160;<span class="preprocessor">#define ADCCON_ENABLE_EN               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable the ADC.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b461309a140e71f157495407be09107">  901</a></span>&#160;<span class="preprocessor">#define ADCCON_ENABLE_DIS              (0x1   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable the ADC.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">/* ADCCON[MOD] - Conversion mode. */</span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1dca8223d4295f79c8199bb63c6482c1">  904</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_MSK                 (0x7   &lt;&lt; 1  )</span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc73240b9962812d2f53051c5c2b7540">  905</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_SOFT                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* SOFT. Software trigger, used in conjunction with the START bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58aaf9d94eca775dc9591104531ed7d7">  906</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_CONT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CONT. Continuous convert mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga947858075df033f94aef7f796d4f4eba">  907</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_T0OVF               (0x3   &lt;&lt; 1  ) </span><span class="comment">/* T0OVF. Timer0 overflow.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62f96cccad0d52e4c03fc3e3777f81c2">  908</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_T1OVF               (0x4   &lt;&lt; 1  ) </span><span class="comment">/* T1OVF. Timer1 overflow.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b9792c61e363d6e0c3002bb6984f340">  909</a></span>&#160;<span class="preprocessor">#define ADCCON_MOD_GPIO                (0x5   &lt;&lt; 1  ) </span><span class="comment">/* GPIO. ADC conversion triggered by P0.3 input. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* ADCCON[START] - ADC conversion start. */</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6739cdf29876179683b9046be027e5a">  912</a></span>&#160;<span class="preprocessor">#define ADCCON_START_BBA               (*(volatile unsigned long *) 0x42A00080)</span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64599111cd85419b00a29cb57c889033">  913</a></span>&#160;<span class="preprocessor">#define ADCCON_START_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b608b5c33a1f775a0f1a8f3e6c47e9f">  914</a></span>&#160;<span class="preprocessor">#define ADCCON_START                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd531351cfe244ea1948f1f381b23e9d">  915</a></span>&#160;<span class="preprocessor">#define ADCCON_START_DIS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ae59f91670eb4a16c034cea20d2723d">  916</a></span>&#160;<span class="preprocessor">#define ADCCON_START_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Start conversion when SOFT conversion mode is selected. This bit does not clear after a single software conversion. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/* Reset Value for ADCSTA*/</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga889c7c19f5d3210d298ff4c82bf38a67">  919</a></span>&#160;<span class="preprocessor">#define ADCSTA_RVAL                    0x0</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* ADCSTA[READY] - ADC Ready bit */</span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf70da9e39c90a0eaa6d5c5327d5bddb5">  922</a></span>&#160;<span class="preprocessor">#define ADCSTA_READY_BBA               (*(volatile unsigned long *) 0x42A00100)</span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6fd708227f7c345dd3fa115d986b6965">  923</a></span>&#160;<span class="preprocessor">#define ADCSTA_READY_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba0e3f910f494c4dee48f2d561398b46">  924</a></span>&#160;<span class="preprocessor">#define ADCSTA_READY                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ee5895576ee71d8a8633dfd290cf98e">  925</a></span>&#160;<span class="preprocessor">#define ADCSTA_READY_CLR               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared automatically when ADCDAT is read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91668ad7e57e2be84f7817222df01140">  926</a></span>&#160;<span class="preprocessor">#define ADCSTA_READY_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Set by the ADC when a conversion is complete. This bit generates an interrupt if enabled (IEN set in ADCCON). */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* Reset Value for ADCDAT*/</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2c145ca85f47c2765c01935c6ba44de">  929</a></span>&#160;<span class="preprocessor">#define ADCDAT_RVAL                    0x0</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* ADCDAT[VALUE] - ADC result */</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec2f86821d1698a6f58f260e9b7a5418">  932</a></span>&#160;<span class="preprocessor">#define ADCDAT_VALUE_MSK               (0xFFF &lt;&lt; 2  )</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">/* ADCDAT[Value_Reserved] - ADC result / Reserved */</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07c7f8c96b18681f83f952e1fdb6cc96">  935</a></span>&#160;<span class="preprocessor">#define ADCDAT_Value_Reserved_MSK      (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">/* Reset Value for ADCGN*/</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31d068251a0c095f7a6d2f3328338160">  938</a></span>&#160;<span class="preprocessor">#define ADCGN_RVAL                     0x0</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/* ADCGN[VALUE] - Gain */</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe422f610b1282e1b11294632ae0cb7d">  941</a></span>&#160;<span class="preprocessor">#define ADCGN_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* Reset Value for ADCOF*/</span></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff05fc1954102ff058273ea3438a3001">  944</a></span>&#160;<span class="preprocessor">#define ADCOF_RVAL                     0x0</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* ADCOF[VALUE] - Offset */</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafd93772c3defe485fccfed1b910cebd">  947</a></span>&#160;<span class="preprocessor">#define ADCOF_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">// -----                                        CLKCTL                                        -----</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html">  958</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#a79af953adf093b7708525282adb57d73">  959</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__CLKCTL__TypeDef.html#a79af953adf093b7708525282adb57d73">CLKCON</a>;                    </div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#a25b006391f904bfc47a14aced9b5b89f">  960</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED0[519];</div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#a7e42e538d1494966a3dee03add2fa7ac">  961</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__CLKCTL__TypeDef.html#a7e42e538d1494966a3dee03add2fa7ac">XOSCCON</a>;                   </div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#ad0409b40a61d43d0a2436847a2032fb4">  962</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[111];</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#aa0120e018f68c68747e30f543b5f5d3d">  963</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__CLKCTL__TypeDef.html#aa0120e018f68c68747e30f543b5f5d3d">CLKACT</a>;                    </div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#a5107140bd11095c562a75774939c67f4">  964</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__CLKCTL__TypeDef.html#a5107140bd11095c562a75774939c67f4">RESERVED2</a>;</div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="structADI__CLKCTL__TypeDef.html#a3f7c89e82549829f03b81882a2e1a208">  965</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__CLKCTL__TypeDef.html#a3f7c89e82549829f03b81882a2e1a208">CLKPD</a>;                     </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;} <a class="code" href="structADI__CLKCTL__TypeDef.html">ADI_CLKCTL_TypeDef</a>;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define          CLKCON                                     (*(volatile unsigned short int *) 0x40002000)</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define          XOSCCON                                    (*(volatile unsigned char      *) 0x40002410)</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define          CLKACT                                     (*(volatile unsigned short int *) 0x40002480)</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define          CLKPD                                      (*(volatile unsigned short int *) 0x40002484)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">/* Reset Value for CLKCON*/</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae80818c4b8969ca011031b5358eadd64">  975</a></span>&#160;<span class="preprocessor">#define CLKCON_RVAL                    0x0</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* CLKCON[CLKOUT] - GPIO output clock multiplexer select bits. */</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82734c8637e4ee3d81e6faa96e8be892">  978</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_MSK              (0x7   &lt;&lt; 5  )</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5660578a7847fe254624cc651e1181de">  979</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_UCLKCG           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* UCLKCG.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdbc392ecf6350971b7390c621b3a5a7">  980</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_UCLK             (0x1   &lt;&lt; 5  ) </span><span class="comment">/* UCLK.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1bb1463debf9b2cc3946a3d6b75a86b">  981</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_PCLK             (0x2   &lt;&lt; 5  ) </span><span class="comment">/* PCLK.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa872ebd3d664d56cf34dcae7e17a88a8">  982</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_HFOSC            (0x5   &lt;&lt; 5  ) </span><span class="comment">/* HFOSC.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga967144f83b41b07b6554d706b1954d24">  983</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_LFOSC            (0x6   &lt;&lt; 5  ) </span><span class="comment">/* LFOSC.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcdbe41fbc092e7661e301bb8403542f">  984</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKOUT_LFXTAL           (0x7   &lt;&lt; 5  ) </span><span class="comment">/* LFXTAL.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/* CLKCON[CLKMUX] - Digital subsystem clock source select bits. */</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad20136636e8c88eaa5134792c5fd2d66">  987</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKMUX_MSK              (0x3   &lt;&lt; 3  )</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ef8fc31f205586422d80a5c8821ab0d">  988</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKMUX_HFOSC            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* HFOSC. 16MHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa454422bf2854b548e840bf381a581cf">  989</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKMUX_LFXTAL           (0x1   &lt;&lt; 3  ) </span><span class="comment">/* LFXTAL. 32.768kHz external crystal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7981680f70e97f80099b1acb24f4acde">  990</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKMUX_LFOSC            (0x2   &lt;&lt; 3  ) </span><span class="comment">/* LFOSC. 32.768kHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1f60e32a0c0abba427f5acfc3287272">  991</a></span>&#160;<span class="preprocessor">#define CLKCON_CLKMUX_ECLKIN           (0x3   &lt;&lt; 3  ) </span><span class="comment">/* ECLKIN. External clock on P0.5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/* CLKCON[CD] - Clock divide bits. */</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6188cd758f0aeb21ef383daf4c2874c3">  994</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_MSK                  (0x7   &lt;&lt; 0  )</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1af74ca5785bf3be4eeeb0bf92a85985">  995</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV1                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIV1.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bc73b5442b3fba7ff14278392840ab4">  996</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV2                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* DIV2.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab2bf96df44ddb84f1cc704ec7b21e6b">  997</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV4                 (0x2   &lt;&lt; 0  ) </span><span class="comment">/* DIV4.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6719c263e7ab17b4f5f32a64b25e7fc7">  998</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV8                 (0x3   &lt;&lt; 0  ) </span><span class="comment">/* DIV8.                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad9a3f6d7802e76152b14cd8c49c2836">  999</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV16                (0x4   &lt;&lt; 0  ) </span><span class="comment">/* DIV16.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42dffb868cb57fad32c4c1739dd6a887"> 1000</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV32                (0x5   &lt;&lt; 0  ) </span><span class="comment">/* DIV32.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73c99f30d21132da18c5fcda0088d4af"> 1001</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV64                (0x6   &lt;&lt; 0  ) </span><span class="comment">/* DIV64.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f9ce718c56f048dc3dfbc58041c4cd5"> 1002</a></span>&#160;<span class="preprocessor">#define CLKCON_CD_DIV128               (0x7   &lt;&lt; 0  ) </span><span class="comment">/* DIV128.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">/* Reset Value for XOSCCON*/</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa09763c8e1977bc71207dfe42eb5c30e"> 1005</a></span>&#160;<span class="preprocessor">#define XOSCCON_RVAL                   0x0</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">/* XOSCCON[ENABLE] - Crystal oscillator circuit enable bit. */</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga758019d629dac41997d981797f3f8ac6"> 1008</a></span>&#160;<span class="preprocessor">#define XOSCCON_ENABLE_BBA             (*(volatile unsigned long *) 0x42048200)</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab54667ca86cdb817c17465c30877e01c"> 1009</a></span>&#160;<span class="preprocessor">#define XOSCCON_ENABLE_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga283a029a60b2d047392337b2363af897"> 1010</a></span>&#160;<span class="preprocessor">#define XOSCCON_ENABLE                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0fe399e0b3da9f8e5d4f8b5a8a25487c"> 1011</a></span>&#160;<span class="preprocessor">#define XOSCCON_ENABLE_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disables the watch crystal circuitry.(LFXTAL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7aa7232be357f681d1d59923983cf8c7"> 1012</a></span>&#160;<span class="preprocessor">#define XOSCCON_ENABLE_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the watch crystal circuitry.(LFXTAL) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">/* Reset Value for CLKACT*/</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57d9ca26708b98972c8b8e480b682efe"> 1015</a></span>&#160;<span class="preprocessor">#define CLKACT_RVAL                    0x3FFF</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">/* CLKACT[T1] - T1 clocks enable bit. */</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4536f27cd651f51ae11f6a040d30725a"> 1018</a></span>&#160;<span class="preprocessor">#define CLKACT_T1_BBA                  (*(volatile unsigned long *) 0x4204902C)</span></div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46853e4681dd8596bdf142a157842e87"> 1019</a></span>&#160;<span class="preprocessor">#define CLKACT_T1_MSK                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e8eb10a8e371255c4ff8a19ef6d7226"> 1020</a></span>&#160;<span class="preprocessor">#define CLKACT_T1                      (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78ba3a9486fa43971cd0c1733b473699"> 1021</a></span>&#160;<span class="preprocessor">#define CLKACT_T1_DIS                  (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable T1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad238c4744ee9c09eeba622cae87b6524"> 1022</a></span>&#160;<span class="preprocessor">#define CLKACT_T1_EN                   (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable T1 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">/* CLKACT[T0] - T0 clocks enable bit. */</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a22d2da23448a9fde6f4c1c15ae02b4"> 1025</a></span>&#160;<span class="preprocessor">#define CLKACT_T0_BBA                  (*(volatile unsigned long *) 0x42049028)</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60f903237a58f2d7c2ef0ce2017218bf"> 1026</a></span>&#160;<span class="preprocessor">#define CLKACT_T0_MSK                  (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa49689055218990a8454ebfed61aacef"> 1027</a></span>&#160;<span class="preprocessor">#define CLKACT_T0                      (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28002f7ed8b5981c17435da53cf5f3a0"> 1028</a></span>&#160;<span class="preprocessor">#define CLKACT_T0_DIS                  (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable T0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga284eac3757a0791f70d51986c4fb772f"> 1029</a></span>&#160;<span class="preprocessor">#define CLKACT_T0_EN                   (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Enable T0 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/* CLKACT[PWM] - PWM clocks enable bit. */</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6892368c1149bafb70f863403f4c0a30"> 1032</a></span>&#160;<span class="preprocessor">#define CLKACT_PWM_BBA                 (*(volatile unsigned long *) 0x42049024)</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4e312c722575e83913fe8aed12f3855"> 1033</a></span>&#160;<span class="preprocessor">#define CLKACT_PWM_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada54082aa41adac7d008adb13b30d1eb"> 1034</a></span>&#160;<span class="preprocessor">#define CLKACT_PWM                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d2d44d093c12e2f8e2fd3ecc1cfbfc7"> 1035</a></span>&#160;<span class="preprocessor">#define CLKACT_PWM_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable PWM clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d71ecf56b70fd7f4e6c1ed2f6ee9402"> 1036</a></span>&#160;<span class="preprocessor">#define CLKACT_PWM_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. Enable PWM clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* CLKACT[I2C] - I2C clocks enable bit. */</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6adfe4b3b1b94530352ccd52ba571a99"> 1039</a></span>&#160;<span class="preprocessor">#define CLKACT_I2C_BBA                 (*(volatile unsigned long *) 0x42049020)</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b04effc688b0960496fe4e0bef7355f"> 1040</a></span>&#160;<span class="preprocessor">#define CLKACT_I2C_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7811323734794e3553aa71564b34614b"> 1041</a></span>&#160;<span class="preprocessor">#define CLKACT_I2C                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf99113d466931e66a793d374c004f072"> 1042</a></span>&#160;<span class="preprocessor">#define CLKACT_I2C_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Disable I2C clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab79a7864d7604c29e0b6715ce733758c"> 1043</a></span>&#160;<span class="preprocessor">#define CLKACT_I2C_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. Enable I2C clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/* CLKACT[COM] - UART clocks enable bit. */</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74846d4858bc66f522b10175960ed54c"> 1046</a></span>&#160;<span class="preprocessor">#define CLKACT_COM_BBA                 (*(volatile unsigned long *) 0x4204901C)</span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e77dc0b3113ff59e44d910f82d62456"> 1047</a></span>&#160;<span class="preprocessor">#define CLKACT_COM_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70c5f25fb0e7d542df04f5edd1df1c6f"> 1048</a></span>&#160;<span class="preprocessor">#define CLKACT_COM                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2aa2e6bc7c677f039d1a340124c89e55"> 1049</a></span>&#160;<span class="preprocessor">#define CLKACT_COM_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Disable UART clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf52aad7e8ba24578631685d92522bb8"> 1050</a></span>&#160;<span class="preprocessor">#define CLKACT_COM_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enable UART clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">/* CLKACT[SPI1] - SPI1 clocks enable bit. */</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8eb66205cdb7c87791d851f053912a0"> 1053</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI1_BBA                (*(volatile unsigned long *) 0x42049018)</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dcd404f7013b21148ee5f1f5fab10ca"> 1054</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI1_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fcabffa6c346707d5617b2e3a585dd4"> 1055</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI1                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73d5cd51d9d765df7b740c781584ae28"> 1056</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI1_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable SPI1 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab4d5df8caae98abbe618d81738f34ea"> 1057</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI1_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enable SPI1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment">/* CLKACT[SPI0] - SPI0 clocks enable bit. */</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3564c3ad248d4b5a6029bc93d9663fff"> 1060</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI0_BBA                (*(volatile unsigned long *) 0x42049014)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab65719537fa9d88cd9985fab09f5b67b"> 1061</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI0_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4b0abb293c6b6bf37db62471fbc7d55"> 1062</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI0                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1d3103cc86291ce769f0a9b64249a6a"> 1063</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI0_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable SPI0 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga915479eaae71e825b6a00eecd8ea20ec"> 1064</a></span>&#160;<span class="preprocessor">#define CLKACT_SPI0_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable SPI0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* CLKACT[T2] - T2 clocks enable bit. */</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga463840aadf8a4ac42ab069cee49aa1c9"> 1067</a></span>&#160;<span class="preprocessor">#define CLKACT_T2_BBA                  (*(volatile unsigned long *) 0x42049010)</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72b413f68c98f005f50f9c242b2fef43"> 1068</a></span>&#160;<span class="preprocessor">#define CLKACT_T2_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga728933c9ea648c8220ab7eb9456c6860"> 1069</a></span>&#160;<span class="preprocessor">#define CLKACT_T2                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75157727d906b7cb8dea3c8428276ea5"> 1070</a></span>&#160;<span class="preprocessor">#define CLKACT_T2_DIS                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable T2 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d2f771d12e6a14334642aefac67fb44"> 1071</a></span>&#160;<span class="preprocessor">#define CLKACT_T2_EN                   (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable T2 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/* CLKACT[ADC] - ADC clocks enable bit. */</span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3922398c2306c33a4563e8bb375143a"> 1074</a></span>&#160;<span class="preprocessor">#define CLKACT_ADC_BBA                 (*(volatile unsigned long *) 0x4204900C)</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf335dc1bb0517de5f91905bb74af5917"> 1075</a></span>&#160;<span class="preprocessor">#define CLKACT_ADC_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0496d39003a9a0181b449d5f126adee"> 1076</a></span>&#160;<span class="preprocessor">#define CLKACT_ADC                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cfa066ceacc422c956fb05e3184c937"> 1077</a></span>&#160;<span class="preprocessor">#define CLKACT_ADC_DIS                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable ADC clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85a35360c169f22b054758b66f720ba9"> 1078</a></span>&#160;<span class="preprocessor">#define CLKACT_ADC_EN                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enable ADC clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/* CLKACT[SRAM] - SRAM clocks enable bit. */</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad837a3fc9e5ad85dd86551b06ea5ff17"> 1081</a></span>&#160;<span class="preprocessor">#define CLKACT_SRAM_BBA                (*(volatile unsigned long *) 0x42049008)</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5aec74aac3dfafec23b3b689d27ed82d"> 1082</a></span>&#160;<span class="preprocessor">#define CLKACT_SRAM_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50ade1a5762a2987e90e85f08f87eeb6"> 1083</a></span>&#160;<span class="preprocessor">#define CLKACT_SRAM                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34a8f3985e488f37e7789e0a5d5b7f33"> 1084</a></span>&#160;<span class="preprocessor">#define CLKACT_SRAM_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb6f31ff8e3b9c2e5e4813d072a88b50"> 1085</a></span>&#160;<span class="preprocessor">#define CLKACT_SRAM_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">/* CLKACT[FEE] - Flash clocks enable bit. */</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae860c41a90f3190b6265a1f02dfac2d4"> 1088</a></span>&#160;<span class="preprocessor">#define CLKACT_FEE_BBA                 (*(volatile unsigned long *) 0x42049004)</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga659536df2be33b9eab6312ed6f84deb3"> 1089</a></span>&#160;<span class="preprocessor">#define CLKACT_FEE_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d8430604bfdaab021a663302ce32293"> 1090</a></span>&#160;<span class="preprocessor">#define CLKACT_FEE                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b4df80c9fcdb9e9c19d3cd626852cd5"> 1091</a></span>&#160;<span class="preprocessor">#define CLKACT_FEE_DIS                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ee6a40e625bfd71df3814647543afb2"> 1092</a></span>&#160;<span class="preprocessor">#define CLKACT_FEE_EN                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/* CLKACT[DMA] - DMA clock enable bit. */</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cf0931a5bb1bebebce1a5b83b09fd8f"> 1095</a></span>&#160;<span class="preprocessor">#define CLKACT_DMA_BBA                 (*(volatile unsigned long *) 0x42049000)</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf57f253bcc81fe2adc34162a7f1f0d32"> 1096</a></span>&#160;<span class="preprocessor">#define CLKACT_DMA_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c4297dfc6a087942029ab116ca1a30b"> 1097</a></span>&#160;<span class="preprocessor">#define CLKACT_DMA                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55eeb0852900cfeb3bec71ab419e81fc"> 1098</a></span>&#160;<span class="preprocessor">#define CLKACT_DMA_DIS                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.Disable DMA clock.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28dbfd176b7bf24c61e52b2fab752408"> 1099</a></span>&#160;<span class="preprocessor">#define CLKACT_DMA_EN                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable DMA clock.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">/* Reset Value for CLKPD*/</span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefdd2c05d1c5fffaefc6d8bb17587a1f"> 1102</a></span>&#160;<span class="preprocessor">#define CLKPD_RVAL                     0x3FFF</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/* CLKPD[T1] - T1 clocks enable bit. */</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac16ecc88a8c72879ff21870d97e2014c"> 1105</a></span>&#160;<span class="preprocessor">#define CLKPD_T1_BBA                   (*(volatile unsigned long *) 0x420490AC)</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc7e952f6c2ac9d9c0230f1ff73829e3"> 1106</a></span>&#160;<span class="preprocessor">#define CLKPD_T1_MSK                   (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c7b7853304a51d6d078322f21598868"> 1107</a></span>&#160;<span class="preprocessor">#define CLKPD_T1                       (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8188d541e21c5293ead65fda943adda8"> 1108</a></span>&#160;<span class="preprocessor">#define CLKPD_T1_DIS                   (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable T1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87add832e4d5fb1c81569a9cf8ad3e3d"> 1109</a></span>&#160;<span class="preprocessor">#define CLKPD_T1_EN                    (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable T1 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* CLKPD[T0] - T0 clocks enable bit. */</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga875d635de8b739db914830b8549d34b6"> 1112</a></span>&#160;<span class="preprocessor">#define CLKPD_T0_BBA                   (*(volatile unsigned long *) 0x420490A8)</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7d8e28e6e9f3fc2a7b3cc894a26874c"> 1113</a></span>&#160;<span class="preprocessor">#define CLKPD_T0_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac14c2eec260a208b4de8015e9d9196c6"> 1114</a></span>&#160;<span class="preprocessor">#define CLKPD_T0                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga121fae34f89ac5ac7d7f46397a3476bd"> 1115</a></span>&#160;<span class="preprocessor">#define CLKPD_T0_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable T0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab214102446e08c48ee7b40569a27b878"> 1116</a></span>&#160;<span class="preprocessor">#define CLKPD_T0_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Enable T0 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/* CLKPD[PWM] - PWM clocks enable bit. */</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9687f2c5196420ebce64df86049d328a"> 1119</a></span>&#160;<span class="preprocessor">#define CLKPD_PWM_BBA                  (*(volatile unsigned long *) 0x420490A4)</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd5caf124042c9095a5aaa1373c11f65"> 1120</a></span>&#160;<span class="preprocessor">#define CLKPD_PWM_MSK                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga882f9383f8bb884b9014e56328a4a0b8"> 1121</a></span>&#160;<span class="preprocessor">#define CLKPD_PWM                      (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8eecf893faf72693c963d7bb3509c16"> 1122</a></span>&#160;<span class="preprocessor">#define CLKPD_PWM_DIS                  (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable PWM clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e7f90eda006b6e49eb42575e95c1a2b"> 1123</a></span>&#160;<span class="preprocessor">#define CLKPD_PWM_EN                   (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. Enable PWM clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/* CLKPD[I2C] - I2C clocks enable bit. */</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0708ac550b1d7feb3a56cad878c2dda3"> 1126</a></span>&#160;<span class="preprocessor">#define CLKPD_I2C_BBA                  (*(volatile unsigned long *) 0x420490A0)</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd7b0674a80b297e619eb9b2140a9d74"> 1127</a></span>&#160;<span class="preprocessor">#define CLKPD_I2C_MSK                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1dee3fe943eaad190be81fa5f8f52795"> 1128</a></span>&#160;<span class="preprocessor">#define CLKPD_I2C                      (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4a5169b027b2033dd3ee45f69d7e646"> 1129</a></span>&#160;<span class="preprocessor">#define CLKPD_I2C_DIS                  (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Disable I2C clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fc075797476a10fc6916404355f268e"> 1130</a></span>&#160;<span class="preprocessor">#define CLKPD_I2C_EN                   (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. Enable I2C clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">/* CLKPD[COM] - UART clocks enable bit. */</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0425769004924759987855d730c4cdbe"> 1133</a></span>&#160;<span class="preprocessor">#define CLKPD_COM_BBA                  (*(volatile unsigned long *) 0x4204909C)</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ad214c18a3b083241554edc329bfeb6"> 1134</a></span>&#160;<span class="preprocessor">#define CLKPD_COM_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26e8af812275a681e8ef2f30c5ccb4f8"> 1135</a></span>&#160;<span class="preprocessor">#define CLKPD_COM                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8306db587ab8c202648d1e55153e0a7f"> 1136</a></span>&#160;<span class="preprocessor">#define CLKPD_COM_DIS                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Disable UART clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7ce42081a54668d61c3a36bc2753138"> 1137</a></span>&#160;<span class="preprocessor">#define CLKPD_COM_EN                   (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enable UART clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* CLKPD[SPI1] - SPI1 clocks enable bit. */</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacaa65b49b4ee6011a61069e53dd98c8d"> 1140</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI1_BBA                 (*(volatile unsigned long *) 0x42049098)</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56e9f502bb57a9793fcaf15c63b24345"> 1141</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI1_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae89c71c28f87875e189970c05607aa1"> 1142</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI1                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf9ba46e99f00ae08e94eeb7c03b38a0"> 1143</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI1_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable SPI1 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d22a240af10445d91a80720927845bb"> 1144</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI1_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enable SPI1 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/* CLKPD[SPI0] - SPI0 clocks enable bit. */</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga605d850d10692e32ffe2e9961ad2012e"> 1147</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI0_BBA                 (*(volatile unsigned long *) 0x42049094)</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d291787f4465cf0c8c1a30f5b637252"> 1148</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI0_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91b702248cf60910672c2dee04e06c12"> 1149</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI0                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03f7094795dfaa3d474326fbef53870a"> 1150</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI0_DIS                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable SPI0 clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6023689a958717aab7c2b1c997f38b6e"> 1151</a></span>&#160;<span class="preprocessor">#define CLKPD_SPI0_EN                  (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable SPI0 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">/* CLKPD[T2] - T2 clocks enable bit. */</span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0e8b5878e1b91f9e5421fded4d4fc52"> 1154</a></span>&#160;<span class="preprocessor">#define CLKPD_T2_BBA                   (*(volatile unsigned long *) 0x42049090)</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf355170bf42596e3baf24ff92fa4fed2"> 1155</a></span>&#160;<span class="preprocessor">#define CLKPD_T2_MSK                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fb630045c8a3b5264b79d352ab8d8aa"> 1156</a></span>&#160;<span class="preprocessor">#define CLKPD_T2                       (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga091cd57e888f02ef12338f23f66c9248"> 1157</a></span>&#160;<span class="preprocessor">#define CLKPD_T2_DIS                   (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable T2 clocks.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac664feac6ebed79de06c0650c23976a0"> 1158</a></span>&#160;<span class="preprocessor">#define CLKPD_T2_EN                    (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable T2 clocks.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* CLKPD[ADC] - ADC clocks enable bit. */</span></div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac330c86b4270d063a0fca47a1bbbfd87"> 1161</a></span>&#160;<span class="preprocessor">#define CLKPD_ADC_BBA                  (*(volatile unsigned long *) 0x4204908C)</span></div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a0b7c77ab3babf4ad5d1599e905c94d"> 1162</a></span>&#160;<span class="preprocessor">#define CLKPD_ADC_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaaba6740d3d72281ef0a75494f9b65e7"> 1163</a></span>&#160;<span class="preprocessor">#define CLKPD_ADC                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f919c69bc55073d654a341b657a224b"> 1164</a></span>&#160;<span class="preprocessor">#define CLKPD_ADC_DIS                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable ADC clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46229dbe7ba8b1516905aa2682e9f926"> 1165</a></span>&#160;<span class="preprocessor">#define CLKPD_ADC_EN                   (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enable ADC clocks.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">/* CLKPD[SRAM] - SRAM clocks enable bit. */</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2a377a11b09796653ec4ab1c412834c"> 1168</a></span>&#160;<span class="preprocessor">#define CLKPD_SRAM_BBA                 (*(volatile unsigned long *) 0x42049088)</span></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5cc30df05bace216a9765fe24abe1913"> 1169</a></span>&#160;<span class="preprocessor">#define CLKPD_SRAM_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e9dda29a3fdba664acc9a384b5fc927"> 1170</a></span>&#160;<span class="preprocessor">#define CLKPD_SRAM                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ca2b6014a2add1c67353b5930a1d806"> 1171</a></span>&#160;<span class="preprocessor">#define CLKPD_SRAM_DIS                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac773ddd57afb6b912168f86e2d2d531f"> 1172</a></span>&#160;<span class="preprocessor">#define CLKPD_SRAM_EN                  (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable SRAM memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">/* CLKPD[FEE] - Flash clocks enable bit. */</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d6ccf81a39dd7a98dd64c5aa24ec191"> 1175</a></span>&#160;<span class="preprocessor">#define CLKPD_FEE_BBA                  (*(volatile unsigned long *) 0x42049084)</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97dc9e2ed2decd27cbda8ea4888336d9"> 1176</a></span>&#160;<span class="preprocessor">#define CLKPD_FEE_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1396b80b156d627fed90b504dc6b5a3"> 1177</a></span>&#160;<span class="preprocessor">#define CLKPD_FEE                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0242bdb5c2bce6dc13a01fe7ba48da10"> 1178</a></span>&#160;<span class="preprocessor">#define CLKPD_FEE_DIS                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92864caaa33d82127d15d3443131e238"> 1179</a></span>&#160;<span class="preprocessor">#define CLKPD_FEE_EN                   (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Flash memory clocks. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">/* CLKPD[DMA] - DMA clock enable bit. */</span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e58a75ddd2a46ff3915c11e5c62bbc6"> 1182</a></span>&#160;<span class="preprocessor">#define CLKPD_DMA_BBA                  (*(volatile unsigned long *) 0x42049080)</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad7d2c49bb2047af75d642e6abbbe855"> 1183</a></span>&#160;<span class="preprocessor">#define CLKPD_DMA_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0adfc39994ef409d4a3c72464ef51557"> 1184</a></span>&#160;<span class="preprocessor">#define CLKPD_DMA                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a54bd14a06780426ad819ea060158f6"> 1185</a></span>&#160;<span class="preprocessor">#define CLKPD_DMA_DIS                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable DMA clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga482d892fac56889322fd01f02ec99060"> 1186</a></span>&#160;<span class="preprocessor">#define CLKPD_DMA_EN                   (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable DMA clock.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">// -----                                        DMA                                        -----</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html"> 1197</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a6c3247cc6c0a23ffaf07c33695498562"> 1198</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a6c3247cc6c0a23ffaf07c33695498562">DMASTA</a>;                    </div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#af729743ca5519b77f828c4e9f03021a2"> 1199</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#af729743ca5519b77f828c4e9f03021a2">DMACFG</a>;                    </div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a494dfb06cfa6f92abc90db443feb4a2d"> 1200</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a494dfb06cfa6f92abc90db443feb4a2d">DMAPDBPTR</a>;                 </div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a1005d42745a1d32fd9c6fbdd8b0219a8"> 1201</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a1005d42745a1d32fd9c6fbdd8b0219a8">DMAADBPTR</a>;                 </div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a3f8a076cba67fd2a06a47f178372f970"> 1202</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a3f8a076cba67fd2a06a47f178372f970">RESERVED0</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a1796d116d3adf0abe9aa6184deffae90"> 1203</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a1796d116d3adf0abe9aa6184deffae90">DMASWREQ</a>;                  </div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a806b7f3260d5d92a5f9bca6ef7ff1fcf"> 1204</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  RESERVED1[2];</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a5b6af7d577670291e7d907c6f206d7aa"> 1205</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a5b6af7d577670291e7d907c6f206d7aa">DMARMSKSET</a>;                </div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#abfc182ff771635a94d5736806bd3d30c"> 1206</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#abfc182ff771635a94d5736806bd3d30c">DMARMSKCLR</a>;                </div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#ac1ed8dda1511f02804c5ed0eb4db27af"> 1207</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#ac1ed8dda1511f02804c5ed0eb4db27af">DMAENSET</a>;                  </div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a840d71b63782960bbebda92a0509d6a2"> 1208</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a840d71b63782960bbebda92a0509d6a2">DMAENCLR</a>;                  </div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a3f25581da8c720d93a42c8827d566a7f"> 1209</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a3f25581da8c720d93a42c8827d566a7f">DMAALTSET</a>;                 </div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#ab2ceb3bdac221fbec142058c6484fe69"> 1210</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#ab2ceb3bdac221fbec142058c6484fe69">DMAALTCLR</a>;                 </div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a7dd90ecd11e9cd490ed2f372d4ff1c83"> 1211</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a7dd90ecd11e9cd490ed2f372d4ff1c83">DMAPRISET</a>;                 </div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a8d723979c57dff351a3f81fb629c7440"> 1212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a8d723979c57dff351a3f81fb629c7440">DMAPRICLR</a>;                 </div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a7c18a59d2b03692df14c627d624605d6"> 1213</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  RESERVED2[3];</div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="structADI__DMA__TypeDef.html#a4bb5ce01b8f9c1d1551f9364938899dc"> 1214</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__DMA__TypeDef.html#a4bb5ce01b8f9c1d1551f9364938899dc">DMAERRCLR</a>;                 </div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;} <a class="code" href="structADI__DMA__TypeDef.html">ADI_DMA_TypeDef</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define          DMASTA                                     (*(volatile unsigned long      *) 0x40010000)</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define          DMACFG                                     (*(volatile unsigned long      *) 0x40010004)</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define          DMAPDBPTR                                  (*(volatile unsigned long      *) 0x40010008)</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define          DMAADBPTR                                  (*(volatile unsigned long      *) 0x4001000C)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define          DMASWREQ                                   (*(volatile unsigned long      *) 0x40010014)</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define          DMARMSKSET                                 (*(volatile unsigned long      *) 0x40010020)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define          DMARMSKCLR                                 (*(volatile unsigned long      *) 0x40010024)</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define          DMAENSET                                   (*(volatile unsigned long      *) 0x40010028)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define          DMAENCLR                                   (*(volatile unsigned long      *) 0x4001002C)</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define          DMAALTSET                                  (*(volatile unsigned long      *) 0x40010030)</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define          DMAALTCLR                                  (*(volatile unsigned long      *) 0x40010034)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define          DMAPRISET                                  (*(volatile unsigned long      *) 0x40010038)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define          DMAPRICLR                                  (*(volatile unsigned long      *) 0x4001003C)</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define          DMAERRCLR                                  (*(volatile unsigned long      *) 0x4001004C)</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">/* Reset Value for DMASTA*/</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d42d876bd454be0192e35d2c88c4ccb"> 1234</a></span>&#160;<span class="preprocessor">#define DMASTA_RVAL                    0xD0000</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/* DMASTA[CHNLSMINUS1] - Number of available DMA channels minus 1. For example, if there are 14 channels available, the register reads back 0xD for these bits. */</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b52746f89c0b6a169fde910c520da53"> 1237</a></span>&#160;<span class="preprocessor">#define DMASTA_CHNLSMINUS1_MSK         (0x1F  &lt;&lt; 16 )</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a93843168e418e8afe431676e05e2ce"> 1238</a></span>&#160;<span class="preprocessor">#define DMASTA_CHNLSMINUS1_FOURTEENCHNLS (0xD   &lt;&lt; 16 ) </span><span class="comment">/* FOURTEENCHNLS - Controller configured to use 14 DMA channels. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/* DMASTA[STATE] - Current state of DMA controller state machine.  Provides insight into the operation performed by the DMA at the time this register is read. */</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fb6c6abe522459b7e8ed6ff38c6f536"> 1241</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_MSK               (0xF   &lt;&lt; 4  )</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab70e5559405a184de2c539851978df98"> 1242</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_IDLE              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IDL. Idle.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5bc7fb719ce9f640ce5525882cb6d246"> 1243</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_RDCHNLDATA        (0x1   &lt;&lt; 4  ) </span><span class="comment">/* RDCHNLDATA. Reading channel controller data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15a440936bf1dc9d2c59de7a08782859"> 1244</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_RDSRCENDPTR       (0x2   &lt;&lt; 4  ) </span><span class="comment">/* RDSRCENDPTR. Reading source data end pointer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3c4d44899e01b6c5d86d03fb65ce9de"> 1245</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_RDDSTENDPTR       (0x3   &lt;&lt; 4  ) </span><span class="comment">/* RDDSTENDPTR. Reading destination end pointer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab93420e485b670af3fdd6c26626ffddf"> 1246</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_RDSRCDATA         (0x4   &lt;&lt; 4  ) </span><span class="comment">/* RDSRCDATA. Reading source data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeff1f46c8ab7bb97f502ed7dcb614b39"> 1247</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_WRDSTDATA         (0x5   &lt;&lt; 4  ) </span><span class="comment">/* WRDSTDATA. Writing destination data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga753f0e068eaa8e4ee3c639e44a244579"> 1248</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_WAITDMAREQCLR     (0x6   &lt;&lt; 4  ) </span><span class="comment">/* WAITDMAREQCLR. Waiting for DMA request to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48db89be8e722a5da7469aa15e7a8813"> 1249</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_WRCHNLDATA        (0x7   &lt;&lt; 4  ) </span><span class="comment">/* WRCHNLDATA. Writing channel controller data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd784a36ab1d16bc798892a40b796edd"> 1250</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_STALLED           (0x8   &lt;&lt; 4  ) </span><span class="comment">/* STALLED. Stalled.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a3da1fd248c3c0654fc83b08bba057f"> 1251</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_DONE              (0x9   &lt;&lt; 4  ) </span><span class="comment">/* DONE. Done.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga023452b5f2cd5a0d7b2c04734a7387c5"> 1252</a></span>&#160;<span class="preprocessor">#define DMASTA_STATE_SCATRGATHR        (0xA   &lt;&lt; 4  ) </span><span class="comment">/* SCATRGATHR. Peripheral scatter-gather transition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">/* DMASTA[ENABLE] - Enable status of the controller. */</span></div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c1d98e84eb02205d6d6e98fe9d0a378"> 1255</a></span>&#160;<span class="preprocessor">#define DMASTA_ENABLE_BBA              (*(volatile unsigned long *) 0x42200000)</span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e6820bd59c2212ace38ae5157553e6c"> 1256</a></span>&#160;<span class="preprocessor">#define DMASTA_ENABLE_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8b0b2dd88dcd114bf18ccb939f051f0"> 1257</a></span>&#160;<span class="preprocessor">#define DMASTA_ENABLE                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaccf83e18dcda4dd0179bb99d0ecdbd58"> 1258</a></span>&#160;<span class="preprocessor">#define DMASTA_ENABLE_CLR              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Controller is disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3424eb5ce2d1263b5f0d788a1a1af44a"> 1259</a></span>&#160;<span class="preprocessor">#define DMASTA_ENABLE_SET              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Controller is enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/* Reset Value for DMACFG*/</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a79d62cfddab9a33d83ca895c590c5a"> 1262</a></span>&#160;<span class="preprocessor">#define DMACFG_RVAL                    0x0</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment">/* DMACFG[ENABLE] - Controller enable. */</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa202321e73c0ea4c4beb84dfbe7cecdd"> 1265</a></span>&#160;<span class="preprocessor">#define DMACFG_ENABLE_BBA              (*(volatile unsigned long *) 0x42200080)</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac753ca601b2b0cff310e3a0fff54ef95"> 1266</a></span>&#160;<span class="preprocessor">#define DMACFG_ENABLE_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc31e6bd9686f701827358bcca1ba0ab"> 1267</a></span>&#160;<span class="preprocessor">#define DMACFG_ENABLE                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b33272e9f4a2b70e6ead48b2c4e9b68"> 1268</a></span>&#160;<span class="preprocessor">#define DMACFG_ENABLE_DIS              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Controller is disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2860324f36f9d2e3548eda137f8f3c2"> 1269</a></span>&#160;<span class="preprocessor">#define DMACFG_ENABLE_EN               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Controller is enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/* Reset Value for DMAPDBPTR*/</span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad390171376d2771725f26e8f6cdcd387"> 1272</a></span>&#160;<span class="preprocessor">#define DMAPDBPTR_RVAL                 0x0</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment">/* DMAPDBPTR[CTRLBASEPTR] - Pointer to the base address of the primary data structure. 5 + log (2)M LSBs are reserved and must be written 0. M is the number of channels. */</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f73b5a85311eefb7e6ac003ba7ac6ed"> 1275</a></span>&#160;<span class="preprocessor">#define DMAPDBPTR_CTRLBASEPTR_MSK      (0xFFFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/* Reset Value for DMAADBPTR*/</span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab861431bc15d4cf7b3c7e41a9e2aaf63"> 1278</a></span>&#160;<span class="preprocessor">#define DMAADBPTR_RVAL                 0x100</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">/* DMAADBPTR[ALTCBPTR] - Base address of the alternate data structure. */</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99847d4e0693b6527b84c23c455c25a9"> 1281</a></span>&#160;<span class="preprocessor">#define DMAADBPTR_ALTCBPTR_MSK         (0xFFFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/* Reset Value for DMASWREQ*/</span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf33768c8397d8bfd3059875295f320b3"> 1284</a></span>&#160;<span class="preprocessor">#define DMASWREQ_RVAL                  0x0</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/* DMASWREQ[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7e69ead1ad5a0bbddea13d8031cf847"> 1287</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0RX_BBA            (*(volatile unsigned long *) 0x422002B4)</span></div><div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa88c6dccb8711d44ab175c460acff44a"> 1288</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0RX_MSK            (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e7836897092ad91c48f86a10f49d262"> 1289</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0RX                (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1a0ab23c74907a2f33b32f334d99a3d"> 1290</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0RX_DIS            (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Does not create a DMA request for SPI0RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaaa9646de722dd371d0e7b6ff95dde78"> 1291</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0RX_EN             (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Generates a DMA request for SPI0RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">/* DMASWREQ[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga179a895fc95201ba453a1845f4323ea1"> 1294</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0TX_BBA            (*(volatile unsigned long *) 0x422002B0)</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga930cbd12f2015e98e99b89f2f061a33d"> 1295</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0TX_MSK            (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac6af84b7d3aa0537d738ec5af36e1e1"> 1296</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0TX                (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb80ed78bbf6810680c05aed3173f42d"> 1297</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0TX_DIS            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS.  Does not create a DMA request for SPI0TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5912b851f6048baf70ceac5b92285185"> 1298</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI0TX_EN             (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Generates a DMA request for SPI0TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* DMASWREQ[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga994f1b589a9568bb39433a806c116498"> 1301</a></span>&#160;<span class="preprocessor">#define DMASWREQ_ADC_BBA               (*(volatile unsigned long *) 0x422002AC)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae36d5364f7fe206896e7f4ae34f776ac"> 1302</a></span>&#160;<span class="preprocessor">#define DMASWREQ_ADC_MSK               (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08b23e75803b6d41e9d2a1b83392a58a"> 1303</a></span>&#160;<span class="preprocessor">#define DMASWREQ_ADC                   (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b6c50b90ea4ec987393a475fb1b4e5e"> 1304</a></span>&#160;<span class="preprocessor">#define DMASWREQ_ADC_DIS               (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Does not create a DMA request for ADC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6df52bef0ec80ef99ff69ded5319fccd"> 1305</a></span>&#160;<span class="preprocessor">#define DMASWREQ_ADC_EN                (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Generates a DMA request for ADC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">/* DMASWREQ[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga768c20bc3bdbc33a104c9ddcd572295d"> 1308</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMRX_BBA            (*(volatile unsigned long *) 0x4220029C)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2088411a61cf02d12d82d7c09e5ab6d"> 1309</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMRX_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c0bdb3bc41fc218e89fed099a1cdcc8"> 1310</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMRX                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cfe227e7a0fefc0db7e7cbfdf3917c6"> 1311</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMRX_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Does not create a DMA request for I2CMRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbdfb70cf83972a563013431e09e9680"> 1312</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMRX_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Generates a DMA request for I2CMRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="comment">/* DMASWREQ[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b41b78eb2ae6662a22021b3ed06a534"> 1315</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMTX_BBA            (*(volatile unsigned long *) 0x42200298)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f17ecf2dec9486dd1cb9610d3a39cb7"> 1316</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMTX_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad623010e7fc4f0e5c15fc5714aa56958"> 1317</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMTX                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7c0915429a0097acec5dad6725b5914"> 1318</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMTX_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Does not create a DMA request for I2CMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a8c7a551b5de357567561efd2c0adb6"> 1319</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CMTX_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Generates a DMA request for I2CMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">/* DMASWREQ[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d29f5a4f2253586bc7b0e156db3cf80"> 1322</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSRX_BBA            (*(volatile unsigned long *) 0x42200294)</span></div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ca88d1f5936394714e49963a680561e"> 1323</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSRX_MSK            (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7198307f8a77a9b1b5070cfd231566c1"> 1324</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSRX                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf36fa6f2cced6e5def9c96e02925a955"> 1325</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSRX_DIS            (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Does not create a DMA request for I2CSRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabdeac9a62d5930a214892644bae12af"> 1326</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSRX_EN             (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Generates a DMA request for I2CSRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment">/* DMASWREQ[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82225f96131913d5c4f618da771a7328"> 1329</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSTX_BBA            (*(volatile unsigned long *) 0x42200290)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa887bf76388d45b4b8440ada834d6be6"> 1330</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSTX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0917774bd77062e56312b0b06851b320"> 1331</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSTX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4aa9d0337b9725637fba7923878f02b3"> 1332</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSTX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Does not create a DMA request for I2CSTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad69a5ae12cfcb66ffd9c2a6cd891fd51"> 1333</a></span>&#160;<span class="preprocessor">#define DMASWREQ_I2CSTX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Generates a DMA request for I2CSTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/* DMASWREQ[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e626ef733bd7b70b4bf40054aeb4462"> 1336</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTRX_BBA            (*(volatile unsigned long *) 0x4220028C)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9afbef8d766cfdcb3568dbdc25d3f7b9"> 1337</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTRX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefdff271dbfeb17cce3b4286c07dec44"> 1338</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTRX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb92e68307f3de7b9324f523e06ff5f9"> 1339</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTRX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Does not create a DMA request for UARTRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a2e73b8f812889716ebd30596a88b4a"> 1340</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTRX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Generates a DMA request for UARTRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">/* DMASWREQ[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1200433f2a00c9d402f27652264b8361"> 1343</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTTX_BBA            (*(volatile unsigned long *) 0x42200288)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga83a5edbfdd29c825143c8f179a94a3c2"> 1344</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTTX_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30fd66d596e9d163b5ffd62130284a43"> 1345</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTTX                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5961da7316ad12de4c8a0abb77741261"> 1346</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTTX_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Does not create a DMA request for UARTTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fcc6763b2065e927c5a97458bf4dbba"> 1347</a></span>&#160;<span class="preprocessor">#define DMASWREQ_UARTTX_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Generates a DMA request for UARTTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">/* DMASWREQ[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafe899419fbaeefb81d63ac61c9cd53f"> 1350</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1RX_BBA            (*(volatile unsigned long *) 0x42200284)</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31e71311d92b1031a9eb9bb1f23511d5"> 1351</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1RX_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0707d014bf91b16729a9f3cc333ffaa"> 1352</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1RX                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fb083dd65f703388b20110ea1186617"> 1353</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1RX_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Does not create a DMA request for SPI1RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35291ce84fbe59fe024e6d0fa2f9a7a8"> 1354</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1RX_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Generates a DMA request for SPI1RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">/* DMASWREQ[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41622546e9c2f942329829625d68636b"> 1357</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1TX_BBA            (*(volatile unsigned long *) 0x42200280)</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf043df31cefaf7a1b2cf7a6d4594d68d"> 1358</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1TX_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55118524938d7cc0972de0bc7d457324"> 1359</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1TX                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56fecc4634e01a61ec4f68286afe1ccd"> 1360</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1TX_DIS            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Does not create a DMA request for SPI1TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaade8ce56dc5ef1cce5561b3960e24dc4"> 1361</a></span>&#160;<span class="preprocessor">#define DMASWREQ_SPI1TX_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Generates a DMA request for SPI1TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">/* Reset Value for DMARMSKSET*/</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac40a02d162b7f4c47785199043eb8c50"> 1364</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_RVAL                0x0</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/* DMARMSKSET[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3372ebc52c90728f72a2ba1a27cb5f7e"> 1367</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0RX_BBA          (*(volatile unsigned long *) 0x42200434)</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bcb9c7d704ff2a0bd9ee50f4d6c9e31"> 1368</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0RX_MSK          (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d58c8537b275638197173c2930214ac"> 1369</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0RX              (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga237c93c052f30c6dd9488d831180c348"> 1370</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0RX_DIS          (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. When read: Requests are enabled for SPI0RX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga042440d0cebb6cfcd83296bc6e3c2da7"> 1371</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0RX_EN           (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. When read: Requests are disabled for SPI0RX. When written: Disables peripheral associated with SPI0RX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">/* DMARMSKSET[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10e885601cedef9c70fa79a50eacd630"> 1374</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0TX_BBA          (*(volatile unsigned long *) 0x42200430)</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7ed8615ff723b1c0f0e0c33a6ad0868"> 1375</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0TX_MSK          (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab45461c73db494d0a2b8fbc62c171a61"> 1376</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0TX              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d0f45977e911fab665562c32460b8da"> 1377</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0TX_DIS          (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. When read: Requests are enabled for SPI0TX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf564f9729ff022d55284c973ffca8727"> 1378</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI0TX_EN           (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN.  When read: Requests are disabled for SPI0TX. When written: Disables peripheral associated with SPI0TX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/* DMARMSKSET[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2264972df3d375814dede1de8172354f"> 1381</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_ADC_BBA             (*(volatile unsigned long *) 0x4220042C)</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cc2cf0cd645012771a04ed7ef1b28ba"> 1382</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_ADC_MSK             (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa546efea11e068eeda425fac774a80b5"> 1383</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_ADC                 (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a1e70c93ba2602aa1b0abb0fb7dbd95"> 1384</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_ADC_DIS             (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. When read: Requests are enabled for ADC. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97f9e99c1f78b708850fa59754a581a2"> 1385</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_ADC_EN              (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN.  When read: Requests are disabled for ADC. When written: Disables peripheral associated with ADC from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment">/* DMARMSKSET[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4190471f9e4260297f13226c0178fe9a"> 1388</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMRX_BBA          (*(volatile unsigned long *) 0x4220041C)</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b8c39e67a1ee0f8de7c8816c8369c47"> 1389</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMRX_MSK          (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0784f7520e42a525f0a011a5c4a4b0fa"> 1390</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMRX              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafda46ff8632588259892a8f28fe6831f"> 1391</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMRX_DIS          (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. When read: Requests are enabled for I2CMRX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c4c962087eb3c37f600b588f9840fc8"> 1392</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMRX_EN           (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN.  When read: Requests are disabled for I2CMRX. When written: Disables peripheral associated with I2CMRX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/* DMARMSKSET[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29e643f805480f71d88e2e7fff8d16c6"> 1395</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMTX_BBA          (*(volatile unsigned long *) 0x42200418)</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b976a332dfecfabd36a22fe3beed8d8"> 1396</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMTX_MSK          (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7857fc23f29cdfa580f0ba60f8c77b49"> 1397</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMTX              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98c4212ebfc9980825c94a205b578661"> 1398</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMTX_DIS          (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. When read: Requests are enabled for I2CMTX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e0ea87ccc92aa488173f8dcc623aba6"> 1399</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CMTX_EN           (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN.  When read: Requests are disabled for I2CMTX. When written: Disables peripheral associated with I2CMTX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">/* DMARMSKSET[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59c9010cb02b2368e128f135a7c2b4de"> 1402</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSRX_BBA          (*(volatile unsigned long *) 0x42200414)</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23e4112898c82572dc62827e02c7a34a"> 1403</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSRX_MSK          (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2b38eeeabb3d2c91a1e0b7d24fe45c2"> 1404</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSRX              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8541a05728ba92650863bb231693a1c1"> 1405</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSRX_DIS          (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. When read: Requests are enabled for I2CSRX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d123d59ef3dda504808a6392c3ff001"> 1406</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSRX_EN           (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN.  When read: Requests are disabled for I2CSRX. When written: Disables peripheral associated with I2CSRX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment">/* DMARMSKSET[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga472a61eb17e784512342f48746368900"> 1409</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSTX_BBA          (*(volatile unsigned long *) 0x42200410)</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2286d400134047677b8965aacfa59fa"> 1410</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSTX_MSK          (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9fb1248c9e2999a0c3772cc84d887415"> 1411</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSTX              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a4d924e898a629e23147377896216ef"> 1412</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSTX_DIS          (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. When read: Requests are enabled forI2CSTX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18b7deeb7df54aa8814382fc0621db89"> 1413</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_I2CSTX_EN           (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN.  When read: Requests are disabled for I2CSTX. When written: Disables peripheral associated with I2CSTX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/* DMARMSKSET[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7f358311b2ded499fcf6e0e22a462d1"> 1416</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTRX_BBA          (*(volatile unsigned long *) 0x4220040C)</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf91ec441b4755a28c274dd0937958d74"> 1417</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTRX_MSK          (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf324fceec57c7877d878906a04493022"> 1418</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTRX              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga135e93683cdee7ecead7175445fe308f"> 1419</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTRX_DIS          (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. When read: Requests are enabled for UARTRX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed54716f589d0843dc5f64eb6adb2c33"> 1420</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTRX_EN           (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN.  When read: Requests are disabled for UARTRX. When written: Disables peripheral associated with UARTRX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* DMARMSKSET[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7280a184f5afb5ac99060df094cd687"> 1423</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTTX_BBA          (*(volatile unsigned long *) 0x42200408)</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga563327c0629709befba36985a83aa27a"> 1424</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTTX_MSK          (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga575b04d1ffff6e1055d4735495e3f7dd"> 1425</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTTX              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad05629506a835ef9e3b05237496c55f6"> 1426</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTTX_DIS          (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. When read: Requests are enabled for UARTTX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a6b5d567452659ec07b19ba8ad92e38"> 1427</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_UARTTX_EN           (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN.  When read: Requests are disabled for UARTTX. When written: Disables peripheral associated with UARTTX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">/* DMARMSKSET[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaddae58f7c4301e645cd5f55080f4ac4"> 1430</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1RX_BBA          (*(volatile unsigned long *) 0x42200404)</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3aef18c8eabbc5f4f707c6e61a5a08f4"> 1431</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1RX_MSK          (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3ffe1dd2e5ed0a27d73f269a1ea20ed"> 1432</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1RX              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca010085c49f7f231cb79cbc6624271e"> 1433</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1RX_DIS          (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. When read: Requests are enabled for SPI1RX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc1fd7487a4eda5dd11d866151186924"> 1434</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1RX_EN           (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN.  When read: Requests are disabled for SPI1RX. When written: Disables peripheral associated with SPI1RX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">/* DMARMSKSET[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32a4a9fa3ac9fc4d2ab2be92ce06158e"> 1437</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1TX_BBA          (*(volatile unsigned long *) 0x42200400)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64ed7055b7d7401e83724ceb1a684a21"> 1438</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1TX_MSK          (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga816a9384258d3dab9b167d94cd3b4e6a"> 1439</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1TX              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae90bf05e6be6b0445579be7c286f9e5d"> 1440</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1TX_DIS          (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. When read: Requests are enabled for SPI1TX. When written: No effect. Use the DMARMSKCLR register to enable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92771c88bf0bfee3b864d1ca64bbdef5"> 1441</a></span>&#160;<span class="preprocessor">#define DMARMSKSET_SPI1TX_EN           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN.  When read: Requests are disabled for SPI1TX When written: Disables peripheral associated with SPI1TX from generating DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">/* Reset Value for DMARMSKCLR*/</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cca6d358ca64a6ddca5c26ad6c3521c"> 1444</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_RVAL                0x0</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">/* DMARMSKCLR[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e2c987605eee40ce8a628dcdf0637db"> 1447</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0RX_BBA          (*(volatile unsigned long *) 0x422004B4)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18795b90091efee5b054ebf261ac09e4"> 1448</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0RX_MSK          (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1bdbf06439317c23a0d5ff0360f1a71d"> 1449</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0RX              (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fc6bd91923715531b8daed662d57dc6"> 1450</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0RX_DIS          (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0030cd45d8ed8c665461232153d48861"> 1451</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0RX_EN           (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Enables peripheral associated with SPI0RX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/* DMARMSKCLR[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1387355d8410c03a2a8b39b0bbe99f0d"> 1454</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0TX_BBA          (*(volatile unsigned long *) 0x422004B0)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8937c88a3aad73d654c9b1930555b7c2"> 1455</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0TX_MSK          (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6bc7b2ef3bd3687a023fbb33d33f837"> 1456</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0TX              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8f7e4c41fd72a8db004a139be4494dc"> 1457</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0TX_DIS          (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32dd0fdb6352c4b54b06455eea8b5b55"> 1458</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI0TX_EN           (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Enables peripheral associated with SPI0TX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/* DMARMSKCLR[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d910f508d124c563832bd0bc2ca3390"> 1461</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_ADC_BBA             (*(volatile unsigned long *) 0x422004AC)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5dbfe6f613c27dcd5f8472765735f695"> 1462</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_ADC_MSK             (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4b5de83cbf4b05aa83f259528319d0f"> 1463</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_ADC                 (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b4530a8983e816a1b35d8ab30c0c849"> 1464</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_ADC_DIS             (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec8e826f26c5370ba22f49fb8b020005"> 1465</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_ADC_EN              (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enables peripheral associated with ADC to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="comment">/* DMARMSKCLR[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31697a3b9a3e08cd0887f20cfc901686"> 1468</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMRX_BBA          (*(volatile unsigned long *) 0x4220049C)</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga567661ed587bd0c84de47adf6bf30664"> 1469</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMRX_MSK          (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14eb7c2cefbfc44bffa3961646461109"> 1470</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMRX              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84d1bcd9cf18fcebf39928ea1700925c"> 1471</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMRX_DIS          (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71830fb52932dab856df67f205e80c2f"> 1472</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMRX_EN           (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enables peripheral associated with I2CMRX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="comment">/* DMARMSKCLR[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2977d5684b44a7d99b12b30ddfc2fab2"> 1475</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMTX_BBA          (*(volatile unsigned long *) 0x42200498)</span></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd7205196400142a33a8d48779778e66"> 1476</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMTX_MSK          (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5483b6ad2dbb552dce2536fe362c4b76"> 1477</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMTX              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47dd8aebfc87f2633896ebb90083df78"> 1478</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMTX_DIS          (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf747b15161abdb1390d24f9ca22130ba"> 1479</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CMTX_EN           (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables peripheral associated with I2CMTX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/* DMARMSKCLR[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga992df85f5f1554032c8fb27b70a1f75b"> 1482</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSRX_BBA          (*(volatile unsigned long *) 0x42200494)</span></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33412cf50c260cf0eaa973affe03349f"> 1483</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSRX_MSK          (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1cdd24c3cdc31a49fc6cd3754bb11b4b"> 1484</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSRX              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf048112e016294ae35dad1a010408b74"> 1485</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSRX_DIS          (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5658079e924fe467cf8ff7b39ff2860"> 1486</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSRX_EN           (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables peripheral associated with I2CSRX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">/* DMARMSKCLR[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga468cd9f43cde8f43cf6ae819db3ba52b"> 1489</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSTX_BBA          (*(volatile unsigned long *) 0x42200490)</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1df163d6a22118dadd8caf43d1b183af"> 1490</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSTX_MSK          (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad666b73f7bb0a64a66ab109723a20614"> 1491</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSTX              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f5d1ed4c83291400c525ec43fcec563"> 1492</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSTX_DIS          (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff194e062023d88453bae3c1c2029911"> 1493</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_I2CSTX_EN           (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables peripheral associated with I2CSTX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/* DMARMSKCLR[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ff2d64fe1fdb2e1fc099517e4ab3e3b"> 1496</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTRX_BBA          (*(volatile unsigned long *) 0x4220048C)</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23cdd743efc35d3dfa90197582454ddc"> 1497</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTRX_MSK          (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab72b04a00c932307d7e9a80f991157d9"> 1498</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTRX              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafbb2c401ec2e4725df66726d5a0e071"> 1499</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTRX_DIS          (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6782a8032af31574e7abd30e083154b0"> 1500</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTRX_EN           (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables peripheral associated with UARTRX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/* DMARMSKCLR[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa275c0c5c8a87ee98c4f9dbfaae76a65"> 1503</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTTX_BBA          (*(volatile unsigned long *) 0x42200488)</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b8886d2a2cfa484104b6c73a81d095d"> 1504</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTTX_MSK          (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69bc159108f64977b65ad18546100faf"> 1505</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTTX              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bc1d0f99d51fea474a33030b6ebe466"> 1506</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTTX_DIS          (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga617ab5c5d785f0adf9abf3ec064765ce"> 1507</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_UARTTX_EN           (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables peripheral associated with UARTTX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">/* DMARMSKCLR[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7458a7ee9bf98d8eee233af9f84319ac"> 1510</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1RX_BBA          (*(volatile unsigned long *) 0x42200484)</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06abcbe3a80f83237f14250bc31e4e85"> 1511</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1RX_MSK          (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5672a30ae3909235a38abd856dcb8f2d"> 1512</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1RX              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f86f7989ea634b01691df86595dc18d"> 1513</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1RX_DIS          (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4b581015f3fdca5a4460f4b30b2979c"> 1514</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1RX_EN           (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables peripheral associated with SPI1RX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">/* DMARMSKCLR[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79d7f72a1182422934956268de5b46d1"> 1517</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1TX_BBA          (*(volatile unsigned long *) 0x42200480)</span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ac3bda6eb3492a1b97217d155f0fb47"> 1518</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1TX_MSK          (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae82b9b066ee9bdcdd4085ce18c854ae1"> 1519</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1TX              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82193e3116a6b8b09318185c4a94bd72"> 1520</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1TX_DIS          (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. No effect. Use the DMARMSKSET register to disable DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0d0b6b12d7926670837a560220cb3c5"> 1521</a></span>&#160;<span class="preprocessor">#define DMARMSKCLR_SPI1TX_EN           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables peripheral associated with SPI1TX to generate DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/* Reset Value for DMAENSET*/</span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14f6891d4825a42876cfd293983389fc"> 1524</a></span>&#160;<span class="preprocessor">#define DMAENSET_RVAL                  0x0</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/* DMAENSET[SPI0RX] - DMA SPI0 RX */</span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bcfbcf7d44d8931230e3c212adc692b"> 1527</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0RX_BBA            (*(volatile unsigned long *) 0x42200534)</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f8c82eb1d97c47a442d302e8f0ea296"> 1528</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0RX_MSK            (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5982aa2677edc0e49954011854d54e0"> 1529</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0RX                (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8351ec5c175594c2b1c7950d8553d55a"> 1530</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0RX_DIS            (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad37ca30541ce09697f3d4aaa47649388"> 1531</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0RX_EN             (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Enables SPI0RX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">/* DMAENSET[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e04a4300cb2d0c01de8b3602e458fd7"> 1534</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0TX_BBA            (*(volatile unsigned long *) 0x42200530)</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe723b4176942746390229f913342481"> 1535</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0TX_MSK            (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad11f590822fe19cb8ee720853e0ad205"> 1536</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0TX                (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3f87e0606997ebb3ceb3547848eec00"> 1537</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0TX_DIS            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea852c4365520d453149d2f3b472ded9"> 1538</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI0TX_EN             (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Enables SPI0TX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">/* DMAENSET[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15fe62e40cc29c44ced2fa318dfb3a9a"> 1541</a></span>&#160;<span class="preprocessor">#define DMAENSET_ADC_BBA               (*(volatile unsigned long *) 0x4220052C)</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace126746b024bc54f4190e7da4cbe60c"> 1542</a></span>&#160;<span class="preprocessor">#define DMAENSET_ADC_MSK               (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga602edc4d9ce94ef961ad1e4e0f315e36"> 1543</a></span>&#160;<span class="preprocessor">#define DMAENSET_ADC                   (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8168c2acaeda40565a5109f53734155f"> 1544</a></span>&#160;<span class="preprocessor">#define DMAENSET_ADC_DIS               (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59a30eb52bca781cedde53d743af3c56"> 1545</a></span>&#160;<span class="preprocessor">#define DMAENSET_ADC_EN                (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enables ADC.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">/* DMAENSET[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14988fc3ee6f5673ac8a7e38b12ac005"> 1548</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMRX_BBA            (*(volatile unsigned long *) 0x4220051C)</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9adccc6803ded31adbbfc4372236eb38"> 1549</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMRX_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25770a0c7bd3749a5636954b57a93002"> 1550</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMRX                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga402717f738241d7c954ca06e6bd52a25"> 1551</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMRX_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac53808b52e813822130701970c8f0c73"> 1552</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMRX_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. . Enables I2CMRX.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">/* DMAENSET[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga062d4c516ee7cecb21f059802293c118"> 1555</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMTX_BBA            (*(volatile unsigned long *) 0x42200518)</span></div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacba6598290cff697c1906d878cd05b10"> 1556</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMTX_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad620cef80d5ad582b5612bc365ba0346"> 1557</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMTX                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa383edabf224692dca7746a5ffd29842"> 1558</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMTX_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f2045b03e8ac22f6c6e128929160137"> 1559</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CMTX_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. . Enables I2CMTX.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">/* DMAENSET[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga873a78bd735c58783deccfee898a4838"> 1562</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSRX_BBA            (*(volatile unsigned long *) 0x42200514)</span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b5ed99d1f8baf819b2c55e152c2c5e5"> 1563</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSRX_MSK            (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf8bcf1daad0bacd114b722559d453ae"> 1564</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSRX                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c10e130321e3864bda55b12bf5a5b1d"> 1565</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSRX_DIS            (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae096ad0880fddd4a1b6bf292aa535417"> 1566</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSRX_EN             (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables I2CSRX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* DMAENSET[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa05be8df8c1548b09274725f7d6f7b90"> 1569</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSTX_BBA            (*(volatile unsigned long *) 0x42200510)</span></div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab419a0d579f433f8563a70c30c8ba8ce"> 1570</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSTX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06475fac7014a04512d61b2f260d454a"> 1571</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSTX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a7745b6f7317e2a80ee7ad61b9699dc"> 1572</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSTX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbd3eb67bbbeb24782777045dfc3b682"> 1573</a></span>&#160;<span class="preprocessor">#define DMAENSET_I2CSTX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables I2CSTX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/* DMAENSET[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6aa8172950f3829393257733ef9bbe33"> 1576</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTRX_BBA            (*(volatile unsigned long *) 0x4220050C)</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c5b1bf0c8a14e63e7bc272632816762"> 1577</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTRX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad736c42ca0aed4150846e368b2db606d"> 1578</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTRX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0e18fd6c655bf676b8e9b628d94943a"> 1579</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTRX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d5c25ace8a7ca2c66b2fd6f71974bfc"> 1580</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTRX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables UARTRX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* DMAENSET[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga569e6fadb77b9e7a089e6c5f389664e4"> 1583</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTTX_BBA            (*(volatile unsigned long *) 0x42200508)</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1dab0bdd1ea1bb7f48bfd4d7705bf127"> 1584</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTTX_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb1779f9ec83d08d1f1182409ffe0816"> 1585</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTTX                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d4a2caaf23ecc47b0c8571e99286ef4"> 1586</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTTX_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf07528f6bde6a174982ec5f7ccce4646"> 1587</a></span>&#160;<span class="preprocessor">#define DMAENSET_UARTTX_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables UARTTX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">/* DMAENSET[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf8dd72981b15777ed81b7859b0fb0f4"> 1590</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1RX_BBA            (*(volatile unsigned long *) 0x42200504)</span></div><div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7288b79d80d68bfc8a4e08353cf9cf3a"> 1591</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1RX_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga836ca38190753508e16b8d6de9bd8543"> 1592</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1RX                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3223b1af3f217e748282fadb2d6c4be"> 1593</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1RX_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61c18edcdccc2d06e9974af3fedd9e1f"> 1594</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1RX_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables SPI1RX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">/* DMAENSET[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga377b3e03d9f8e670ef79718e8f7f4459"> 1597</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1TX_BBA            (*(volatile unsigned long *) 0x42200500)</span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae140f5fcbe2bafce6fd67bc3575a87c6"> 1598</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1TX_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a6addc4d6f2fd3f89ae3d2d5efc8660"> 1599</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1TX                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3ab600fac41e63c171c90d4586a66b4"> 1600</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1TX_DIS            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. No effect. Use the DMAENCLR register to disable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0521f17431c1aea6c51d99ac7ed2aa5"> 1601</a></span>&#160;<span class="preprocessor">#define DMAENSET_SPI1TX_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables SPI1TX.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">/* Reset Value for DMAENCLR*/</span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b8481701e198b094ac6efe5bce37972"> 1604</a></span>&#160;<span class="preprocessor">#define DMAENCLR_RVAL                  0x0</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">/* DMAENCLR[SPI0RX] - DMA SPI0 RX */</span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5d41f36a3b0c36044fe51b1e3090148"> 1607</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0RX_BBA            (*(volatile unsigned long *) 0x422005B4)</span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a84f84a21f8cff703c680f85a4c780d"> 1608</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0RX_MSK            (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0567a6d217d8e4cbf37afbf551eac956"> 1609</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0RX                (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28229416ec30695feccd05409c5a7513"> 1610</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0RX_DIS            (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88399463c6737fb63e1f49362fedbeaf"> 1611</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0RX_EN             (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Disables SPI0RX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">/* DMAENCLR[SPI0TX] - DMA SPI0 TX */</span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29509fd23c544d3e5299ba0bbbe9514f"> 1614</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0TX_BBA            (*(volatile unsigned long *) 0x422005B0)</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab78138ad8b7e4df46e55a4a9cbea01d1"> 1615</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0TX_MSK            (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae673577eb20a78b8c0c4b91e95e94d13"> 1616</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0TX                (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf76f789d069ad91ef28a9c062e85797c"> 1617</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0TX_DIS            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga876c5d095a54a592bb36022e83f5e772"> 1618</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI0TX_EN             (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Disables SPI0TX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">/* DMAENCLR[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaacdfcc309ec3aeaa19c275b48612f233"> 1621</a></span>&#160;<span class="preprocessor">#define DMAENCLR_ADC_BBA               (*(volatile unsigned long *) 0x422005AC)</span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55370f0eed9c921bebea395eb04ec664"> 1622</a></span>&#160;<span class="preprocessor">#define DMAENCLR_ADC_MSK               (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c8319692159b369f9ff8e84c5f79cb8"> 1623</a></span>&#160;<span class="preprocessor">#define DMAENCLR_ADC                   (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32f94e35a37cfa0ed58d4bf0863d95b7"> 1624</a></span>&#160;<span class="preprocessor">#define DMAENCLR_ADC_DIS               (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7648b1951083b83d6d44633ae4b96c9"> 1625</a></span>&#160;<span class="preprocessor">#define DMAENCLR_ADC_EN                (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Disables ADC.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">/* DMAENCLR[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30c13fb4453e02454479196c06d1fd5c"> 1628</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMRX_BBA            (*(volatile unsigned long *) 0x4220059C)</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a25a2ff74ace6dd775a8d372fc9d525"> 1629</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMRX_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga275a448f755f181f7e82d0d2b0bf9669"> 1630</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMRX                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1acadd319efea6dddabb60384489bb8"> 1631</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMRX_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f9b8e0005c5247d6e4009305fa2a700"> 1632</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMRX_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Disables I2CMRX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="comment">/* DMAENCLR[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60c9d8db4be2defc60003e3c861823c2"> 1635</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMTX_BBA            (*(volatile unsigned long *) 0x42200598)</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3324a7a3423a6d07ad5777662ca640ed"> 1636</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMTX_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b74414a4a050da6bddecc5efd2c399a"> 1637</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMTX                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8a63eb10d4c76862e7f80fca9bc9467"> 1638</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMTX_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1798a1eb76dea96dfb0bfb2ad564e068"> 1639</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CMTX_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Disables I2CMTX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">/* DMAENCLR[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae00899fbaba25078e010c3ae60f39ac4"> 1642</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSRX_BBA            (*(volatile unsigned long *) 0x42200594)</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16d2274c626639ed2a7089e255d0c75a"> 1643</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSRX_MSK            (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga034d4d724b5b3d55bba9cda8c7b8c662"> 1644</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSRX                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad110fb005ef0ef3140644f4f27db926d"> 1645</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSRX_DIS            (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68b38ced49fad53d9236645982ea6344"> 1646</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSRX_EN             (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Disables I2CSRX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">/* DMAENCLR[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1d834ca1a2330dfad9cf11905668ed7"> 1649</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSTX_BBA            (*(volatile unsigned long *) 0x42200590)</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4a9b19984e471b17a511ccdb232efca"> 1650</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSTX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d9efd43916a79f2d2c4af80bea6b5e4"> 1651</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSTX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga511cd6382c8827f1107e5c8bb614e8fe"> 1652</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSTX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9fc6f238ca615587ed0cb6e32250f523"> 1653</a></span>&#160;<span class="preprocessor">#define DMAENCLR_I2CSTX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Disables I2CSTX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/* DMAENCLR[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b29a386bfdf0d68c732968294df964b"> 1656</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTRX_BBA            (*(volatile unsigned long *) 0x4220058C)</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6720dd6fe4c09b5e3b688ab6c4abab34"> 1657</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTRX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6060d0268d30b39246add69e92335db6"> 1658</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTRX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d43f3856678be7ceb9ae443fa3f3eff"> 1659</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTRX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b8a963e25b02432c168f158647de8ce"> 1660</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTRX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Disables UARTRX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">/* DMAENCLR[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17fd26d50f464184769b2ad5989bdd0e"> 1663</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTTX_BBA            (*(volatile unsigned long *) 0x42200588)</span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf18a92f60832feccd53a80ae7615300"> 1664</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTTX_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade8088f5fa9d135f34d920ab42ec283f"> 1665</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTTX                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71d453eb9ac303b6552e372ffc88b6b9"> 1666</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTTX_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac32526c89cf26b7028777ab580da49ff"> 1667</a></span>&#160;<span class="preprocessor">#define DMAENCLR_UARTTX_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Disables UARTTX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">/* DMAENCLR[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82614d780b5962fe5ad0fffbd9f8e77c"> 1670</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1RX_BBA            (*(volatile unsigned long *) 0x42200584)</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga792eab07812c6237d8348025f9287f1b"> 1671</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1RX_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23c6c58d6adbd4e4e2e2bd0b65526bd7"> 1672</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1RX                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4a915cde65baa0dca83418ecd2faedc"> 1673</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1RX_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9a729139d3032f4dc88406722ce8477"> 1674</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1RX_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Disables SPI1RX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">/* DMAENCLR[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaade717a8e4ac5c105dd3f2ff1ca787f9"> 1677</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1TX_BBA            (*(volatile unsigned long *) 0x42200580)</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29c4af94280d82ae20d99ee134446cda"> 1678</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1TX_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf0170834fdf300d89f7ebeec45ba599"> 1679</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1TX                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fd18c620a9210ecbce60050e4a40d40"> 1680</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1TX_DIS            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. No effect. Use the DMAENSET register to enable the channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b0ab9d9d5263483b6c87eb8418d2c37"> 1681</a></span>&#160;<span class="preprocessor">#define DMAENCLR_SPI1TX_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Disables SPI1TX.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">/* Reset Value for DMAALTSET*/</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga275b565a1c6971471c795ee764c0a45e"> 1684</a></span>&#160;<span class="preprocessor">#define DMAALTSET_RVAL                 0x0</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/* DMAALTSET[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8635fc8251e3bb783280264d1358e91"> 1687</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0RX_BBA           (*(volatile unsigned long *) 0x42200634)</span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3f0fbb1e7fbcef7eb3d71e0552aa374"> 1688</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0RX_MSK           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga985dbb01fe7d769bca6d3be48c8fb196"> 1689</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0RX               (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1413163297de13f02251d19b56919a6b"> 1690</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0RX_DIS           (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. When read: DMA SPI0RX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set SPI0RX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d41f66aef12801af195a67786a6fc8e"> 1691</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0RX_EN            (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. When read: DMA SPI0RX is using the alternate data structure. When written: Selects the alternate data structure for SPI0RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">/* DMAALTSET[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5400c5dfb358f9af30dfe9c3bc14d021"> 1694</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0TX_BBA           (*(volatile unsigned long *) 0x42200630)</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaed18696aeb94e7ebd4cf9d3f987cc82"> 1695</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0TX_MSK           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc9e85bb2510ea5d8554fe3048b00744"> 1696</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0TX               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b0ae36fca63a6aa12da241b2a96188f"> 1697</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0TX_DIS           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. When read: DMA SPI0TX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set SPI0TX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdcf09968f21d27c8267ee82cceb9f50"> 1698</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI0TX_EN            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. When read: DMA SPI0TX is using the alternate data structure. When written: Selects the alternate data structure for SPI0TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/* DMAALTSET[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c9a12167a2e3a2ddc7912b030af1bad"> 1701</a></span>&#160;<span class="preprocessor">#define DMAALTSET_ADC_BBA              (*(volatile unsigned long *) 0x4220062C)</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabd6e2c3a9f6e59c278848da8f9c0e2e"> 1702</a></span>&#160;<span class="preprocessor">#define DMAALTSET_ADC_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae80f73a99a8817fb915cb3d8729e52c2"> 1703</a></span>&#160;<span class="preprocessor">#define DMAALTSET_ADC                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45f20c335e04ef839a204010a9d9a689"> 1704</a></span>&#160;<span class="preprocessor">#define DMAALTSET_ADC_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. When read: DMA ADC is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set ADC to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb9776e97059aa1dd8e5557dfc801d9a"> 1705</a></span>&#160;<span class="preprocessor">#define DMAALTSET_ADC_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. When read: DMA ADC is using the alternate data structure. When written: Selects the alternate data structure for ADC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">/* DMAALTSET[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcac58e1cb1fdcb5d2ad10eca33571cd"> 1708</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMRX_BBA           (*(volatile unsigned long *) 0x4220061C)</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84162eea819292bedaac35793cfbffce"> 1709</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMRX_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6deca46e8c5126cafd97b0457f6f8e35"> 1710</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMRX               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga038c0c71f0b72caa0150c05135b8d528"> 1711</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMRX_DIS           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. When read: DMA I2CMRX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set I2CMRX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe585fe8c63187e892f016a12a2ed168"> 1712</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMRX_EN            (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. When read: DMA I2CMRX is using the alternate data structure. When written: Selects the alternate data structure for I2CMRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">/* DMAALTSET[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf285c3838825ea1bd394cc760cecef5f"> 1715</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMTX_BBA           (*(volatile unsigned long *) 0x42200618)</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34a7276020165c58c26d92a593b49ea7"> 1716</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMTX_MSK           (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0265badb2785ea551aafdf25d327598d"> 1717</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMTX               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95ad4d41cd047110417591a494e133cd"> 1718</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMTX_DIS           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. When read: DMA I2CMTX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set I2CMTX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf016892799582d4dbd6b37ddf6ffa563"> 1719</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CMTX_EN            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. When read: DMA I2CMTX is using the alternate data structure. When written: Selects the alternate data structure forI2CMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">/* DMAALTSET[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1687a9ac67b788fd1006e5c072c57f3"> 1722</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSRX_BBA           (*(volatile unsigned long *) 0x42200614)</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad058649782382a8368db3df7fcb0735c"> 1723</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSRX_MSK           (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac8935c4e0c1df5209ac878dde9a3ddc"> 1724</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSRX               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2eec0a1209456073df636f321eade8b2"> 1725</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSRX_DIS           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. When read: DMA I2CSRX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set I2CSRX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedd20a3114eedb726eb51969117df4e8"> 1726</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSRX_EN            (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. When read: DMA I2CSRX is using the alternate data structure. When written: Selects the alternate data structure for I2CSRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">/* DMAALTSET[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8f9a1c3041236a7c872d86daa8b898f"> 1729</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSTX_BBA           (*(volatile unsigned long *) 0x42200610)</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc36e047690958630845226700532032"> 1730</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSTX_MSK           (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab72265c7d8386422ce4af3deb1dd8093"> 1731</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSTX               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8415d88915a2e6201fcb55aa12c509bd"> 1732</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSTX_DIS           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. When read: DMA I2CSTX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set I2CSTX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d7955f44eb5437f7ac017dfcd3db98c"> 1733</a></span>&#160;<span class="preprocessor">#define DMAALTSET_I2CSTX_EN            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. When read: DMA I2CSTX is using the alternate data structure. When written: Selects the alternate data structure for I2CSTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">/* DMAALTSET[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48f06a2b913581723559ed221410de77"> 1736</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTRX_BBA           (*(volatile unsigned long *) 0x4220060C)</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e03359f87ad16999219d9e465a35f71"> 1737</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTRX_MSK           (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55843f55033c558f9ffa98e7744031f7"> 1738</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTRX               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05a55c3beb93e614dfcfaa3aea75a6ae"> 1739</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTRX_DIS           (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. When read: DMA UARTRX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set UARTRX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0a1f0c0029d61ee4e4183a7e28a0013"> 1740</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTRX_EN            (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. When read: DMA UARTRX is using the alternate data structure. When written: Selects the alternate data structure for UARTRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="comment">/* DMAALTSET[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8df64845c39e808947e0f3c6ad6d939"> 1743</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTTX_BBA           (*(volatile unsigned long *) 0x42200608)</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb72b16520ccf5d98df65dce2801ddea"> 1744</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTTX_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa54fad62922d89f99f796275dfe54c6"> 1745</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTTX               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadc2117a4d7d0040e124740711689300"> 1746</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTTX_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. When read: DMA UARTTX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set UARTTX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf1c69426fb415acf8281b189c0b5946"> 1747</a></span>&#160;<span class="preprocessor">#define DMAALTSET_UARTTX_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. When read: DMA UARTTX is using the alternate data structure. When written: Selects the alternate data structure for UARTTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">/* DMAALTSET[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab151892cb6e96cd7daf015af45a14534"> 1750</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1RX_BBA           (*(volatile unsigned long *) 0x42200604)</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88368d747707f16f1bd7571fb4bf05fd"> 1751</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1RX_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2db239fc706fe1d79b46aa5930580b94"> 1752</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1RX               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga136134dfe8319887ba5a1c88bbb1e1b7"> 1753</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1RX_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. When read: DMA SPI1RX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set SPI1RX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d9129c2ebf678dd32d1e0e07e86bb8e"> 1754</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1RX_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. When read: DMA SPI1RX is using the alternate data structure. When written: Selects the alternate data structure for SPI1RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="comment">/* DMAALTSET[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c88c053498842ee3628d9fc4f17f949"> 1757</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1TX_BBA           (*(volatile unsigned long *) 0x42200600)</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad995eb16021ef7abf48d0461ab724180"> 1758</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1TX_MSK           (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac16820f882e3e27fe3cb818f8f15c598"> 1759</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1TX               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3da874bd6b87cb6f894dd370079833a9"> 1760</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1TX_DIS           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. When read: DMA SPI1TX is using the primary data structure. When written: No effect. Use the DMAALTCLR register to set SPI1TX to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade1e2bc6d19b2baf2a0b36cf81aba8f3"> 1761</a></span>&#160;<span class="preprocessor">#define DMAALTSET_SPI1TX_EN            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. When read: DMA SPI1TX is using the alternate data structure. When written: Selects the alternate data structure for SPI1TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">/* Reset Value for DMAALTCLR*/</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3165bfe6e12aac51d0f968f9283293e"> 1764</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_RVAL                 0x0</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">/* DMAALTCLR[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc4bb4ce51847b2830aa28426a9258ac"> 1767</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0RX_BBA           (*(volatile unsigned long *) 0x422006B4)</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac21416d86dcfec7eb3fd0b9955552f58"> 1768</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0RX_MSK           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac668a064dab16bf5ab611778b3ec3a2e"> 1769</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0RX               (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6333d98f455bfdf15366843352e1cbd0"> 1770</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0RX_DIS           (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac02555fd99b213301a11a78780a26228"> 1771</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0RX_EN            (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Selects the primary data structure for SPI0RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="comment">/* DMAALTCLR[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac933b919273fe266888a3f39c8dd6a41"> 1774</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0TX_BBA           (*(volatile unsigned long *) 0x422006B0)</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac166f16587863ee5b36db9eb56cc98b0"> 1775</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0TX_MSK           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb1c96b26ff52b9e5512be75bd3db586"> 1776</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0TX               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e62a3803e60d58cf04e6bfc6ce16ea8"> 1777</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0TX_DIS           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2df398e1b23b98c01fd069779e79e6f"> 1778</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI0TX_EN            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Selects the primary data structure for SPI0TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">/* DMAALTCLR[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49f807e6cb9ea8bad7f297276032bee4"> 1781</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_ADC_BBA              (*(volatile unsigned long *) 0x422006AC)</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2af30f7f18ea1c64cd93b4d3d15f8989"> 1782</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_ADC_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27fd5f0cf9d9c0144b4055b375a6dbac"> 1783</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_ADC                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1c63b61ab50bf448b18ac306070d948"> 1784</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_ADC_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbd78c232897e984d644cb55648720f0"> 1785</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_ADC_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Selects the primary data structure for ADC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">/* DMAALTCLR[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91ab095051c916172e4f589f25992d83"> 1788</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMRX_BBA           (*(volatile unsigned long *) 0x4220069C)</span></div><div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada3b5d4530e76d9a53589775c5828813"> 1789</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMRX_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4c3ac1867d8ab1cc1a999dfc89f441b"> 1790</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMRX               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbeb04d4c7d96c0df4946864fa80b1b6"> 1791</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMRX_DIS           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1193f08eedb205736afad46a9c2a4512"> 1792</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMRX_EN            (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Selects the primary data structure for I2CMRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">/* DMAALTCLR[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbd243a3327124a6e2d032054be11320"> 1795</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMTX_BBA           (*(volatile unsigned long *) 0x42200698)</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf5bc1d1f4f905e44c048e87c588a6dc"> 1796</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMTX_MSK           (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f3083329cced390edcfcc682aeab209"> 1797</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMTX               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9ec7365dae26ffaf3f6e5365861bf4f"> 1798</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMTX_DIS           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga398b83f800dbcfa156620dfeac60b17a"> 1799</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CMTX_EN            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Selects the primary data structure for I2CMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="comment">/* DMAALTCLR[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5142d69b60e35ddd5f2f64699d1d5286"> 1802</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSRX_BBA           (*(volatile unsigned long *) 0x42200694)</span></div><div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad251cd69738a3db82cd0dce45dc17c88"> 1803</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSRX_MSK           (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76ea6d6e6b064c1422e2c0257cbee471"> 1804</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSRX               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7569b01b3c7b1c2b24a3bf7b63d9eeca"> 1805</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSRX_DIS           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga923be1c883c9c88cdc76e704655fde7f"> 1806</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSRX_EN            (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Selects the primary data structure for I2CSRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment">/* DMAALTCLR[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a4318c07b702c7c48b06bf0ae27a22c"> 1809</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSTX_BBA           (*(volatile unsigned long *) 0x42200690)</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7042bf11b5aeb8418d48a1ecc033f5bc"> 1810</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSTX_MSK           (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb81e09c7cee83e50b760918afa00b58"> 1811</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSTX               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga002793fb13b0d41551f7624aa889f13c"> 1812</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSTX_DIS           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4799d52a3c3a41473a9674fd7abc69a"> 1813</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_I2CSTX_EN            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Selects the primary data structure for I2CSTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="comment">/* DMAALTCLR[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9fe0bcadf0e8da8dd474128dd492c430"> 1816</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTRX_BBA           (*(volatile unsigned long *) 0x4220068C)</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74b92c99ca16cd36be61ce624e65aed4"> 1817</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTRX_MSK           (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf28b0974e4076432560a97f37029617e"> 1818</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTRX               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8bef04157e3fe8a0d3b2533a7ef59ba0"> 1819</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTRX_DIS           (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d5d073651adecbb336fe679dd1d5e58"> 1820</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTRX_EN            (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Selects the primary data structure for UARTRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* DMAALTCLR[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeccaa3322d52d9f17db854eca930ed91"> 1823</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTTX_BBA           (*(volatile unsigned long *) 0x42200688)</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10be11b7a2271e6a990a8e9520477d7b"> 1824</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTTX_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga618169000c5338dab4305be76743f485"> 1825</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTTX               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa60609ba89ad8b1fde9f9f36b61df20f"> 1826</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTTX_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac738565ad6c5573e749bbb8fdc9253ca"> 1827</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_UARTTX_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Selects the primary data structure for UARTTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">/* DMAALTCLR[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga213985e6dc925adb4b9e439e3dde529b"> 1830</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1RX_BBA           (*(volatile unsigned long *) 0x42200684)</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0472f375fc86bb758f484f9a75aa3dd1"> 1831</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1RX_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45ee3b49f72d7a8ea9367cb70ecdefeb"> 1832</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1RX               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bc9a9f8ad68b6f99e716b7982f6a15b"> 1833</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1RX_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f32b92739cd5c085c806e645207a8a7"> 1834</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1RX_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Selects the primary data structure for SPI1RX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/* DMAALTCLR[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44da1723ce65e55fc02208c7a793cbfe"> 1837</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1TX_BBA           (*(volatile unsigned long *) 0x42200680)</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f3eff43df1abde342f5e78aa6ed3d18"> 1838</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1TX_MSK           (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea7649f83a83f1651e66f464b94245ac"> 1839</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1TX               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c89432df97c210fe2db0acbe6d41802"> 1840</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1TX_DIS           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. No effect. Use the DMAALTSET register to select the alternate data structure. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf44dc35724da850245a45e85eb1ffdaa"> 1841</a></span>&#160;<span class="preprocessor">#define DMAALTCLR_SPI1TX_EN            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Selects the primary data structure for SPI1TX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="comment">/* Reset Value for DMAPRISET*/</span></div><div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40104f16c6dbf59843a948c8ae4d3a0c"> 1844</a></span>&#160;<span class="preprocessor">#define DMAPRISET_RVAL                 0x0</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="comment">/* DMAPRISET[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f92df247b132f43e717560dec16ad30"> 1847</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0RX_BBA           (*(volatile unsigned long *) 0x42200734)</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68d7be3b3ffba2ce06cd562f68722891"> 1848</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0RX_MSK           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5abb279a1837f96b59a66b037a8ea721"> 1849</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0RX               (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa971af894ea081b6bd11f2bedfb76315"> 1850</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0RX_DIS           (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. When read: DMA SPI0RX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set SPI0RX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac52c1e5ac3d3a68c3e0775692ced3c6"> 1851</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0RX_EN            (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. When read: DMA SPI0RX is using a high priority level. When written: SPI0RX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">/* DMAPRISET[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga831864ba572315b7b5c0460a26c365bc"> 1854</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0TX_BBA           (*(volatile unsigned long *) 0x42200730)</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d0cbfc2437e66821f524ffedd8b2099"> 1855</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0TX_MSK           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5dbc3e49a8e3b142a089a3e2d705e91f"> 1856</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0TX               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34ca84f98f02cf76c52e69bc98ae4056"> 1857</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0TX_DIS           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. When read: DMA SPI0TX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set SPI0TX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ac53f565abff51e9936a7b4c6072922"> 1858</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI0TX_EN            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. When read: DMA SPI0TX is using a high priority level. When written: SPI0TX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/* DMAPRISET[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f5004f54b99e6866661c6737dfb3dff"> 1861</a></span>&#160;<span class="preprocessor">#define DMAPRISET_ADC_BBA              (*(volatile unsigned long *) 0x4220072C)</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f08db2e6c9624f481e42e68ce154ba5"> 1862</a></span>&#160;<span class="preprocessor">#define DMAPRISET_ADC_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae300972618a17a436e14ba91c3001775"> 1863</a></span>&#160;<span class="preprocessor">#define DMAPRISET_ADC                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7987937e7980c49dfd392e0223cd5b9c"> 1864</a></span>&#160;<span class="preprocessor">#define DMAPRISET_ADC_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. When read: DMA ADC is using the default priority level. When written: No effect. Use the DMAPRICLR register to set ADC to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8627a58bba34dc603f5ef8311e52048d"> 1865</a></span>&#160;<span class="preprocessor">#define DMAPRISET_ADC_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. When read: DMA ADCs using a high priority level. When written: ADC uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="comment">/* DMAPRISET[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad48ab902a5dd06da07125cbca3dc68fe"> 1868</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMRX_BBA           (*(volatile unsigned long *) 0x4220071C)</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab64e8635171ae32e0421117337d7bb49"> 1869</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMRX_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12f7a1c476c8e76aae30fcdb4f741b9c"> 1870</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMRX               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf9d757acd7e65e947ac274962ec13da"> 1871</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMRX_DIS           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. When read: DMA I2CMRX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set I2CMRX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd4049fd307904f8211721787c998c62"> 1872</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMRX_EN            (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. When read: DMA I2CMRX is using a high priority level. When written: I2CMRX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">/* DMAPRISET[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d522f72cbc533b5f80b5692849c1be0"> 1875</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMTX_BBA           (*(volatile unsigned long *) 0x42200718)</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11047854e4aa46e9937da91fc6f317c2"> 1876</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMTX_MSK           (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66cfeb3d679e7c817d1ba9de5521f2df"> 1877</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMTX               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e307a23aa5bbc4ba0df8c8aab8da335"> 1878</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMTX_DIS           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. When read: DMA I2CMTX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set I2CMTX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a1173d67d9da21a11c333f29d5a26dc"> 1879</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CMTX_EN            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. When read: DMA I2CMTX is using a high priority level. When written: I2CMTX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="comment">/* DMAPRISET[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac008402307d20b835da128f6e392e2cd"> 1882</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSRX_BBA           (*(volatile unsigned long *) 0x42200714)</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fde17c7582a485ec12f2810c7d42438"> 1883</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSRX_MSK           (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53e73c8f83154d1bbc6b642d0f07bf3a"> 1884</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSRX               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga986027f83fd86ec9f87415dac3c54b1d"> 1885</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSRX_DIS           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. When read: DMA I2CSRX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set I2CSRX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad50ef8330a641ff13523afe616cfa333"> 1886</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSRX_EN            (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. When read: DMA I2CSRX is using a high priority level. When written: I2CSRX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">/* DMAPRISET[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf725e681f6f856d0e6942203ec08936"> 1889</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSTX_BBA           (*(volatile unsigned long *) 0x42200710)</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cf3bee0a2dc5fae2fb8f16c48af673a"> 1890</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSTX_MSK           (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7031f390a5cb2dd2625fa855e331500f"> 1891</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSTX               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67c3994400a9ba2eb3a6d7f0ffc1fe7b"> 1892</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSTX_DIS           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. When read: DMA I2CSTX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set I2CSTX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga085a4db0b03467d2e11c8d02a4a415d5"> 1893</a></span>&#160;<span class="preprocessor">#define DMAPRISET_I2CSTX_EN            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. When read: DMA I2CSTX is using a high priority level. When written: I2CSTX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="comment">/* DMAPRISET[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4db596eccfdbb06983b6af8b8923f38c"> 1896</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTRX_BBA           (*(volatile unsigned long *) 0x4220070C)</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbf26c566838683ecd6add88cc3d1ecd"> 1897</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTRX_MSK           (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf133211c4c2aed36be6ccbba741a120d"> 1898</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTRX               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga021ce6bfec597db459bbeed35440b086"> 1899</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTRX_DIS           (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. When read: DMA UARTRX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set UARTRX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9585fdb2acb95f082920eb914e53df0"> 1900</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTRX_EN            (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. When read: DMA UARTRX is using a high priority level. When written: UARTRX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="comment">/* DMAPRISET[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb7a068251e6a566909b42a4bf022759"> 1903</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTTX_BBA           (*(volatile unsigned long *) 0x42200708)</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6eeb9b24e9bb86ad872ff0b9f4bf5495"> 1904</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTTX_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga903d5d216fb01eed33f344fed834e297"> 1905</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTTX               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ec6f8a11e6828b480dd3d03f5467445"> 1906</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTTX_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. When read: DMA UARTTX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set UARTTX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae389999e2c59de2efa382f1f72759ebc"> 1907</a></span>&#160;<span class="preprocessor">#define DMAPRISET_UARTTX_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. When read: DMA UARTTX is using a high priority level. When written: UARTTX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="comment">/* DMAPRISET[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4a8e2eec4e75a1ae5c863b9d525359b"> 1910</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1RX_BBA           (*(volatile unsigned long *) 0x42200704)</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69013118c14dde5b2d84bcc799c45913"> 1911</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1RX_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbfb036d0d7c784a85775fa49ec535d5"> 1912</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1RX               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f88b07c74ea664b6945ed1f48806af2"> 1913</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1RX_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. When read: DMA SPI1RX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set SPI1RX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2eaa80337a1873be52e9a452b9137f79"> 1914</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1RX_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. When read: DMA SPI1RX is using a high priority level. When written: SPI1RX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">/* DMAPRISET[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1023dec6aeb4b868ca97082973a34210"> 1917</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1TX_BBA           (*(volatile unsigned long *) 0x42200700)</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad37e9f17be496fe5003457f14f7f54b3"> 1918</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1TX_MSK           (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1221a4231210ecd5f1eacdba92cd35b"> 1919</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1TX               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16575222d1d11d216923a5fa855361b5"> 1920</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1TX_DIS           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. When read: DMA SPI1TX is using the default priority level. When written: No effect. Use the DMAPRICLR register to set SPI1TX to the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7f3afbe5f6a5255c22c2e540eaa1a59"> 1921</a></span>&#160;<span class="preprocessor">#define DMAPRISET_SPI1TX_EN            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. When read: DMA SPI1TX is using a high priority level. When written: SPI1TX uses the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="comment">/* Reset Value for DMAPRICLR*/</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93dbf064bb0cf237dcababa2efda06f4"> 1924</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_RVAL                 0x0</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">/* DMAPRICLR[SPI0RX] - DMA SPI0 RX. */</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac48f344404c50748f33d3158adc05dbb"> 1927</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0RX_BBA           (*(volatile unsigned long *) 0x422007B4)</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0b6e2b6bc33afd757f6415263019b4e"> 1928</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0RX_MSK           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga534bbf23fdb4e4fbdbf432343e16c774"> 1929</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0RX               (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b5684fa6ed20f5f97de5dca92380c13"> 1930</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0RX_DIS           (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set SPI0RX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7349a4d18f6ced85d1a982250626aeeb"> 1931</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0RX_EN            (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. SPI0RX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="comment">/* DMAPRICLR[SPI0TX] - DMA SPI0 TX. */</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e0a55dc8be0f399dead05c48d40423c"> 1934</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0TX_BBA           (*(volatile unsigned long *) 0x422007B0)</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga930e67f8d4ecaa38cf6baa2dfce283b0"> 1935</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0TX_MSK           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga925abde42cd125f15f42d7ff3130ec9a"> 1936</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0TX               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad48d0cb183bbce259b71696c173a1f58"> 1937</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0TX_DIS           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set SPI0TX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3b623881c48350e87073fadfe9ad4a7"> 1938</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI0TX_EN            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. SPI0TX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/* DMAPRICLR[ADC] - DMA ADC. */</span></div><div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8875e6c46274409534d7b94468e2203d"> 1941</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_ADC_BBA              (*(volatile unsigned long *) 0x422007AC)</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f16e9024cf8fb1290fa3f485e72acbf"> 1942</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_ADC_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2250d3a874984e02edeb45b5d1e0a8d0"> 1943</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_ADC                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05c93e43661e90096eacbca15136ef7d"> 1944</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_ADC_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set ADC to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeeed57fbcb2286cb0969798ff15934c8"> 1945</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_ADC_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. ADC uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="comment">/* DMAPRICLR[I2CMRX] - DMA I2C Master RX. */</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5979e1032577b2596e31e10402e2d3d"> 1948</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMRX_BBA           (*(volatile unsigned long *) 0x4220079C)</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae09680fcbc7de51d26b01938754e8d9e"> 1949</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMRX_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga295c4a57896f08348ef7e658a260e472"> 1950</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMRX               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb57b3ba7e30bbda631d2bdabefccf15"> 1951</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMRX_DIS           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set I2CMRX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga806750c05d95ead76b525dac03225048"> 1952</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMRX_EN            (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. I2CMRX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="comment">/* DMAPRICLR[I2CMTX] - DMA I2C Master TX. */</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae54ae081be24b2aa4214f7304240c164"> 1955</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMTX_BBA           (*(volatile unsigned long *) 0x42200798)</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6923bef8eaa762517a9047cdce8d3c64"> 1956</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMTX_MSK           (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa84843c55d271e0311f443337ef3bfa"> 1957</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMTX               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab98ae4a1b1c70e829b16b8b9e2cf1281"> 1958</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMTX_DIS           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set I2CMTX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c015077c15cddfc4cb07414f05eb939"> 1959</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CMTX_EN            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. I2CMTX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">/* DMAPRICLR[I2CSRX] - DMA I2C Slave RX. */</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa88ee58a382767c976404c7b890e7e00"> 1962</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSRX_BBA           (*(volatile unsigned long *) 0x42200794)</span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ec45a72fd4328465d40f022e6bc6c71"> 1963</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSRX_MSK           (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga306cd7ca1b9a05456b198e103c8dc192"> 1964</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSRX               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f6b23deb1f59a801918957004ebd94b"> 1965</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSRX_DIS           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set I2CSRX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba02e7d3863617029ef43c8f9a4b62c0"> 1966</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSRX_EN            (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. I2CSRX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="comment">/* DMAPRICLR[I2CSTX] - DMA I2C Slave TX. */</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa376af89f7f3e3878095c3f449e2e72d"> 1969</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSTX_BBA           (*(volatile unsigned long *) 0x42200790)</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddf12f7abd86730c9363aa3f4fc3c042"> 1970</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSTX_MSK           (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga573cc2fe99b563698a404de884bde004"> 1971</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSTX               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd94b03819aa98666b79855326dcac97"> 1972</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSTX_DIS           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set I2CSTX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c864978276c5fa6019704ed93fd096b"> 1973</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_I2CSTX_EN            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. I2CSTX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="comment">/* DMAPRICLR[UARTRX] - DMA UART RX. */</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga51b49b7ff04acb0fbfa7d208eb5a1e48"> 1976</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTRX_BBA           (*(volatile unsigned long *) 0x4220078C)</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4de62e29017e1d1c31906b405558735a"> 1977</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTRX_MSK           (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34d9764a50aaf2a7fd04d903363c100d"> 1978</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTRX               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31ae6b36a8e08846f2426bab49248095"> 1979</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTRX_DIS           (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set UARTRX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28153d246aa4ec5ec4c6b8b3d121d699"> 1980</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTRX_EN            (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. UARTRX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">/* DMAPRICLR[UARTTX] - DMA UART TX. */</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50063a33af163c9d5195c2776e80f9d8"> 1983</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTTX_BBA           (*(volatile unsigned long *) 0x42200788)</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21665a102bfae4924b45a3726e859fe2"> 1984</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTTX_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3334884ba985f0f3f9f0065bf4a8bb20"> 1985</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTTX               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab119eeeec3daad63b7bbd218833352f0"> 1986</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTTX_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set UARTTX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a5710a0dbcb4c9c001ac1e8ef586eef"> 1987</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_UARTTX_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. UARTTX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="comment">/* DMAPRICLR[SPI1RX] - DMA SPI 1 RX. */</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2ebf6b6d8ea413abe83970bf1f0a845"> 1990</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1RX_BBA           (*(volatile unsigned long *) 0x42200784)</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17069002477fe4a59adeefbb85550d3d"> 1991</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1RX_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcba758ca03b236fdd267de1a0fefaee"> 1992</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1RX               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga230ce1a4a4dcbff4704d1ccf869a7938"> 1993</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1RX_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set SPI1RX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49eda5dc2314f449ae0e7b9fcf2e1fd8"> 1994</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1RX_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. SPI1RX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">/* DMAPRICLR[SPI1TX] - DMA SPI 1 TX. */</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaecef9fe1c0e27d4c89626aa588b3b6d5"> 1997</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1TX_BBA           (*(volatile unsigned long *) 0x42200780)</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a520ef4f7801b6b75970d990d4ff821"> 1998</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1TX_MSK           (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga885a7bccff2f16224b48b4a356325e64"> 1999</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1TX               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5c0d37d3c502444c928b3da23f4308e"> 2000</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1TX_DIS           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. No effect. Use the DMAPRISET register to set SPI1TX to the high priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef40be2a1926ea2fe6a0fd609c183b9b"> 2001</a></span>&#160;<span class="preprocessor">#define DMAPRICLR_SPI1TX_EN            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. SPI1TX uses the default priority level. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="comment">/* Reset Value for DMAERRCLR*/</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga003675edf8adfe5ad15e3bcd94daee8d"> 2004</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_RVAL                 0x0</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">/* DMAERRCLR[ERROR] - DMA Bus Error status. */</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ab01905af60129ca0b019230b54a35b"> 2007</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_ERROR_BBA            (*(volatile unsigned long *) 0x42200980)</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf88a6d4f55ce5ba1eb134967fdef0f31"> 2008</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_ERROR_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae026321f107c8c802427b117c524a638"> 2009</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_ERROR                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16a07b909ba7cfdfc6d0ac28ed984acc"> 2010</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_ERROR_DIS            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. When Read: No bus error occurred. When Written: No effect. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33f96b8d7b94573fdf041fc2278627f0"> 2011</a></span>&#160;<span class="preprocessor">#define DMAERRCLR_ERROR_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. When Read: A bus error is pending. When Written: Bit is cleared. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="comment">// -----                                        FEE                                        -----</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html"> 2022</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#aaf66f338afdbffc684e31a0b87ab448e"> 2023</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#aaf66f338afdbffc684e31a0b87ab448e">FEESTA</a>;                    </div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ad238a768fabf913f777a9fb4ca60159a"> 2024</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#ad238a768fabf913f777a9fb4ca60159a">RESERVED0</a>;</div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#aa348b55ba625bef77c71eb5591998d2d"> 2025</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#aa348b55ba625bef77c71eb5591998d2d">FEECON0</a>;                   </div><div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a5bc3c93ac23f68d8c03f2262d4586df5"> 2026</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a5bc3c93ac23f68d8c03f2262d4586df5">RESERVED1</a>;</div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a0fdf897398a395eecd741b755dc9dad2"> 2027</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a0fdf897398a395eecd741b755dc9dad2">FEECMD</a>;                    </div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a195ccd2f387c11dcd77fe064ec68abfb"> 2028</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED2[3];</div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#aef306008bff9bb0162a6dbb4979f087e"> 2029</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#aef306008bff9bb0162a6dbb4979f087e">FEEADR0L</a>;                  </div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a08ec85f15240018bc43c6df922208a83"> 2030</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a08ec85f15240018bc43c6df922208a83">RESERVED3</a>;</div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a6938912928c52f2a4211df0b6184b558"> 2031</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a6938912928c52f2a4211df0b6184b558">FEEADR0H</a>;                  </div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a28d0503dace52ab91449d62543704718"> 2032</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a28d0503dace52ab91449d62543704718">RESERVED4</a>;</div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ac28165a0efca52a83dda0b23238a07bc"> 2033</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#ac28165a0efca52a83dda0b23238a07bc">FEEADR1L</a>;                  </div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a097118b352f91aab84f869f36c6757d6"> 2034</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a097118b352f91aab84f869f36c6757d6">RESERVED5</a>;</div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#af8ac645ff52b729e5854ae88622f3e6e"> 2035</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#af8ac645ff52b729e5854ae88622f3e6e">FEEADR1H</a>;                  </div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a8b21cecdf1aed40f35077b6e511e0ef8"> 2036</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a8b21cecdf1aed40f35077b6e511e0ef8">RESERVED6</a>;</div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a0223b29fa1fb4d37088d59b1b3e93593"> 2037</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a0223b29fa1fb4d37088d59b1b3e93593">FEEKEY</a>;                    </div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a9acf56dde8c3b5c3e4d8f3302766c376"> 2038</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED7[3];</div><div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ac024c9e31f82ad1b8d19f1068dec45c5"> 2039</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#ac024c9e31f82ad1b8d19f1068dec45c5">FEEPROL</a>;                   </div><div class="line"><a name="l02040"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#adb560042b71af062a61906d914c53f89"> 2040</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#adb560042b71af062a61906d914c53f89">RESERVED8</a>;</div><div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#afb92aab579678d083f4428a120312e44"> 2041</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#afb92aab579678d083f4428a120312e44">FEEPROH</a>;                   </div><div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ad8e39297522be84d436a461b3cab64f5"> 2042</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#ad8e39297522be84d436a461b3cab64f5">RESERVED9</a>;</div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#acdf1feb7c6b86b20c11347721db6cde6"> 2043</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#acdf1feb7c6b86b20c11347721db6cde6">FEESIGL</a>;                   </div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a48f440c70cc26f241e5a0dafefeb497d"> 2044</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a48f440c70cc26f241e5a0dafefeb497d">RESERVED10</a>;</div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a792d6cd30e6c8034ced3bff4199131d4"> 2045</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a792d6cd30e6c8034ced3bff4199131d4">FEESIGH</a>;                   </div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a55b0233e4497bd4ea79095594b2d08e3"> 2046</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a55b0233e4497bd4ea79095594b2d08e3">RESERVED11</a>;</div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a81819a4cc9783c0f527e735828d1c5a8"> 2047</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a81819a4cc9783c0f527e735828d1c5a8">FEECON1</a>;                   </div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#acd3a4e203c05c3787f3d8f1132cc1b68"> 2048</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED12[7];</div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a35f35de0bbdce430909e9ef0dedd1b0a"> 2049</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a35f35de0bbdce430909e9ef0dedd1b0a">FEEADRAL</a>;                  </div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#abca1d83ef089bf3a96889ccc65cada25"> 2050</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#abca1d83ef089bf3a96889ccc65cada25">RESERVED13</a>;</div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#afefc53e8b09624c1b9d03473b09b1a5e"> 2051</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#afefc53e8b09624c1b9d03473b09b1a5e">FEEADRAH</a>;                  </div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ac706ba1275d5c86587d6c9e13fe0cab4"> 2052</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED14[21];</div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#aa693af6402e14eb458d566aac93af3e8"> 2053</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#aa693af6402e14eb458d566aac93af3e8">FEEAEN0</a>;                   </div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a7341c127636241fd97f253da428b759a"> 2054</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a7341c127636241fd97f253da428b759a">RESERVED15</a>;</div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#ad81e670d4165e718ef6f29105961e447"> 2055</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#ad81e670d4165e718ef6f29105961e447">FEEAEN1</a>;                   </div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a4cd79e88cb38c5a13141ac3f1158bb03"> 2056</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a4cd79e88cb38c5a13141ac3f1158bb03">RESERVED16</a>;</div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="structADI__FEE__TypeDef.html#a21f7b8f74120fd37212ad34b83b25b60"> 2057</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__FEE__TypeDef.html#a21f7b8f74120fd37212ad34b83b25b60">FEEAEN2</a>;                   </div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;} <a class="code" href="structADI__FEE__TypeDef.html">ADI_FEE_TypeDef</a>;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define          FEESTA                                     (*(volatile unsigned short int *) 0x40002800)</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define          FEECON0                                    (*(volatile unsigned short int *) 0x40002804)</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define          FEECMD                                     (*(volatile unsigned short int *) 0x40002808)</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define          FEEADR0L                                   (*(volatile unsigned short int *) 0x40002810)</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define          FEEADR0H                                   (*(volatile unsigned short int *) 0x40002814)</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define          FEEADR1L                                   (*(volatile unsigned short int *) 0x40002818)</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define          FEEADR1H                                   (*(volatile unsigned short int *) 0x4000281C)</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define          FEEKEY                                     (*(volatile unsigned short int *) 0x40002820)</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define          FEEPROL                                    (*(volatile unsigned short int *) 0x40002828)</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define          FEEPROH                                    (*(volatile unsigned short int *) 0x4000282C)</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define          FEESIGL                                    (*(volatile unsigned short int *) 0x40002830)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define          FEESIGH                                    (*(volatile unsigned short int *) 0x40002834)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define          FEECON1                                    (*(volatile unsigned short int *) 0x40002838)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define          FEEADRAL                                   (*(volatile unsigned short int *) 0x40002848)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define          FEEADRAH                                   (*(volatile unsigned short int *) 0x4000284C)</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define          FEEAEN0                                    (*(volatile unsigned short int *) 0x40002878)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define          FEEAEN1                                    (*(volatile unsigned short int *) 0x4000287C)</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define          FEEAEN2                                    (*(volatile unsigned short int *) 0x40002880)</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="comment">/* Reset Value for FEESTA*/</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11a7ff64b75c7e90c4e5c212847a9686"> 2081</a></span>&#160;<span class="preprocessor">#define FEESTA_RVAL                    0x0</span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">/* FEESTA[SIGNERR] - Kernel space signature check on reset error */</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a5dedc2c634811498722abda3a67129"> 2084</a></span>&#160;<span class="preprocessor">#define FEESTA_SIGNERR_BBA             (*(volatile unsigned long *) 0x42050018)</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ed127f80f0e66f4e6495eb68263af14"> 2085</a></span>&#160;<span class="preprocessor">#define FEESTA_SIGNERR_MSK             (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa60247bb9d388b8cdec3a263dff68725"> 2086</a></span>&#160;<span class="preprocessor">#define FEESTA_SIGNERR                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94d9001a893801e0d38d80124afef2ba"> 2087</a></span>&#160;<span class="preprocessor">#define FEESTA_SIGNERR_CLR             (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared, if the signature check of the kernel passes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5bed5deff78d3e5ba862fab515797231"> 2088</a></span>&#160;<span class="preprocessor">#define FEESTA_SIGNERR_SET             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set, if the signature check of the kernel fails. User code does not execute. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="comment">/* FEESTA[CMDRES] - These two bits indicate the status of a command on completion or the status of a write. If multiple commands are executed or there are multiple writes via the AHB bus without a read of the status register, then the first error encountered is stored. */</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0710f1c950e3c0e02be54c95190081ce"> 2091</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDRES_MSK              (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16cdd0430815ec2aea82bb62fea35243"> 2092</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDRES_SUCCESS          (0x0   &lt;&lt; 4  ) </span><span class="comment">/* SUCCESS. Indicates a successful completion of a command or a write. Also cleared after a read of FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7123609a98bc7a72c35f85571684178"> 2093</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDRES_PROTECTED        (0x1   &lt;&lt; 4  ) </span><span class="comment">/* PROTECTED. Indicates an attempted erase of a protected location. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga279cad6c83a04ff48804bb4bb59aace1"> 2094</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDRES_VERIFYERR        (0x2   &lt;&lt; 4  ) </span><span class="comment">/* VERIFYERR. Indicates a read verify error. After an erase the controller reads the corresponding word(s) to verify that the transaction completed successfully. If data read is not all &#39;F&#39;s this is the resulting status. If the Sign command is executed and the resulting signature does not match the data in the upper 4 bytes of the upper page in a block then this is the resulting status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ec4e9e7340efe93151d2722435e0723"> 2095</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDRES_ABORT            (0x3   &lt;&lt; 4  ) </span><span class="comment">/* ABORT. Indicates that a command or a write was aborted by an abort command or a system interrupt has caused an abort. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="comment">/* FEESTA[WRDONE] - Write complete. */</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7068dc796a1523584dba559ab063deb4"> 2098</a></span>&#160;<span class="preprocessor">#define FEESTA_WRDONE_BBA              (*(volatile unsigned long *) 0x4205000C)</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5686427ea97d0ad2c0872ccc47d51f1c"> 2099</a></span>&#160;<span class="preprocessor">#define FEESTA_WRDONE_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae70f6eb49a68e940d4c99a2e5fdf600"> 2100</a></span>&#160;<span class="preprocessor">#define FEESTA_WRDONE                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga580bcc21e7c1087b16b0f2d1fecc68bc"> 2101</a></span>&#160;<span class="preprocessor">#define FEESTA_WRDONE_CLR              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared after a read of FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5467b432466b95e2e4b3370bb5fa024a"> 2102</a></span>&#160;<span class="preprocessor">#define FEESTA_WRDONE_SET              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set when a write completes. If there are multiple writes or a burst write, this status bit asserts after the first long word written and stays asserted until read. If there is a burst write to flash, then this bit asserts after every long word written, assuming that user code read FEESTA after every long word written. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">/* FEESTA[CMDDONE] - Command complete. */</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11a0c2e2c56c553de5de02ca7e36a408"> 2105</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDDONE_BBA             (*(volatile unsigned long *) 0x42050008)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae42a901ae06d191bb57f4418994ce20e"> 2106</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDDONE_MSK             (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac73b4cbfcb893b745b7bbf26abfe95d6"> 2107</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDDONE                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad65182e054d87f314133313d5bcdfc10"> 2108</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDDONE_CLR             (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Cleared after a read of FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8ef4e6bb209aa373d3bcbd0b77ef07e"> 2109</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDDONE_SET             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set when a command completes. If there are multiple commands, this status bit asserts after the first command completes and stays asserted until read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="comment">/* FEESTA[WRBUSY] - Write busy. */</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcde07b0c980461fd67df59395e4855e"> 2112</a></span>&#160;<span class="preprocessor">#define FEESTA_WRBUSY_BBA              (*(volatile unsigned long *) 0x42050004)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab13a59dc2c45364ca000b068773f48c7"> 2113</a></span>&#160;<span class="preprocessor">#define FEESTA_WRBUSY_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e64c6abbabaa4e8675476b9e15f35f1"> 2114</a></span>&#160;<span class="preprocessor">#define FEESTA_WRBUSY                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89669884ecdce10ee0d3b692562ff181"> 2115</a></span>&#160;<span class="preprocessor">#define FEESTA_WRBUSY_CLR              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared after a read of FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga862db8880631284c73d2adb2c7a89da0"> 2116</a></span>&#160;<span class="preprocessor">#define FEESTA_WRBUSY_SET              (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set when the flash block is executing a write. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">/* FEESTA[CMDBUSY] - Command busy. */</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga345fd6b44b2aaa48c581fc69db1b2679"> 2119</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDBUSY_BBA             (*(volatile unsigned long *) 0x42050000)</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2cbd6ae6902123f3495e30d56a0f07a"> 2120</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDBUSY_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72f0669186022f7ca49de4cf5e1d6b83"> 2121</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDBUSY                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20a773bdc510bc0c72050c2f8a4b3617"> 2122</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDBUSY_CLR             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared after a read of FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19cdaa99b83ba3daccf9784def9bbe93"> 2123</a></span>&#160;<span class="preprocessor">#define FEESTA_CMDBUSY_SET             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set when the flash block is executing any command entered via the command register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">/* Reset Value for FEECON0*/</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1729edee2544f790efe1839d1e123c7e"> 2126</a></span>&#160;<span class="preprocessor">#define FEECON0_RVAL                   0x0</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">/* FEECON0[WREN] - Write enable bit. */</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc21c8d37f2d93831a430ace913d1ccc"> 2129</a></span>&#160;<span class="preprocessor">#define FEECON0_WREN_BBA               (*(volatile unsigned long *) 0x42050088)</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3040316223f089f00a5b7ab2cb7feb8"> 2130</a></span>&#160;<span class="preprocessor">#define FEECON0_WREN_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc4f7f05b7aaf3094013e68dcd17edad"> 2131</a></span>&#160;<span class="preprocessor">#define FEECON0_WREN                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga102ce24c7fbd37b8948d03e9567717b2"> 2132</a></span>&#160;<span class="preprocessor">#define FEECON0_WREN_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disables Flash writes. A flash write when this bit is 0 results in a hard fault system exception error and the write does not take place. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabaf82711e2e3065078628bf97ac46334"> 2133</a></span>&#160;<span class="preprocessor">#define FEECON0_WREN_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables Flash writes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">/* FEECON0[IENERR] - Error interrupt enable bit. */</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef898d02f4a4324b2280c5211c998aed"> 2136</a></span>&#160;<span class="preprocessor">#define FEECON0_IENERR_BBA             (*(volatile unsigned long *) 0x42050084)</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad34dbb9d0923b2dbfcd0b74ad0a43290"> 2137</a></span>&#160;<span class="preprocessor">#define FEECON0_IENERR_MSK             (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc0cad88125bdf58f888ad1dc038c273"> 2138</a></span>&#160;<span class="preprocessor">#define FEECON0_IENERR                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41b6ca352f968d3b8b538905d5585913"> 2139</a></span>&#160;<span class="preprocessor">#define FEECON0_IENERR_DIS             (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disables the Flash error interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ddf4fc919068fd5f0343cd16fad3408"> 2140</a></span>&#160;<span class="preprocessor">#define FEECON0_IENERR_EN              (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. An interrupt is generated when a command or flash write completes with an error status. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">/* FEECON0[IENCMD] - Command complete interrupt enable bit. */</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d00c2bab61dd611bcd7dd199399e405"> 2143</a></span>&#160;<span class="preprocessor">#define FEECON0_IENCMD_BBA             (*(volatile unsigned long *) 0x42050080)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga273b36a75fcb11781ccf8e74867f1c4f"> 2144</a></span>&#160;<span class="preprocessor">#define FEECON0_IENCMD_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93dd172c60da94bcfaf68b133dc72d27"> 2145</a></span>&#160;<span class="preprocessor">#define FEECON0_IENCMD                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ec6b6d3f7bc55adde9a17002714f930"> 2146</a></span>&#160;<span class="preprocessor">#define FEECON0_IENCMD_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disables the Flash command complete interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8abc91893ff938e85baee56609f0848"> 2147</a></span>&#160;<span class="preprocessor">#define FEECON0_IENCMD_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. An interrupt is generated when a command or flash write completes. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/* Reset Value for FEECMD*/</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd6285410c1805141b2db70be109f212"> 2150</a></span>&#160;<span class="preprocessor">#define FEECMD_RVAL                    0x0</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="comment">/* FEECMD[CMD] - Commands supported by the flash controller. */</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7aac53d284f5f60c7d9a8cad14f1d0ea"> 2153</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_MSK                 (0xF   &lt;&lt; 0  )</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa05a03c0b0e6a353e1f48a953f766d4b"> 2154</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_IDLE                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IDLE. No command executed. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdcfc118ca2b44d10b8a72f2985aee73"> 2155</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_ERASEPAGE           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* ERASEPAGE. Write the address of the page to be erased to FEEADR0L/H, then write this code to the FEECMD register and the flash will erase the page. When the erase has completed, the flash reads every location in the page to verify that all words in the page are erased. If there is a read verify error, this is indicated in FEESTA. To erase multiple pages, wait until a previous page erase has completed. Check the status, and then issue a command to start the next page erase. Before entering this command, 0xF456 followed by 0xF123 must be written to the key register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64fc5ba698e6d27554de6aa48e065dcb"> 2156</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_SIGN                (0x2   &lt;&lt; 0  ) </span><span class="comment">/* SIGN. Use this command to generate a signature for a block of data. The signature is generated on a page-by-page basis. To generate a signature, the address of the first page of the block is entered in FEEADR0L/FEEADR0H. The address of the last page is written to FEEADR1L/FEEADR1H. Then write this code to the FEECMD register. When the command has completed, the signature is available for reading in FEESIGL/FEESIGH. The last four bytes of the last page in a block is reserved for storing the signature. Before entering this command, 0xF456 followed 0xF123 must be written to the key register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga974ef48fd42d8aa4305f13d969213c4a"> 2157</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_MASSERASE           (0x3   &lt;&lt; 0  ) </span><span class="comment">/* MASSERASE. Erase all of user space. To enable this operation, 0xF456 followed by 0xF123 must first be written to FEEKEY (this is to prevent accidental erases). When the mass erase has completed, the controller reads every location to verify that all locations are 0xFFFFFFFF. If there is a read verify error this is indicated in FEESTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55f0fbbb2442fd1c158dbe9bf01433ec"> 2158</a></span>&#160;<span class="preprocessor">#define FEECMD_CMD_ABORT               (0x4   &lt;&lt; 0  ) </span><span class="comment">/* ABORT. If this command is issued, then any command currently in progress is stopped. The status indicates command completed with an error status in FEESTA[5:4]. Note that this is the only command that can be issued while another command is already in progress. This command can also be used to stop a write that may be in progress. If a write is aborted, the address of the location being written can be read via the FEEADRAL/FEEADRAH register. While the flash controller is writing one longword, another longword write may be in the pipeline from the Cortex-M3 or DMA engine (depending on how the software implements writes). Therefore, both writes may need to be aborted. If a write or erase is aborted, then the flash timing is violated and it is not possible to determine if the write or erase completed successfully. To enable this operation, 0xF456 followed by 0xF123 must first be written to FEEKEY (this is to prevent accidental aborts). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">/* Reset Value for FEEADR0L*/</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad26a8d53abb550dc4a7709444f485a35"> 2161</a></span>&#160;<span class="preprocessor">#define FEEADR0L_RVAL                  0x0</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="comment">/* FEEADR0L[VALUE] - Used in conjunction with FEEADR0H, to indicate the page to be erased, or the start of a section to be signed. The address of a memory location inside the page should be stored in FEEADR0L/H, bits[15:0] in FEEADR0L, and bits[17:16] in FEEADR0H. The 9 LSBs of the address are ignored. */</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34182aed0096ea1373dd466f54cd5f10"> 2164</a></span>&#160;<span class="preprocessor">#define FEEADR0L_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">/* Reset Value for FEEADR0H*/</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5dc836219f684e53140d93e4ea975770"> 2167</a></span>&#160;<span class="preprocessor">#define FEEADR0H_RVAL                  0x0</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="comment">/* FEEADR0H[VALUE] - Used in conjunction with FEEADR0L, to indicate the page to be erased, or the start of a section to be signed. The address of a memory location inside the page should be stored in FEEADR0L/H, bits[15:0] in FEEADR0L, and bits[17:16] in FEEADR0H. */</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1a22e3cd910d5a12b87d53b8e70b7dd"> 2170</a></span>&#160;<span class="preprocessor">#define FEEADR0H_VALUE_MSK             (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">/* Reset Value for FEEADR1L*/</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2b0fcb6c4a39e9d4f6b83538e7c5e30"> 2173</a></span>&#160;<span class="preprocessor">#define FEEADR1L_RVAL                  0x0</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">/* FEEADR1L[VALUE] - Used in conjunction with FEEADR1H, to identify the last page used by the Sign command. The address of a memory location inside the page should be stored in FEEADR1L/H, bits[15:0] in FEEADR1L, and bits[17:16] in FEEADR1H. The 9 LSBs of the address are ignored. */</span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbb1fb6120528d5ad5bc6b3b6a635709"> 2176</a></span>&#160;<span class="preprocessor">#define FEEADR1L_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">/* Reset Value for FEEADR1H*/</span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4834fc516c1db5a8b49226497c0cd125"> 2179</a></span>&#160;<span class="preprocessor">#define FEEADR1H_RVAL                  0x0</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="comment">/* FEEADR1H[VALUE] - Used in conjunction with FEEADR1L, to identify the last page used by the Sign command. The address of a memory location inside the page should be stored in FEEADR1L/H, bits[15:0] in FEEADR1L, and bits[17:16] in FEEADR1H. */</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3bf23407271c047036dde7e69516a74f"> 2182</a></span>&#160;<span class="preprocessor">#define FEEADR1H_VALUE_MSK             (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="comment">/* Reset Value for FEEKEY*/</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b23bb54b50718160517fde170ee2bab"> 2185</a></span>&#160;<span class="preprocessor">#define FEEKEY_RVAL                    0x0</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="comment">/* FEEKEY[VALUE] - Enter 0xF456 followed by 0xF123. Returns 0x0 if read. */</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78a1e0b2806d0046780b86ad36721e93"> 2188</a></span>&#160;<span class="preprocessor">#define FEEKEY_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba4c8429cdf2ef0709f362cef3bc41aa"> 2189</a></span>&#160;<span class="preprocessor">#define FEEKEY_VALUE_USERKEY1          (0xF456 &lt;&lt; 0  ) </span><span class="comment">/* USERKEY1                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93415248306bd0163b4dad6a68411a75"> 2190</a></span>&#160;<span class="preprocessor">#define FEEKEY_VALUE_USERKEY2          (0xF123 &lt;&lt; 0  ) </span><span class="comment">/* USERKEY2                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="comment">/* Reset Value for FEEPROL*/</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e02af72f52c8534715cf30981154bb0"> 2193</a></span>&#160;<span class="preprocessor">#define FEEPROL_RVAL                   0xFFFF</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="comment">/* FEEPROL[VALUE] - Lower 16 bits of the write protection. This register is read only if the write protection in flash has been programmed, i.e. FEEPROH/L have previously been configured to protect pages. */</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61bcb781ce41e948299172369bc60239"> 2196</a></span>&#160;<span class="preprocessor">#define FEEPROL_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">/* Reset Value for FEEPROH*/</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedabd71d77638edd7a7a7d71785b81fc"> 2199</a></span>&#160;<span class="preprocessor">#define FEEPROH_RVAL                   0xFFFF</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">/* FEEPROH[VALUE] - Upper 16 bits of the write protection. This register is read only if the write protection in flash has been programmed, i.e. FEEPROH/L have previously been configured to protect pages. */</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada318f60ae5e4e278af84e57870ebb9f"> 2202</a></span>&#160;<span class="preprocessor">#define FEEPROH_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">/* Reset Value for FEESIGL*/</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b57ed8eea79acdc43722c0d7f961634"> 2205</a></span>&#160;<span class="preprocessor">#define FEESIGL_RVAL                   0xFFFF</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">/* FEESIGL[VALUE] - Lower 16 bits of the signature. Signature[15:0]. */</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa908eb1e77e2a0927948edb47db9070"> 2208</a></span>&#160;<span class="preprocessor">#define FEESIGL_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">/* Reset Value for FEESIGH*/</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72e4dbb24a66b858f50b31954209674f"> 2211</a></span>&#160;<span class="preprocessor">#define FEESIGH_RVAL                   0xFFFF</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="comment">/* FEESIGH[VALUE] - Upper eight bits of the signature. Signature[23:16]. */</span></div><div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabab482a7ec428f0296b354a774e4b15a"> 2214</a></span>&#160;<span class="preprocessor">#define FEESIGH_VALUE_MSK              (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">/* Reset Value for FEECON1*/</span></div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cd07cc154020a50e3aa5ab5e262f8cc"> 2217</a></span>&#160;<span class="preprocessor">#define FEECON1_RVAL                   0x1</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="comment">/* FEECON1[DBG] - Serial Wire debug enable. */</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcfe1830632fedcc112726b8991af57b"> 2220</a></span>&#160;<span class="preprocessor">#define FEECON1_DBG_BBA                (*(volatile unsigned long *) 0x42050700)</span></div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf18dab95c06d5a53305e1082049d4db8"> 2221</a></span>&#160;<span class="preprocessor">#define FEECON1_DBG_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae03c387669aa350abe97a5864343e228"> 2222</a></span>&#160;<span class="preprocessor">#define FEECON1_DBG                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdb06a4e316bf80bbc31c449a4d36dfe"> 2223</a></span>&#160;<span class="preprocessor">#define FEECON1_DBG_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable access via the serial wire debug interface. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a45e17775ae6e12ffa34181a6e19067"> 2224</a></span>&#160;<span class="preprocessor">#define FEECON1_DBG_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable access via the serial wire debug interface. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="comment">/* Reset Value for FEEADRAL*/</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ce91781c79e063b33a74c37088a3e42"> 2227</a></span>&#160;<span class="preprocessor">#define FEEADRAL_RVAL                  0x800</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="comment">/* FEEADRAL[VALUE] - Lower 16 bits of the FEEADRA register. If a write is aborted then this will contain the address of the location been written when the write was aborted. */</span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5f0465481960257b26b095a853bf7a3"> 2230</a></span>&#160;<span class="preprocessor">#define FEEADRAL_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="comment">/* Reset Value for FEEADRAH*/</span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45db52893f872a2a163b4ab5528c3ce4"> 2233</a></span>&#160;<span class="preprocessor">#define FEEADRAH_RVAL                  0x2</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">/* FEEADRAH[VALUE] - Upper 16 bits of the FEEADRA register. */</span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga430c629f90560e3365e6ae93bd846da7"> 2236</a></span>&#160;<span class="preprocessor">#define FEEADRAH_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">/* Reset Value for FEEAEN0*/</span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12ddf25fcd7f3ee4ea7e138f225d2c36"> 2239</a></span>&#160;<span class="preprocessor">#define FEEAEN0_RVAL                   0x0</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">/* FEEAEN0[FEE] - Flash controller interrupt abort enable bit */</span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf74d7c2371c6164ff37817874f43f2d"> 2242</a></span>&#160;<span class="preprocessor">#define FEEAEN0_FEE_BBA                (*(volatile unsigned long *) 0x42050F3C)</span></div><div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga261f9b746c735419ec9eb01f03d2aef3"> 2243</a></span>&#160;<span class="preprocessor">#define FEEAEN0_FEE_MSK                (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf86f71a85adc4ff88833cc9c9ca16fd0"> 2244</a></span>&#160;<span class="preprocessor">#define FEEAEN0_FEE                    (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15b5dfc0fb88efc0c08e54cb6426b8b7"> 2245</a></span>&#160;<span class="preprocessor">#define FEEAEN0_FEE_DIS                (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. Flash controller interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf515726e57c7dabdcbefbb78523d1721"> 2246</a></span>&#160;<span class="preprocessor">#define FEEAEN0_FEE_EN                 (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. Flash controller interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">/* FEEAEN0[ADC] - ADC interrupt abort enable bit */</span></div><div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69addeb5194026b9fa6e46ed5c6b7b5f"> 2249</a></span>&#160;<span class="preprocessor">#define FEEAEN0_ADC_BBA                (*(volatile unsigned long *) 0x42050F38)</span></div><div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4cabdd648e163021db77e9f169db2260"> 2250</a></span>&#160;<span class="preprocessor">#define FEEAEN0_ADC_MSK                (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9bed04a1f44de3833a4865d29884fcae"> 2251</a></span>&#160;<span class="preprocessor">#define FEEAEN0_ADC                    (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd17bd246fca7cff9dbcfcef09f9ef38"> 2252</a></span>&#160;<span class="preprocessor">#define FEEAEN0_ADC_DIS                (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS. ADC interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05cf8f9049717fcf0c2f8a1b1b4bf087"> 2253</a></span>&#160;<span class="preprocessor">#define FEEAEN0_ADC_EN                 (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN. ADC interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="comment">/* FEEAEN0[T1] - Timer1 interrupt abort enable bit */</span></div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cd8a6f3d561d3bef4e8488ed1d89f0e"> 2256</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T1_BBA                 (*(volatile unsigned long *) 0x42050F34)</span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga312123452bf268006549cd90aca4ed62"> 2257</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T1_MSK                 (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6793301b96919b3594f4942ed3eae900"> 2258</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T1                     (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf32e247161376e1fe14c9090436c8cea"> 2259</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T1_DIS                 (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Timer1 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a8bab8977132753287b30603f5287f0"> 2260</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T1_EN                  (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Timer1 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="comment">/* FEEAEN0[T0] - Timer0 interrupt abort enable bit */</span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b11d77c927e0b343cf00ae9aa3707dd"> 2263</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T0_BBA                 (*(volatile unsigned long *) 0x42050F30)</span></div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga706a9600d512169252db0d0c4e8980b0"> 2264</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T0_MSK                 (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7af4b3ef9bfab202cfaa371810972f2"> 2265</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T0                     (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ca41cca937590f732a510db79ec60c8"> 2266</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T0_DIS                 (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Timer0 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c2dd80077a565225ffc437201f435a7"> 2267</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T0_EN                  (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Timer0 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="comment">/* FEEAEN0[T3] - Timer3 interrupt abort enable bit */</span></div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19ba9b63a234b3fa315a6986e0e89edd"> 2270</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T3_BBA                 (*(volatile unsigned long *) 0x42050F28)</span></div><div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0b5c0d8742ee839ec0c839f25348dd6"> 2271</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T3_MSK                 (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a7d1490a9aae4fed06c0cce5207233a"> 2272</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T3                     (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02273"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3af207cc6b28d55df232cd7611f01fab"> 2273</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T3_DIS                 (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Timer3 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fc5e4d08c59314701e8683d56f0f871"> 2274</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T3_EN                  (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Timer3 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">/* FEEAEN0[EXTINT8] - External interrupt 8 abort enable bit */</span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94f4dce059a59c652e4442179d4653a8"> 2277</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT8_BBA            (*(volatile unsigned long *) 0x42050F24)</span></div><div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaf5733b6e4412769fcfcec4032c10f4"> 2278</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT8_MSK            (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a8242650a64782c65127cff60e2aa03"> 2279</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT8                (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e96b6a0726e539aa2d7e14e641dc05b"> 2280</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT8_DIS            (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. External interrupt 8 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2e04304ca73bfaa5a519ea0fe3dccbc"> 2281</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT8_EN             (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. External interrupt 8 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">/* FEEAEN0[EXTINT7] - External interrupt 7 abort enable bit */</span></div><div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7794a0d75ff260752356615b2f1fe754"> 2284</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT7_BBA            (*(volatile unsigned long *) 0x42050F20)</span></div><div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga593e2299f963076b92ed38678a7a21fe"> 2285</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT7_MSK            (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab55683869f8603c3ba3654770c7052d5"> 2286</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT7                (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53669dda7cce95f2360fd63ce72d925e"> 2287</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT7_DIS            (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. External interrupt 7 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02288"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac06cc3022e45dcdac8b82864dd8b215"> 2288</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT7_EN             (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. External interrupt 7 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">/* FEEAEN0[EXTINT6] - External interrupt 6 abort enable bit */</span></div><div class="line"><a name="l02291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga445acf89a51886c2cc248ddcce3568a0"> 2291</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT6_BBA            (*(volatile unsigned long *) 0x42050F1C)</span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fc655d12aefbd894202e2c50f3a82e0"> 2292</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT6_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f849e1c2f1a121b6395a53981cc3af0"> 2293</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT6                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02294"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c1df32b67260ee33544a7fda2b400d3"> 2294</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT6_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. External interrupt 6 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e60270d66ffb90c9418f019519cf4b7"> 2295</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT6_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. External interrupt 6 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="comment">/* FEEAEN0[EXTINT5] - External interrupt 5 abort enable bit */</span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a5a5fac6c33030ffdeac9201eb4d52b"> 2298</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT5_BBA            (*(volatile unsigned long *) 0x42050F18)</span></div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae41aad071a2401de7e825023da6a65f3"> 2299</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT5_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2802681d1d768c3c0fdc51645203ba8f"> 2300</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT5                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6624b2113fe7dc4d89904e03f44d704"> 2301</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT5_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. External interrupt 5 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8a09e1c13b791b6f271379fb3a02894"> 2302</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT5_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. External interrupt 5 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="comment">/* FEEAEN0[EXTINT4] - External interrupt 4 abort enable bit */</span></div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9b9ddefcefb05470b90414f9d247ffb"> 2305</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT4_BBA            (*(volatile unsigned long *) 0x42050F14)</span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga791bc213449abc19188bcea8cfeb6b90"> 2306</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT4_MSK            (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fc1fbf5830890711df976eabcc00c3f"> 2307</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT4                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a9d5606f6ad3f96f075184164e6c1ac"> 2308</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT4_DIS            (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. External interrupt 4 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga239c43d4dae910cb1890719c0cfb470b"> 2309</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT4_EN             (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. External interrupt 4 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/* FEEAEN0[EXTINT3] - External interrupt 3 abort enable bit */</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad1f70be10bf702c5d28852f741aa492"> 2312</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT3_BBA            (*(volatile unsigned long *) 0x42050F10)</span></div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36ef68a44cf8d913c0b6b847e0e8a464"> 2313</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT3_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38609ed1bba951306309cb340d8089a5"> 2314</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT3                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96ea719176cfbdd81eb1b68de2d53856"> 2315</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT3_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. External interrupt 3 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fda354509ab02e22bdfd18309c8a711"> 2316</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT3_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. External interrupt 3 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="comment">/* FEEAEN0[EXTINT2] - External interrupt 2 abort enable bit */</span></div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07a916b4160b0a2efcf900a93509730d"> 2319</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT2_BBA            (*(volatile unsigned long *) 0x42050F0C)</span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga370586fcc49963f204145479be47351a"> 2320</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT2_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6211785e4332be9172be8e2cc482bc1e"> 2321</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT2                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2ff8e919ce7db62d7ba4860600cef81"> 2322</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT2_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. External interrupt 2 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48fcf2a5ff8d7c06a53b4653e3be75d6"> 2323</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT2_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. External interrupt 2 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/* FEEAEN0[EXTINT1] - External interrupt 1 abort enable bit */</span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b8ab6ee3abd0726ff4c2a472f4c5fd5"> 2326</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT1_BBA            (*(volatile unsigned long *) 0x42050F08)</span></div><div class="line"><a name="l02327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0f44fd0c9346e1af070c70436891034"> 2327</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT1_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaacd8f4da3766dd21d06b8b2ef5dd7307"> 2328</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT1                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f900aa413c10a349749b3613d6a5bc3"> 2329</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT1_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. External interrupt 1 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fb068eaae310e70374df216be20a58e"> 2330</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT1_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. External interrupt 1 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">/* FEEAEN0[EXTINT0] - External interrupt 0 abort enable bit */</span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffefaa88d6ac9e3d40d8ce393f907e48"> 2333</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT0_BBA            (*(volatile unsigned long *) 0x42050F04)</span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga601fba131f9a317ee44a0d0255cee3c0"> 2334</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT0_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02335"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga573437b8f9f3063838cfdf2aca3011dc"> 2335</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT0                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca92c7981d166042cb61af092a2e5a56"> 2336</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT0_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. External interrupt 0 abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacaac1e1820eb022427ae0ad7f3e806eb"> 2337</a></span>&#160;<span class="preprocessor">#define FEEAEN0_EXTINT0_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. External interrupt 0 abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="comment">/* FEEAEN0[T2] - Timer2 interrupt abort enable bit */</span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6057914ee6dd451588323e63691e5301"> 2340</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T2_BBA                 (*(volatile unsigned long *) 0x42050F00)</span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ccea1d8f1f7d4b1604fca89362c939b"> 2341</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T2_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc8d7863a58895706012bf45b3251c9c"> 2342</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T2                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae39f11e0021347f5d2b14a82752cbfe4"> 2343</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T2_DIS                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Timer2 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69a452cb418e01f8f329e19e0887b891"> 2344</a></span>&#160;<span class="preprocessor">#define FEEAEN0_T2_EN                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Timer2 interrupt abort enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/* Reset Value for FEEAEN1*/</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdc954eeb0ba2f9ffc37d6a71ac5876c"> 2347</a></span>&#160;<span class="preprocessor">#define FEEAEN1_RVAL                   0x0</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">/* FEEAEN1[DMAI2CMRX] - I2C master RX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae87e6bc6edab0a3b95c0dc940fb7fca6"> 2350</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMRX_BBA          (*(volatile unsigned long *) 0x42050FBC)</span></div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga913bffcf1862f349d685109445e6f918"> 2351</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMRX_MSK          (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga439951be9debd002adbc1a887a34ecea"> 2352</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMRX              (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64ba45afe044f55fcab9e41305d3f107"> 2353</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMRX_DIS          (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. I2C master RX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7224e41f190d1aaaa8e1cc7ed82e721e"> 2354</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMRX_EN           (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. I2C master RX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="comment">/* FEEAEN1[DMAI2CMTX] - I2C master TX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbad8c1c3455b2edc4d56a43903b75c7"> 2357</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMTX_BBA          (*(volatile unsigned long *) 0x42050FB8)</span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3bab6c6058617b4c9eca56ba68dc74c"> 2358</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMTX_MSK          (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8783f0098d102357c46ae344a151ea70"> 2359</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMTX              (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98129540f360f1f848539accaa3436db"> 2360</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMTX_DIS          (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS. I2C master TX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b11953387ebd28cd887840467e524be"> 2361</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CMTX_EN           (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN. I2C master TX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">/* FEEAEN1[DMAI2CSRX] - I2C slave RX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c2c8800eca1ce3823e3db5feea59fe5"> 2364</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSRX_BBA          (*(volatile unsigned long *) 0x42050FB4)</span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f1d7bf23bf73351caff09b6d44c3258"> 2365</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSRX_MSK          (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga004e1e6f0b69fe891ce74d8e4dc164b2"> 2366</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSRX              (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ffacdf02ecfc78107c741a276be751b"> 2367</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSRX_DIS          (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. I2C slave RX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0484d1e9343b00cd2d7e2d57ff56bf6"> 2368</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSRX_EN           (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. I2C slave RX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">/* FEEAEN1[DMAI2CSTX] - I2C slave TX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga702dff580522c8f8f7da2a950e648131"> 2371</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSTX_BBA          (*(volatile unsigned long *) 0x42050FB0)</span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade2c23873c578ff354dff6962d6bd668"> 2372</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSTX_MSK          (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29ef98551e402d5131ad76ebaabd4add"> 2373</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSTX              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeceabb4ba76c73945f66b0847ff549fc"> 2374</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSTX_DIS          (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. I2C slave TX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3aa245bc8ba6a60cb42bf7f0882d92b2"> 2375</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAI2CSTX_EN           (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. I2C slave TX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="comment">/* FEEAEN1[DMAUARTRX] - UARTRX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a75477661e803655c2c2461a6a987aa"> 2378</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTRX_BBA          (*(volatile unsigned long *) 0x42050FAC)</span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf632617f256492f5eee4ff9f71d72f00"> 2379</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTRX_MSK          (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e2d78e733da750080fafd2c3f452c6c"> 2380</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTRX              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ddec147fb67623a4d6550b0aa35b30b"> 2381</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTRX_DIS          (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. UARTRX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef604094fd414d946f74113610312e2e"> 2382</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTRX_EN           (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. UARTRX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="comment">/* FEEAEN1[DMAUARTTX] - UARTTX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02385"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa185cae29bd233628493a6ddfb90e25c"> 2385</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTTX_BBA          (*(volatile unsigned long *) 0x42050FA8)</span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67160e35531e9535177665541a453be8"> 2386</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTTX_MSK          (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9edc81ec31381c9bb7eb605372942f12"> 2387</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTTX              (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6339e41780317b6d92d2f1ce952d77b2"> 2388</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTTX_DIS          (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. UARTTX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3bfe21999edc8341f28205ada9c9fc8"> 2389</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAUARTTX_EN           (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. UARTTX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">/* FEEAEN1[DMASPI1RX] - SPI1RX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85ef0fe53e1ff8ee18be1fafef17f618"> 2392</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1RX_BBA          (*(volatile unsigned long *) 0x42050FA4)</span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78edf2fbe4370ea640b30ab914c968d0"> 2393</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1RX_MSK          (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7434afe42dbba2fcd1deeea66f35ebb0"> 2394</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1RX              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30e6b67a658be51293f70a9e4ca41e15"> 2395</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1RX_DIS          (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. SPI1RX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf241d3ded05547468f39d3a99d14b2ef"> 2396</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1RX_EN           (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. SPI1RX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">/* FEEAEN1[DMASPI1TX] - SPI1TX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f1b936792514684c5389ddce467730a"> 2399</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1TX_BBA          (*(volatile unsigned long *) 0x42050FA0)</span></div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93cef7e7808f69971da0d7465440ce93"> 2400</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1TX_MSK          (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55541b361b4b1cdc6c6cbefb12c37f54"> 2401</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1TX              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf7a9530035c696c0abfdae5fc1be522"> 2402</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1TX_DIS          (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. SPI1TX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6501794fc0c341a98d61dcd5a4831fbb"> 2403</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMASPI1TX_EN           (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. SPI1TX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="comment">/* FEEAEN1[DMAERROR] - DMA error interrupt abort enable bit */</span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78a78086518df7e3678c137138eb3759"> 2406</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAERROR_BBA           (*(volatile unsigned long *) 0x42050F9C)</span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga147cfacdea5e8be5b2ee3f59764cf618"> 2407</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAERROR_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2e2a50284c5b344900cded08fa82fc0"> 2408</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAERROR               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad7df65af876d681a3d55f2a1b19ae5c"> 2409</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAERROR_DIS           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. DMA error interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36b3b9cf4431a9c0cddf6e15ca16248f"> 2410</a></span>&#160;<span class="preprocessor">#define FEEAEN1_DMAERROR_EN            (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. DMA error interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="comment">/* FEEAEN1[I2CM] - I2C master interrupt abort enable bit */</span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga131af13a277a682dc6655dd8012c874e"> 2413</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CM_BBA               (*(volatile unsigned long *) 0x42050F90)</span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga641c21f453073bfb9edda0d4f931b0ad"> 2414</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CM_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga684052e5bd7ca14b7497318fc22d5d42"> 2415</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CM                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga714bf0dcd610d16e98359b8c6611ee42"> 2416</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CM_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. I2C slave interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab89f40b189737f3aa77e855af0dcbb80"> 2417</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CM_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. I2C master interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">/* FEEAEN1[I2CS] - I2C slave interrupt abort enable bit */</span></div><div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0fcdcbe9f3cd94c7270407c7249621e"> 2420</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CS_BBA               (*(volatile unsigned long *) 0x42050F8C)</span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8c42eac229bf3f1cb50e02c03d70f07"> 2421</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CS_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac548bc847b9382f7e778040281442609"> 2422</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CS                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5bf660db59a65bc08ce07be7c272910d"> 2423</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CS_DIS               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. I2C slave interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga843fcd73e6966aebd930cec13c877d0e"> 2424</a></span>&#160;<span class="preprocessor">#define FEEAEN1_I2CS_EN                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. I2C slave interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="comment">/* FEEAEN1[SPI1] - SPI1 interrupt abort enable bit */</span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadefd23fccc71ab3bc66ade8411fa5d1f"> 2427</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI1_BBA               (*(volatile unsigned long *) 0x42050F88)</span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaee9e32975a94e26b1590db5db7e4f8c"> 2428</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI1_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85900094bc1e0bf4e21d12ccdc96aaff"> 2429</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI1                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a9dee2e3a3caf4a321f4290038a68ad"> 2430</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI1_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. SPI1 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7c36db8930e06954ea4ba05dcc6e7f5"> 2431</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI1_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. SPI1 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="comment">/* FEEAEN1[SPI0] - SPI0 interrupt abort enable bit */</span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89b791b0cd11812ea2a25188c2605663"> 2434</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI0_BBA               (*(volatile unsigned long *) 0x42050F84)</span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e08ee19ce8a3e3786b8e6706e7f768d"> 2435</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI0_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf17f9cfbb0baffc9746784760083352d"> 2436</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI0                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae09e67f044d74e07be699793ae15fe1"> 2437</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI0_DIS               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. SPI0 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c453692eb3cc20b765f4e68d9773506"> 2438</a></span>&#160;<span class="preprocessor">#define FEEAEN1_SPI0_EN                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. SPI0 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">/* FEEAEN1[UART] - UART interrupt abort enable bit */</span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdce9c44cdb46bad8f75474b1a6c8f29"> 2441</a></span>&#160;<span class="preprocessor">#define FEEAEN1_UART_BBA               (*(volatile unsigned long *) 0x42050F80)</span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76b3bb93776b74e993ceaabee36b4ecf"> 2442</a></span>&#160;<span class="preprocessor">#define FEEAEN1_UART_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d5711a593f35c2fa28a371e492a4081"> 2443</a></span>&#160;<span class="preprocessor">#define FEEAEN1_UART                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9dabfb16b26e22043757de765865be05"> 2444</a></span>&#160;<span class="preprocessor">#define FEEAEN1_UART_DIS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. UART interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga408e4f35983ead2f67143bb948b7a478"> 2445</a></span>&#160;<span class="preprocessor">#define FEEAEN1_UART_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. UART interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">/* Reset Value for FEEAEN2*/</span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2519a14c41f907930a700f669a63edc7"> 2448</a></span>&#160;<span class="preprocessor">#define FEEAEN2_RVAL                   0x0</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">/* FEEAEN2[PWM3] - PWM3 interrupt abort enable bit */</span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c1a67d9eb67188e23eac7ca903eac75"> 2451</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM3_BBA               (*(volatile unsigned long *) 0x42051028)</span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga087266b96ed0eb2f1c41026f67c6a376"> 2452</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM3_MSK               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9448e5ff6506fa75ba9cba6b0f449a6"> 2453</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM3                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8862bc215cab98fc9751eced03374d34"> 2454</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM3_DIS               (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS.  PWM3 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga963acb3341ead25ed2672f7ca4687959"> 2455</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM3_EN                (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. PWM3 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="comment">/* FEEAEN2[PWM2] - PWM2 interrupt abort enable bit */</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4269910d6c33ff50eee8573d19b69000"> 2458</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM2_BBA               (*(volatile unsigned long *) 0x42051024)</span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd29707922cb170e3f513392ba7cd38d"> 2459</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM2_MSK               (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64f8f02241676595d79432a14087e0eb"> 2460</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM2                   (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f42c18bb205d8fcd0dd090c19af84fa"> 2461</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM2_DIS               (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS.  PWM2 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e4528b9ea7573f0a4cd665af6d27311"> 2462</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM2_EN                (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. PWM2 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">/* FEEAEN2[PWM1] - PWM1 interrupt abort enable bit */</span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72baa6f794d86a675354a677a0bcbc02"> 2465</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM1_BBA               (*(volatile unsigned long *) 0x42051020)</span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaead545efdf5fda9c304d37bf3c0b85c7"> 2466</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM1_MSK               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7161a883ad9bdc8c82495afec8f6b135"> 2467</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM1                   (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabeb484c62a75cd9a8c58cf90fe40b8bf"> 2468</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM1_DIS               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS.  PWM1 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad1773b86f3981ab8ffad13fa4c1c990"> 2469</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM1_EN                (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. PWM1 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">/* FEEAEN2[PWM0] - PWM0 interrupt abort enable bit */</span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16cd6339277a27bc30b07db3eee13495"> 2472</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM0_BBA               (*(volatile unsigned long *) 0x4205101C)</span></div><div class="line"><a name="l02473"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab627c62515c05c09f4b5fa7c84a21c82"> 2473</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM0_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5fea2f3bb8d8f0cd41e447df2ed885a"> 2474</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM0                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga935119f3d9cf8d4bdae2076e55f0cbb1"> 2475</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM0_DIS               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS.  PWM0 interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c48d6b17470f8a5484a6c654ef03b0f"> 2476</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWM0_EN                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. PWM0 interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">/* FEEAEN2[PWMTRIP] - PWMTRIP interrupt abort enable bit */</span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd7680b8cbc438380725b0f32f73e2f5"> 2479</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWMTRIP_BBA            (*(volatile unsigned long *) 0x42051018)</span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad63f4f8a3a2bded7d67f19d3642859c3"> 2480</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWMTRIP_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga230fb541cc7495c758525bab3851d9a6"> 2481</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWMTRIP                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1daf45fe96739fcee8660431f53320d5"> 2482</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWMTRIP_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. PWMTRIP interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa439957ec02777635b15d5b9656849f7"> 2483</a></span>&#160;<span class="preprocessor">#define FEEAEN2_PWMTRIP_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. PWMTRIP interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="comment">/* FEEAEN2[DMASPI0RX] - SPI0RX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa010ceef0b50d226ac2a13016368ce91"> 2486</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0RX_BBA          (*(volatile unsigned long *) 0x42051014)</span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadda9db2bc9f360a0bc2da65e7416128f"> 2487</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0RX_MSK          (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac08b97b346108515a9e724f666394ad7"> 2488</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0RX              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88d1d30fde08b5b133258d241ac6b8ea"> 2489</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0RX_DIS          (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. SPI0RX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94aec1f6e4439f988eebd4747b5af400"> 2490</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0RX_EN           (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. SPI0RX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="comment">/* FEEAEN2[DMASPI0TX] - SPI0TX DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6313c88fe904a0794e087e510cb51141"> 2493</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0TX_BBA          (*(volatile unsigned long *) 0x42051010)</span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2eab64a8e5d1193260c70ae4b28e55f4"> 2494</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0TX_MSK          (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e249a123a313f8c2718ed003c96ec84"> 2495</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0TX              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7eb90418979f20784c278b5cb16c511"> 2496</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0TX_DIS          (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. SPI0TX DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41ec6099fb81cfd48c423fefba2c6321"> 2497</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMASPI0TX_EN           (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. SPI0TX DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">/* FEEAEN2[DMAADC] - ADC DMA interrupt abort enable bit */</span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga720528d93e043b3cfd3b75386c46d0d1"> 2500</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMAADC_BBA             (*(volatile unsigned long *) 0x4205100C)</span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c54589a77757cc999450f2af9952605"> 2501</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMAADC_MSK             (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae124a535b6be5b831d78e5419ffee691"> 2502</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMAADC                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e22de9994b171ebb63c928564772b26"> 2503</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMAADC_DIS             (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. ADC DMA interrupt abort disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fc16e818cb48cee6b4bafe1402f64a3"> 2504</a></span>&#160;<span class="preprocessor">#define FEEAEN2_DMAADC_EN              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. ADC DMA interrupt abort enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">// -----                                        GPIO0                                        -----</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html"> 2515</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a1d79c317416774bb568e950fce414e7c"> 2516</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__GPIO__TypeDef.html#a1d79c317416774bb568e950fce414e7c">GPCON</a>;                     </div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a2cfcca4d01bc5d5bcb8853792710b2a5"> 2517</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__GPIO__TypeDef.html#a2cfcca4d01bc5d5bcb8853792710b2a5">RESERVED0</a>;</div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ad0b88146147882d71ba91df19e7232ac"> 2518</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#ad0b88146147882d71ba91df19e7232ac">GPOEN</a>;                     </div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ad8c6ef7d34408db13da5368c4defc54d"> 2519</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[3];</div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#aab4f46898f44062f585cfbde30568137"> 2520</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#aab4f46898f44062f585cfbde30568137">GPPUL</a>;                     </div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#afbe124275eaab5d00705c8ccbfc59b45"> 2521</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED2[3];</div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ac103f68ad7cb39309f31893b750d1f92"> 2522</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#ac103f68ad7cb39309f31893b750d1f92">GPOCE</a>;                     </div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a31ceaf79e9bc02a89e8cad737f15fb8e"> 2523</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED3[7];</div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#aa45f45a7d66de13ed0f6530aebe4bae4"> 2524</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#aa45f45a7d66de13ed0f6530aebe4bae4">GPIN</a>;                      </div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ae1ac183e92c1bbf7946440131058afb0"> 2525</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED4[3];</div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a457917cfb4ede5a54b2db3a4d8def0f3"> 2526</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#a457917cfb4ede5a54b2db3a4d8def0f3">GPOUT</a>;                     </div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ad53a9bcd66ceb7ebf1cb8e961365a684"> 2527</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED5[3];</div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a3ba73a71dc0aa3ff85ecdcb4186dfa72"> 2528</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#a3ba73a71dc0aa3ff85ecdcb4186dfa72">GPSET</a>;                     </div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a5acb7a3512959d24e9e4717a3d410d88"> 2529</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED6[3];</div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a0a3f3f582a79d22cdbf4f999a6dc83ff"> 2530</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#a0a3f3f582a79d22cdbf4f999a6dc83ff">GPCLR</a>;                     </div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#a5077fda8450b6dffe52ae740f1f3b8a8"> 2531</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED7[3];</div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="structADI__GPIO__TypeDef.html#ad20a7fd90d71c30736004e1b78ccff4b"> 2532</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIO__TypeDef.html#ad20a7fd90d71c30736004e1b78ccff4b">GPTGL</a>;                     </div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;} <a class="code" href="structADI__GPIO__TypeDef.html">ADI_GPIO_TypeDef</a>;</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define          GP0CON                                     (*(volatile unsigned short int *) 0x40006000)</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define          GP0OEN                                     (*(volatile unsigned char      *) 0x40006004)</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define          GP0PUL                                     (*(volatile unsigned char      *) 0x40006008)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define          GP0OCE                                     (*(volatile unsigned char      *) 0x4000600C)</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define          GP0IN                                      (*(volatile unsigned char      *) 0x40006014)</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define          GP0OUT                                     (*(volatile unsigned char      *) 0x40006018)</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">#define          GP0SET                                     (*(volatile unsigned char      *) 0x4000601C)</span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define          GP0CLR                                     (*(volatile unsigned char      *) 0x40006020)</span></div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define          GP0TGL                                     (*(volatile unsigned char      *) 0x40006024)</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* Reset Value for GP0CON*/</span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b75294551692624e52f7460f9282016"> 2547</a></span>&#160;<span class="preprocessor">#define GP0CON_RVAL                    0x0</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">/* GP0CON[CON7] - Configuration bits for Px.7 (not available for port 1). */</span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9000a67bf7ef78797c6c2ece2592a03b"> 2550</a></span>&#160;<span class="preprocessor">#define GP0CON_CON7_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ffcb1fc2b95c09a9cb676e8ebe39059"> 2551</a></span>&#160;<span class="preprocessor">#define GP0CON_CON7_GPIOIRQ3           (0x0   &lt;&lt; 14 ) </span><span class="comment">/* GPIOIRQ3. GPIO/IRQ3.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab759eb3b54e6256396213e8b7239713e"> 2552</a></span>&#160;<span class="preprocessor">#define GP0CON_CON7_SPI1CS4            (0x1   &lt;&lt; 14 ) </span><span class="comment">/* SPI1CS4. SPI1 CS4 (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a00e56295da2d9c59e503bcd7cb4ce9"> 2553</a></span>&#160;<span class="preprocessor">#define GP0CON_CON7_UARTCTS            (0x2   &lt;&lt; 14 ) </span><span class="comment">/* UARTCTS. UART CTS.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">/* GP0CON[CON6] - Configuration bits for Px.6 (not available for port 1). */</span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga392a137308437cf8a95d4fec6168c113"> 2556</a></span>&#160;<span class="preprocessor">#define GP0CON_CON6_MSK                (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a4045f2f7c20b2ad19eb3c85d91a65e"> 2557</a></span>&#160;<span class="preprocessor">#define GP0CON_CON6_GPIOIRQ2           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* GPIOIRQ2. GPIO/IRQ2.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31500c5b5288f501e497464cde8d55f6"> 2558</a></span>&#160;<span class="preprocessor">#define GP0CON_CON6_SPI1CS3            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* SPI1CS3. SPI1 CS3 (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06b5c8055f47c8cfa391f50a11a69f5f"> 2559</a></span>&#160;<span class="preprocessor">#define GP0CON_CON6_UARTRTS            (0x2   &lt;&lt; 12 ) </span><span class="comment">/* UARTRTS. UART RTS.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga334eaf6b06684dcae88557d4790fc906"> 2560</a></span>&#160;<span class="preprocessor">#define GP0CON_CON6_PWM0               (0x3   &lt;&lt; 12 ) </span><span class="comment">/* PWM0. PWM0.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="comment">/* GP0CON[CON5] - Configuration bits for Px.5. */</span></div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5005edcb211651f2e235069c35fa6d7"> 2563</a></span>&#160;<span class="preprocessor">#define GP0CON_CON5_MSK                (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14b49f750271aed119825c62e3439964"> 2564</a></span>&#160;<span class="preprocessor">#define GP0CON_CON5_GPIO               (0x0   &lt;&lt; 10 ) </span><span class="comment">/* GPIO. GPIO.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6fd007cab020eb1fee22d78980be7da"> 2565</a></span>&#160;<span class="preprocessor">#define GP0CON_CON5_SPI1CS2            (0x1   &lt;&lt; 10 ) </span><span class="comment">/* SPI1CS2. SPI1 CS2 (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa362822320de6c361c28a955cd4cc00a"> 2566</a></span>&#160;<span class="preprocessor">#define GP0CON_CON5_ECLKIN             (0x2   &lt;&lt; 10 ) </span><span class="comment">/* ECLKIN. ECLKIN.          */</span><span class="preprocessor"></span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="comment">/* GP0CON[CON4] - Configuration bits for Px.4. */</span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3984d143b884bab2360090178bfb13df"> 2569</a></span>&#160;<span class="preprocessor">#define GP0CON_CON4_MSK                (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9066591bf6702986c470261375fdd0f"> 2570</a></span>&#160;<span class="preprocessor">#define GP0CON_CON4_GPIO               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* GPIO. GPIO               */</span><span class="preprocessor"></span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf000ba63ba61a5793610109b64f4cc0e"> 2571</a></span>&#160;<span class="preprocessor">#define GP0CON_CON4_SPI1CS1            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* SPI1CS1. SPI1 CS1 (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56f688a042ca73b1267126ae2f2fc41a"> 2572</a></span>&#160;<span class="preprocessor">#define GP0CON_CON4_ECLKOUT            (0x2   &lt;&lt; 8  ) </span><span class="comment">/* ECLKOUT. ECLK OUT.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="comment">/* GP0CON[CON3] - Configuration bits for Px.3. */</span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01230308fb25329e678c6e468cc45d38"> 2575</a></span>&#160;<span class="preprocessor">#define GP0CON_CON3_MSK                (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa40f4daaa2081ea0f2b8f40d4c097134"> 2576</a></span>&#160;<span class="preprocessor">#define GP0CON_CON3_GPIOIRQ1           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* GPIOIRQ1. GPIO/IRQ1.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga159a5ca546d64e4b98647a31f547dcaf"> 2577</a></span>&#160;<span class="preprocessor">#define GP0CON_CON3_SPI1CS0            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SPI1CS0. SPI1 CS0  (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01d878626dbed60248b0a0b1f1c0d7a5"> 2578</a></span>&#160;<span class="preprocessor">#define GP0CON_CON3_ADCCONVST          (0x2   &lt;&lt; 6  ) </span><span class="comment">/* ADCCONVST. ADCCONVST.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90e4e1e3a908b525f99101e0991eae0c"> 2579</a></span>&#160;<span class="preprocessor">#define GP0CON_CON3_PWM1               (0x3   &lt;&lt; 6  ) </span><span class="comment">/* PWM1. PWM1.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="comment">/* GP0CON[CON2] - Configuration bits for Px.2. */</span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4b5dd529a97768011ff7617702ec216"> 2582</a></span>&#160;<span class="preprocessor">#define GP0CON_CON2_MSK                (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a7839e03d5cf56310ba0c707bd75ec7"> 2583</a></span>&#160;<span class="preprocessor">#define GP0CON_CON2_GPIO               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* GPIO. GPIO               */</span><span class="preprocessor"></span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f8cec6b6329f7165cb1ab01b0d6dd65"> 2584</a></span>&#160;<span class="preprocessor">#define GP0CON_CON2_SPI1MOSI           (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SPI1MOSI. SPI MOSI (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59548597b14d2d6a4cd8f1316239043c"> 2585</a></span>&#160;<span class="preprocessor">#define GP0CON_CON2_PWM0               (0x3   &lt;&lt; 4  ) </span><span class="comment">/* PWM0. PWM0               */</span><span class="preprocessor"></span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="comment">/* GP0CON[CON1] - Configuration bits for Px.1. */</span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5b93f5f2b8e61f78d69cdaaf2e29c13"> 2588</a></span>&#160;<span class="preprocessor">#define GP0CON_CON1_MSK                (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga490b20ce3af4072dc379e37cc1b4317e"> 2589</a></span>&#160;<span class="preprocessor">#define GP0CON_CON1_GPIO               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* GPIO. GPIO.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga722aa50542a10aacfad2c337abc825ff"> 2590</a></span>&#160;<span class="preprocessor">#define GP0CON_CON1_SPI1SCLK           (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SPI1SCLK. SPI SCLK (SPI1). */</span><span class="preprocessor"></span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">/* GP0CON[CON0] - Configuration bits for Px.0. */</span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13fee5785f15d5e30f5883e74dbc43db"> 2593</a></span>&#160;<span class="preprocessor">#define GP0CON_CON0_MSK                (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03a89a0661b054ca469e141dc6bad845"> 2594</a></span>&#160;<span class="preprocessor">#define GP0CON_CON0_GPIO               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* GPIO. GPIO               */</span><span class="preprocessor"></span></div><div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74b0ec1441bbacc3342949af1eb15b62"> 2595</a></span>&#160;<span class="preprocessor">#define GP0CON_CON0_SPI1MISO           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SPI1MISO. SPI MISO (SPI1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">/* Reset Value for GP0OEN*/</span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab985b356890a261b92efe218fef98492"> 2598</a></span>&#160;<span class="preprocessor">#define GP0OEN_RVAL                    0x0</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="comment">/* GP0OEN[OEN7] - Port pin direction. */</span></div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38ec76ca6309e1f732a0c861596cab67"> 2601</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN7_BBA                (*(volatile unsigned long *) 0x420C009C)</span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59bccaba0b3e5260365f99e012a5de03"> 2602</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29e43be8397e5169ac93e87203c867ac"> 2603</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa946a8eeb9a4949395eedbbb38900d6f"> 2604</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN7_IN                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6b271f1f4bf6764ef5630ecd765ded9"> 2605</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN7_OUT                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="comment">/* GP0OEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc9b089055b7a2305a1d82b0723dc1e9"> 2608</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN6_BBA                (*(volatile unsigned long *) 0x420C0098)</span></div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c3276f8165da9d0cc04763fae5d18af"> 2609</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24df6c1019a28c57f6269ff35144d329"> 2610</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61266fbaa678f4a47563770cac5b0e82"> 2611</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN6_IN                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9967fb5df2f4cdf116321d9edb3866e"> 2612</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN6_OUT                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="comment">/* GP0OEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad79cf9c76bef54efe609851c9a4305cf"> 2615</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN5_BBA                (*(volatile unsigned long *) 0x420C0094)</span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga249e14934a0560307271e546e509e0a6"> 2616</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ecfc1bd50b425ec3551f3bf92e6ed92"> 2617</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1da8e4b82312c1917e6480f19540babc"> 2618</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN5_IN                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0e0030a2c1f0c701e6f4c9bc7c00953"> 2619</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN5_OUT                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">/* GP0OEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e71826d72dd223cdf338bc1e3d06a6b"> 2622</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN4_BBA                (*(volatile unsigned long *) 0x420C0090)</span></div><div class="line"><a name="l02623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9e1110acd878609f962d69745e2845f"> 2623</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bfc6383bc6cd578aad83eb74e7d61c5"> 2624</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga377e52f566b7d53a40d55660825e245b"> 2625</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN4_IN                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5ba6a841f69f5dfb38df8c91c523d7f"> 2626</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN4_OUT                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">/* GP0OEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2984fbb9814aa5b440bfba1128df1a25"> 2629</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN3_BBA                (*(volatile unsigned long *) 0x420C008C)</span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga498cee7f206dff8b8860ff37df2349ac"> 2630</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64855426176e8803545ec071fcf58a7a"> 2631</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f395ef941cfb713df4b7f217e7bcd79"> 2632</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN3_IN                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbc4bb3fd08ef42c44d350c35e5dfa26"> 2633</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN3_OUT                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="comment">/* GP0OEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab61234bb63b4a4472d0df3241eaad316"> 2636</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN2_BBA                (*(volatile unsigned long *) 0x420C0088)</span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b7aeeba88995d1c35b8c09463527fee"> 2637</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71ca06e2c385f6a8957dcf23af08a7b2"> 2638</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8bd6fbe4ff8f7744482a44662619b96d"> 2639</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN2_IN                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93145c35567e019a70cec7b5d6a5fc02"> 2640</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN2_OUT                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="comment">/* GP0OEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga810db5ec722b0b21f9ecc12800652419"> 2643</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN1_BBA                (*(volatile unsigned long *) 0x420C0084)</span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dac07a2b001bf0f2409bd145f8d2f20"> 2644</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba5a7a01cd5439a15b2635fead6ecf16"> 2645</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02646"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cd66b97b45a8729ee3e184deec43a6e"> 2646</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN1_IN                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab073910b1c74f0ebf7c974d111156e11"> 2647</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN1_OUT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">/* GP0OEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae23f3b4052ea226bb737a6f12e8cb4ea"> 2650</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN0_BBA                (*(volatile unsigned long *) 0x420C0080)</span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85e6513f42a723a0da9da7688970596a"> 2651</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ff710b63f521f6cd2283f0455394f99"> 2652</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02653"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d3020cf3d214a6d7785e70ddc505ed6"> 2653</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN0_IN                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9253246e7b5c08127392a5065652ae0"> 2654</a></span>&#160;<span class="preprocessor">#define GP0OEN_OEN0_OUT                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin.. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="comment">/* Reset Value for GP0PUL*/</span></div><div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbfaa9b167ffdfba13ad872ffd55401e"> 2657</a></span>&#160;<span class="preprocessor">#define GP0PUL_RVAL                    0xFF</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="comment">/* GP0PUL[PUL7] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0624f42b0f21c29d8acdbf41fccce4d"> 2660</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL7_BBA                (*(volatile unsigned long *) 0x420C011C)</span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada4d992b60286449b88601f3ed25dec1"> 2661</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d9663f80e03384bd9b51a997efecb72"> 2662</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa145d6ee861a6d1523d376a2b1a01f9e"> 2663</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18a921a3740eaec969cda86e00ea9c97"> 2664</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">/* GP0PUL[PUL6] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf92e619d53107e2458f10f3f94a545f2"> 2667</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL6_BBA                (*(volatile unsigned long *) 0x420C0118)</span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa17c358a2bd0872458c6413c5e5f9c02"> 2668</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35ddb8bb69ed09a4b44b5e0f11ecb7a8"> 2669</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade450c64e3e9b3c23e13e6954bc9b423"> 2670</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e3a3fc124c3d32fcba74a3b0eff8765"> 2671</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">/* GP0PUL[PUL5] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa397b75d05474aeb43dd5f4c4dca9d6e"> 2674</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL5_BBA                (*(volatile unsigned long *) 0x420C0114)</span></div><div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f34ed1b42c2070caea4cf457aee6acd"> 2675</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0329256307340d2aab625a89b483a43"> 2676</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12b4ae63ef1e01d497cbd09c7fd5aa95"> 2677</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace81e7cf4d50e130dc27a295f0cd8e90"> 2678</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="comment">/* GP0PUL[PUL4] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaface66872445e6745ac35e7ed4f602dd"> 2681</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL4_BBA                (*(volatile unsigned long *) 0x420C0110)</span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7753051a6b84a1e0862ea78e163a1de6"> 2682</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70407cdbdaf16866b34bd43b60d10137"> 2683</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8242ca658383a1bf3c2ff823bdf460cd"> 2684</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8d8f341d3867626e754f78d0e53f023"> 2685</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment">/* GP0PUL[PUL3] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb59c56af1c87682c02bfbbd9bf3bbc1"> 2688</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL3_BBA                (*(volatile unsigned long *) 0x420C010C)</span></div><div class="line"><a name="l02689"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga490d4ace23fd475285103894e566d70f"> 2689</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8815a9c8f0be892572f5fcc02c103047"> 2690</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f651d78a52d4d31f599adbd93c0a4dd"> 2691</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3dde49fcba8adcc7a07aad160ec0a659"> 2692</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="comment">/* GP0PUL[PUL2] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf624b49c1000f25e735d895dfc60cf2e"> 2695</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL2_BBA                (*(volatile unsigned long *) 0x420C0108)</span></div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69743cf5e76aa3c7d4460d8cb63825a7"> 2696</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3671f7e919a110f12f173bcbeaa84f81"> 2697</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1196292a06f616bfda29ad66a496f2a8"> 2698</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06963ebc1e6127023324a20f804a30da"> 2699</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">/* GP0PUL[PUL1] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6dd270d0ae73736edb26ab2231356240"> 2702</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL1_BBA                (*(volatile unsigned long *) 0x420C0104)</span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad31abde935a76a2815fd32627b94e106"> 2703</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0669e3dc6f3b0d8f0a7084ffe81aaae"> 2704</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga169e2d1bf9ae77e0d047f0a3a6a295ac"> 2705</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8314be24dce33c47f1773cc1a18597f"> 2706</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/* GP0PUL[PUL0] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b84156bd8d5b518a52eb7a24d9d2615"> 2709</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL0_BBA                (*(volatile unsigned long *) 0x420C0100)</span></div><div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa0a1deab24b5763e77a8b4e44c6bc89"> 2710</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b5c9309bab286a118f08fd2b1179a67"> 2711</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98dad88478890bc7942c03aff1368caf"> 2712</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79a284b11737768e2e34f22d23abf456"> 2713</a></span>&#160;<span class="preprocessor">#define GP0PUL_PUL0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="comment">/* Reset Value for GP0OCE*/</span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad755e317e8692e58018f4ba8a77c7190"> 2716</a></span>&#160;<span class="preprocessor">#define GP0OCE_RVAL                    0x0</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="comment">/* GP0OCE[OCE7] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c04aee235374048a502c75f2829e1e1"> 2719</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE7_BBA                (*(volatile unsigned long *) 0x420C019C)</span></div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae882b921288230073cd2a531f9721aa3"> 2720</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad17ac22adc510b5750d29f247fb38c56"> 2721</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga701f05c4cb3c758b0e1ef9169d0bd468"> 2722</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga517368fb5abc9482367c9d69f961ea46"> 2723</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">/* GP0OCE[OCE6] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20a90874d079af3c7f888b707c358046"> 2726</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE6_BBA                (*(volatile unsigned long *) 0x420C0198)</span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadab683ecc1e9ae9a57ad6c4193c44d8a"> 2727</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2629df9c94220a47405288dce92d382c"> 2728</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3bc9908e272841984148459ceebf260"> 2729</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacfda7054c939ff0577492b37c72de7eb"> 2730</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">/* GP0OCE[OCE5] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18ab03fe52196cc4b6c2d6ffbb230b57"> 2733</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE5_BBA                (*(volatile unsigned long *) 0x420C0194)</span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06e383e9c3cfeec3ecc82fa396e5d9fd"> 2734</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae192ccecc5c6fcf138a9ca83c4125a6b"> 2735</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29b1d0ad614b852dd8c0f047a1879038"> 2736</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffa808993be1bb3d1ece09ccab337c71"> 2737</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">/* GP0OCE[OCE4] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8828d9dda3689c6f60b87c704d2aa56"> 2740</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE4_BBA                (*(volatile unsigned long *) 0x420C0190)</span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b5f0ed164bad4e543472f2fe2d4d7ae"> 2741</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3096495bc3218fa4e2c89efac2a856ca"> 2742</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7902df252d0d1aebb14ddd63d070020"> 2743</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30a4b7856987169d92647215b0cef543"> 2744</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="comment">/* GP0OCE[OCE3] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa50a78f8c7c6295d47e20d2cf41dfc38"> 2747</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE3_BBA                (*(volatile unsigned long *) 0x420C018C)</span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac487bd6609ca0c91980b954240d6cc34"> 2748</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf01c5427ce1b5ee8f941fdd093989d5"> 2749</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44ba42e556acdcdbcda76adc1cdcd21e"> 2750</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac726ec298dac42d11e65738c08472496"> 2751</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="comment">/* GP0OCE[OCE2] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c5d8a32543bf72b279fd2cef56bd4b4"> 2754</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE2_BBA                (*(volatile unsigned long *) 0x420C0188)</span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa900d32c875186e4e303b2997b51488a"> 2755</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9ce53dd8642c104a3367b251bbd6042"> 2756</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga504c3c76c19bc1b29e62aaa731aa0c33"> 2757</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa666b8293fc0e6b327cbba059ba65f4c"> 2758</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">/* GP0OCE[OCE1] - Output enable. Sets the GPIO pads oncorresponding port to open circuit mode. */</span></div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f56bb9fe1f2d3d75220b8a3c68adc0e"> 2761</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE1_BBA                (*(volatile unsigned long *) 0x420C0184)</span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81cc1bf0c43d5305c3d0ae7c29a6e5c1"> 2762</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga980ec58b5508757e2094da747a11dbc6"> 2763</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadafb280c9e443c3869c7c765ff8031f0"> 2764</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3d936d2fff02f9b56646b8315740ccd"> 2765</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">/* GP0OCE[OCE0] - Output enable. Sets the GPIO pads on corresponding port to open circuit mode. */</span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3d9e416ef509f04aa4b6e675e956b57"> 2768</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE0_BBA                (*(volatile unsigned long *) 0x420C0180)</span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d86c89fc0106cd8eddd73f838bd2304"> 2769</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84127bfc23c3a40590c91aa6b1ae7550"> 2770</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0fffd18b9641c6b3227d3a5365038ff"> 2771</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27e56013205eedbfdbcd52fb890a30e9"> 2772</a></span>&#160;<span class="preprocessor">#define GP0OCE_OCE0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="comment">/* Reset Value for GP0IN*/</span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf62b9d182ede1aa90025a0b8ef13851b"> 2775</a></span>&#160;<span class="preprocessor">#define GP0IN_RVAL                     0xFF</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">/* GP0IN[IN7] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f040e2bfee2ed3318c735fa95b1abf4"> 2778</a></span>&#160;<span class="preprocessor">#define GP0IN_IN7_BBA                  (*(volatile unsigned long *) 0x420C029C)</span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf6c4c1cc7bd3f18fdc3d8adfa152ce5"> 2779</a></span>&#160;<span class="preprocessor">#define GP0IN_IN7_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14cadb426e12f7d92b88a4df95e40bb9"> 2780</a></span>&#160;<span class="preprocessor">#define GP0IN_IN7                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77a66d1336d4fe7b9b96090ea070a4f7"> 2781</a></span>&#160;<span class="preprocessor">#define GP0IN_IN7_LOW                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga739dfedb6ea78522cbc483739bfe8953"> 2782</a></span>&#160;<span class="preprocessor">#define GP0IN_IN7_HIGH                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="comment">/* GP0IN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2e6625f9828e00851963e381a3ddb34"> 2785</a></span>&#160;<span class="preprocessor">#define GP0IN_IN6_BBA                  (*(volatile unsigned long *) 0x420C0298)</span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga096968b1e450b9a3407114935cf23614"> 2786</a></span>&#160;<span class="preprocessor">#define GP0IN_IN6_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa90768a7f9f7f03cf6bcf10675127d9d"> 2787</a></span>&#160;<span class="preprocessor">#define GP0IN_IN6                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26a049924f85f9281a9d51b33c2a9e9b"> 2788</a></span>&#160;<span class="preprocessor">#define GP0IN_IN6_LOW                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8c28fe3eddabfa1da16dbdfdb5d5569"> 2789</a></span>&#160;<span class="preprocessor">#define GP0IN_IN6_HIGH                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="comment">/* GP0IN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fd8c1b66b6c812dd297c3bec2c53ad9"> 2792</a></span>&#160;<span class="preprocessor">#define GP0IN_IN5_BBA                  (*(volatile unsigned long *) 0x420C0294)</span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60f9e4a2325a19d5181c03d32fd188fe"> 2793</a></span>&#160;<span class="preprocessor">#define GP0IN_IN5_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf67745b0701681fe62932923b3456adc"> 2794</a></span>&#160;<span class="preprocessor">#define GP0IN_IN5                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf641b23da5b3343d071dca760f070495"> 2795</a></span>&#160;<span class="preprocessor">#define GP0IN_IN5_LOW                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b56ab64d0802835866050508c83e56b"> 2796</a></span>&#160;<span class="preprocessor">#define GP0IN_IN5_HIGH                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/* GP0IN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7c9e4cd0cd979df30393a07a6fe7d72"> 2799</a></span>&#160;<span class="preprocessor">#define GP0IN_IN4_BBA                  (*(volatile unsigned long *) 0x420C0290)</span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16af53e861aacd59c4a6b4af3c17a778"> 2800</a></span>&#160;<span class="preprocessor">#define GP0IN_IN4_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d44a718b69a9ba282d36873b14cf775"> 2801</a></span>&#160;<span class="preprocessor">#define GP0IN_IN4                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fccb6932e70e9935e04a10a0c5cbb41"> 2802</a></span>&#160;<span class="preprocessor">#define GP0IN_IN4_LOW                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82be4bc177e04129d9e36e493bb9c0b7"> 2803</a></span>&#160;<span class="preprocessor">#define GP0IN_IN4_HIGH                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="comment">/* GP0IN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f8e4a9770c8d49febea550b3998fac8"> 2806</a></span>&#160;<span class="preprocessor">#define GP0IN_IN3_BBA                  (*(volatile unsigned long *) 0x420C028C)</span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f9006f2eeb0b2c6e036fbcabc8018fa"> 2807</a></span>&#160;<span class="preprocessor">#define GP0IN_IN3_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54a81e7e8d242df802748985cb599d55"> 2808</a></span>&#160;<span class="preprocessor">#define GP0IN_IN3                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac42bd266025e679150700a37f08e7a7"> 2809</a></span>&#160;<span class="preprocessor">#define GP0IN_IN3_LOW                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1897c84e0325279d3987be3675d9afc9"> 2810</a></span>&#160;<span class="preprocessor">#define GP0IN_IN3_HIGH                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="comment">/* GP0IN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e962e9639e4e4459812a57fc6915148"> 2813</a></span>&#160;<span class="preprocessor">#define GP0IN_IN2_BBA                  (*(volatile unsigned long *) 0x420C0288)</span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52827c9d31eefe672a048c7c7d80f562"> 2814</a></span>&#160;<span class="preprocessor">#define GP0IN_IN2_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a944f179e5aaeac902292352f83bab7"> 2815</a></span>&#160;<span class="preprocessor">#define GP0IN_IN2                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc93c76a6d40395d61e64c91374d36c2"> 2816</a></span>&#160;<span class="preprocessor">#define GP0IN_IN2_LOW                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6dccda0191e544e85a7520ba5951bc38"> 2817</a></span>&#160;<span class="preprocessor">#define GP0IN_IN2_HIGH                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="comment">/* GP0IN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa77b5191a30dae70e8ead4ac4aac2b63"> 2820</a></span>&#160;<span class="preprocessor">#define GP0IN_IN1_BBA                  (*(volatile unsigned long *) 0x420C0284)</span></div><div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga786c7e802623fb3c57760157f2030bd7"> 2821</a></span>&#160;<span class="preprocessor">#define GP0IN_IN1_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga341afa80ed3cddf9045a4253813d30b7"> 2822</a></span>&#160;<span class="preprocessor">#define GP0IN_IN1                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7d49805a00e9a5fb271eb002e135a1f"> 2823</a></span>&#160;<span class="preprocessor">#define GP0IN_IN1_LOW                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c3d0bba125e0a7893dc7dcf73719fe3"> 2824</a></span>&#160;<span class="preprocessor">#define GP0IN_IN1_HIGH                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">/* GP0IN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadea3273e2db84cbbcb4ace5296722ce2"> 2827</a></span>&#160;<span class="preprocessor">#define GP0IN_IN0_BBA                  (*(volatile unsigned long *) 0x420C0280)</span></div><div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ea1b4d32db0c997ba668a3f4248bb1e"> 2828</a></span>&#160;<span class="preprocessor">#define GP0IN_IN0_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa53c996fe5c0bc28187a4130e8a8ba65"> 2829</a></span>&#160;<span class="preprocessor">#define GP0IN_IN0                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2ca2a900420a4bfb335be21d4df47f0"> 2830</a></span>&#160;<span class="preprocessor">#define GP0IN_IN0_LOW                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25b55b5c930c72beb2da4b35ff01bc03"> 2831</a></span>&#160;<span class="preprocessor">#define GP0IN_IN0_HIGH                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">/* Reset Value for GP0OUT*/</span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fdecc553759f5943d1ba8c38f0d50d5"> 2834</a></span>&#160;<span class="preprocessor">#define GP0OUT_RVAL                    0x0</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">/* GP0OUT[OUT7] - Data out register. */</span></div><div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08d232b2250fc10eca1a182ba74e209d"> 2837</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT7_BBA                (*(volatile unsigned long *) 0x420C031C)</span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bd60cf56555a3dc4b531201293ee2ba"> 2838</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga807883ab82bc4ed2cb9d4f93fcd6f617"> 2839</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95a625b47ef530c8bf5156a689bd0936"> 2840</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT7_LOW                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20c9b1ab75217dff2f93e228df1e3eca"> 2841</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT7_HIGH               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="comment">/* GP0OUT[OUT6] - Data out register. */</span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac21f91f4860320f4bfced2f1eccf64fc"> 2844</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT6_BBA                (*(volatile unsigned long *) 0x420C0318)</span></div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcfdbe337c43b71bf802c2e13e2f9d6c"> 2845</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4abe08e799afaa2c538190f2fedeaa6a"> 2846</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46da8146ad494089c0e7d567ad7554d8"> 2847</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT6_LOW                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa308b9992ee4fc63712625499b4955ce"> 2848</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT6_HIGH               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="comment">/* GP0OUT[OUT5] - Data out register. */</span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8a44275657e78d888468539a4455338"> 2851</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT5_BBA                (*(volatile unsigned long *) 0x420C0314)</span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e64217b32e7cc00270a90e1a5f1fd85"> 2852</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade2134c71f873c4c04f7bb9253632332"> 2853</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2de5146be1027630f5875383880d63f"> 2854</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT5_LOW                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ce83f00f469006d091604b1878197b4"> 2855</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT5_HIGH               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="comment">/* GP0OUT[OUT4] - Data out register. */</span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49734a871f6be340d32b7ea218748fa9"> 2858</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT4_BBA                (*(volatile unsigned long *) 0x420C0310)</span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb8cd627080abe8f307a88945590638b"> 2859</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c53940ea7696c7b69b8b26eea5d17c4"> 2860</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9fb70f6646a8d3228dc7364ba6053d2"> 2861</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT4_LOW                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0a3c20a7cd9ab240cbf8909031a009e"> 2862</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT4_HIGH               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">/* GP0OUT[OUT3] - Data out register. */</span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15fc6e5a09f704b067a58fd9c79f0e04"> 2865</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT3_BBA                (*(volatile unsigned long *) 0x420C030C)</span></div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42e4a7b7b42ec58f559e039828a82b1b"> 2866</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02867"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0d8d902ab893fe3b754d7504ffb3b19"> 2867</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25b88d8613c36d47e818df95a16fc805"> 2868</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT3_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf422ec05cb7bb1d4da7e8ee5f8b88524"> 2869</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT3_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">/* GP0OUT[OUT2] - Data out register. */</span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55b4b0aa0eac2796d84d3f9d4e8be87a"> 2872</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT2_BBA                (*(volatile unsigned long *) 0x420C0308)</span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabe7f548b68f9d2a730b223f220d2c34"> 2873</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cb5f50671300b3dbc4ce4b46dba47ee"> 2874</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5c121d0fe25b14a59b8a58010d9f8c2"> 2875</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT2_LOW                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4ff9cbbc60512207bcaf2cbc63bf78d"> 2876</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT2_HIGH               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="comment">/* GP0OUT[OUT1] - Data out register. */</span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff9ae6d0e2b1151b619a860fcbd011b2"> 2879</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT1_BBA                (*(volatile unsigned long *) 0x420C0304)</span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9fa4c3817b8113de0131bcf796d9280"> 2880</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcfde90358e7bd0db4d8689b97182583"> 2881</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9966235ac3ceeefff46c848810a46bb8"> 2882</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT1_LOW                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6518cbdb3d097f6f37fffa8a8df17087"> 2883</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT1_HIGH               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="comment">/* GP0OUT[OUT0] - Data out register. */</span></div><div class="line"><a name="l02886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87e372842be340f5b754f5337b935a56"> 2886</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT0_BBA                (*(volatile unsigned long *) 0x420C0300)</span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad50a1e83abe040b8c2d6fe44198aa2a2"> 2887</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4121328df342608d7a6d6a96bbed1e4"> 2888</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba5ad820536fac7a64f5156d686ee426"> 2889</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT0_LOW                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab737f52f93c84762154268d36657d798"> 2890</a></span>&#160;<span class="preprocessor">#define GP0OUT_OUT0_HIGH               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/* Reset Value for GP0SET*/</span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42bce1e317f153dd17a0c1c5c09c3e06"> 2893</a></span>&#160;<span class="preprocessor">#define GP0SET_RVAL                    0x0</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/* GP0SET[SET7] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d80f86959a7524e92ff862d0d831f29"> 2896</a></span>&#160;<span class="preprocessor">#define GP0SET_SET7_BBA                (*(volatile unsigned long *) 0x420C039C)</span></div><div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7de6f035e412eb2c3f77d0c36b10dd48"> 2897</a></span>&#160;<span class="preprocessor">#define GP0SET_SET7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02898"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab23fad9fdf2534b5118e36d683cf5aa"> 2898</a></span>&#160;<span class="preprocessor">#define GP0SET_SET7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad44469d4ea633ea194a29e785bb2e3c9"> 2899</a></span>&#160;<span class="preprocessor">#define GP0SET_SET7_SET                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">/* GP0SET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa22e7c0bfe687b01bce2b7d1271f0bd7"> 2902</a></span>&#160;<span class="preprocessor">#define GP0SET_SET6_BBA                (*(volatile unsigned long *) 0x420C0398)</span></div><div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c0e06545e0ef9ac4f3548947c1c2ffb"> 2903</a></span>&#160;<span class="preprocessor">#define GP0SET_SET6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02904"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad295ac2572b24941b997dbddaffc235a"> 2904</a></span>&#160;<span class="preprocessor">#define GP0SET_SET6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa58130b8c70464ced91d3b87306a48bd"> 2905</a></span>&#160;<span class="preprocessor">#define GP0SET_SET6_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="comment">/* GP0SET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79edeee8afdc276882ebd7c2e3d008a5"> 2908</a></span>&#160;<span class="preprocessor">#define GP0SET_SET5_BBA                (*(volatile unsigned long *) 0x420C0394)</span></div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace612edee81df23fc643646239f4c606"> 2909</a></span>&#160;<span class="preprocessor">#define GP0SET_SET5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef7cd81add0b7fc43d114efb53dcc3be"> 2910</a></span>&#160;<span class="preprocessor">#define GP0SET_SET5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8af0d0884b897793a2af498bffa61945"> 2911</a></span>&#160;<span class="preprocessor">#define GP0SET_SET5_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="comment">/* GP0SET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37172cc20c38ba35c2cfb70e1f9d8926"> 2914</a></span>&#160;<span class="preprocessor">#define GP0SET_SET4_BBA                (*(volatile unsigned long *) 0x420C0390)</span></div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf91957f9fabce2655d47aaf7bb2e8b10"> 2915</a></span>&#160;<span class="preprocessor">#define GP0SET_SET4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b82ea260a751ff6a418c86fa5eda527"> 2916</a></span>&#160;<span class="preprocessor">#define GP0SET_SET4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf38d07835c72ac5d4b642ab410444df9"> 2917</a></span>&#160;<span class="preprocessor">#define GP0SET_SET4_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">/* GP0SET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac50051e28ba6e828edd98ada3c08314f"> 2920</a></span>&#160;<span class="preprocessor">#define GP0SET_SET3_BBA                (*(volatile unsigned long *) 0x420C038C)</span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafaeb06e280f30c9ea03f7b2cb9b830d5"> 2921</a></span>&#160;<span class="preprocessor">#define GP0SET_SET3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad93891e80f6a476096ba0074330aa5b9"> 2922</a></span>&#160;<span class="preprocessor">#define GP0SET_SET3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga170d2e8a00bf2939dea4df1fc4c66e17"> 2923</a></span>&#160;<span class="preprocessor">#define GP0SET_SET3_SET                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="comment">/* GP0SET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7eee773d7c6f88c1438969c296745c75"> 2926</a></span>&#160;<span class="preprocessor">#define GP0SET_SET2_BBA                (*(volatile unsigned long *) 0x420C0388)</span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga83a1ac969f123641fa2075b9f40d5956"> 2927</a></span>&#160;<span class="preprocessor">#define GP0SET_SET2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e894afc3a27cb04e1d590897366624d"> 2928</a></span>&#160;<span class="preprocessor">#define GP0SET_SET2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b4e1c0608c4b304b6296065542dba79"> 2929</a></span>&#160;<span class="preprocessor">#define GP0SET_SET2_SET                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">/* GP0SET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga541f69bc2744901440a2ce9b7f540a66"> 2932</a></span>&#160;<span class="preprocessor">#define GP0SET_SET1_BBA                (*(volatile unsigned long *) 0x420C0384)</span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga879275eea32d9967ad4569db890d5dbf"> 2933</a></span>&#160;<span class="preprocessor">#define GP0SET_SET1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf28b1b0064f84b0e586d750511e832e"> 2934</a></span>&#160;<span class="preprocessor">#define GP0SET_SET1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11721ee04e9e71cbe80d7186076ef96a"> 2935</a></span>&#160;<span class="preprocessor">#define GP0SET_SET1_SET                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="comment">/* GP0SET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga580eed8b6057bd78dd972fe47dc511b3"> 2938</a></span>&#160;<span class="preprocessor">#define GP0SET_SET0_BBA                (*(volatile unsigned long *) 0x420C0380)</span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab57af6b3592c5bbedea2282a1961b638"> 2939</a></span>&#160;<span class="preprocessor">#define GP0SET_SET0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08cc2da309b6c66c1fe089d8e6d89bdc"> 2940</a></span>&#160;<span class="preprocessor">#define GP0SET_SET0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f7e9b3daff303779ad3ca64280159e0"> 2941</a></span>&#160;<span class="preprocessor">#define GP0SET_SET0_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="comment">/* Reset Value for GP0CLR*/</span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac24b93862b400017c0ff67c9bbc69d41"> 2944</a></span>&#160;<span class="preprocessor">#define GP0CLR_RVAL                    0x0</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="comment">/* GP0CLR[CLR7] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb1dc0545286d5fc9cfa5978b302369f"> 2947</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR7_BBA                (*(volatile unsigned long *) 0x420C041C)</span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1398e185184e6c6cdcb5b2b3d72e7198"> 2948</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0717c071c7ddfa744b9e3c2fee8760aa"> 2949</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2fc9c5abc859be2019cce78a80d7bca"> 2950</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR7_CLR                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">/* GP0CLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b6a944e5df4290d4a9a3aca6e6b9ba7"> 2953</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR6_BBA                (*(volatile unsigned long *) 0x420C0418)</span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa90cf0816a2ce82d08f45fef60a83b5"> 2954</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19f8de1268084e837c49e3ef3afcadfa"> 2955</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l02956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6359665bd74c516e03988a174982c6d"> 2956</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR6_CLR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">/* GP0CLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b3d73d9916946fe1549705bf8884785"> 2959</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR5_BBA                (*(volatile unsigned long *) 0x420C0414)</span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga384806b50f9e132da18e183b35f1aebc"> 2960</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga087ded84be7d7fee05b5dcf5eb396d92"> 2961</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0030bc54c771b1efc8ab46fb660acca7"> 2962</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR5_CLR                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">/* GP0CLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab43c414c91ef3b367f7534a2f14c79f3"> 2965</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR4_BBA                (*(volatile unsigned long *) 0x420C0410)</span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08f45aa9181a7fcb7c8ca08a02eb22b1"> 2966</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bd08323c3077b4799e0d156c463aff7"> 2967</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a8de82baaad113db50b50c19ae65f07"> 2968</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR4_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="comment">/* GP0CLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80ad7750c6cfc3875d53252a7ad056ad"> 2971</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR3_BBA                (*(volatile unsigned long *) 0x420C040C)</span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c99af68cbd3f7e060c5eb4740911474"> 2972</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga977f8fc7807fc448ea67dea93307bfab"> 2973</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35745d80307bf40729dbe0b611a1f9b3"> 2974</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR3_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="comment">/* GP0CLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91370f29fa041763ca6fc418059cf22d"> 2977</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR2_BBA                (*(volatile unsigned long *) 0x420C0408)</span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga492eb86097bfcba29d40befd743bcb54"> 2978</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2354171ba749baa94de29f0b0253b82a"> 2979</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafecd35db40cffab70b7f2fedd0e4d6fa"> 2980</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR2_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="comment">/* GP0CLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga147e406e6538d002db33b71cb8c46f24"> 2983</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR1_BBA                (*(volatile unsigned long *) 0x420C0404)</span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22cd88eae8f483e2284cb4dd72cfe1d1"> 2984</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e69bc4aa4edd1229956728fe3fdb204"> 2985</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e5261ca0e62a3e0b11a89abdb44e211"> 2986</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR1_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">/* GP0CLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga357a0deb5a1cc09e37cbf1c84282c1c5"> 2989</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR0_BBA                (*(volatile unsigned long *) 0x420C0400)</span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf61300f90d3116b693ec808386b89a8e"> 2990</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59978ec567594d826bbd31578c7b0656"> 2991</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5d8e895937566d863752697a9ce2723"> 2992</a></span>&#160;<span class="preprocessor">#define GP0CLR_CLR0_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">/* Reset Value for GP0TGL*/</span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0addd639e1442c2e912499c504e9ac4"> 2995</a></span>&#160;<span class="preprocessor">#define GP0TGL_RVAL                    0x0</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">/* GP0TGL[TGL7] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30c4719640984e2aede0426134d2c4ee"> 2998</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL7_BBA                (*(volatile unsigned long *) 0x420C049C)</span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc3ee1980157af87349ddbda56400c19"> 2999</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac96e02e3c4b5d2da39637f5e8c67ba11"> 3000</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f70c05f3de8578da041c229c51cf05d"> 3001</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL7_TGL                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="comment">/* GP0TGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0912b39fd11f7e017b0a6e87242bc300"> 3004</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL6_BBA                (*(volatile unsigned long *) 0x420C0498)</span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30b920cd2f417475175d756efd19ab0b"> 3005</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbfc907364aded5837fdfe2a7a9e0825"> 3006</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebc2be4a04f569037b6943d31c46b8c0"> 3007</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL6_TGL                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="comment">/* GP0TGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa38ed86b9d53f49cff01a55c15aeb7d1"> 3010</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL5_BBA                (*(volatile unsigned long *) 0x420C0494)</span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd45316deb8fa8e272f47cffea5d4408"> 3011</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga055a98ce032eb0d5053c39aa544ed974"> 3012</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1cbe6c6f16189a99e9c714c22fe11dd"> 3013</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL5_TGL                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="comment">/* GP0TGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga863ef1fc6a23ad9679178ff81cb5f365"> 3016</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL4_BBA                (*(volatile unsigned long *) 0x420C0490)</span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70061a0e448f68d0b7c2aa9bdbd34198"> 3017</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef32f87bd64da11fddd7ec73398c653f"> 3018</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fda3acfd63fd81e82535ff47d85afb3"> 3019</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL4_TGL                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">/* GP0TGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf150f7bee2465a707b537777fd38fd4d"> 3022</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL3_BBA                (*(volatile unsigned long *) 0x420C048C)</span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1dcadeff44a5337ebc8dcef73a3b3a5"> 3023</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga648c3a1e1e6b0f568a918b58cf701560"> 3024</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03025"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37d4c9e60430ce855cb1a5c410b78e72"> 3025</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL3_TGL                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="comment">/* GP0TGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae97a93ac9c4686c9646384fe9da56521"> 3028</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL2_BBA                (*(volatile unsigned long *) 0x420C0488)</span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3e9739e3658c958e4a475d8096a9d74"> 3029</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90708d1ad1d44727699418186a870b9a"> 3030</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac689bcd8ca63a627c94881dc48c5073b"> 3031</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL2_TGL                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">/* GP0TGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d393485dcb766c6692fda367ede819b"> 3034</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL1_BBA                (*(volatile unsigned long *) 0x420C0484)</span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga357893cbd4b2bfe68e778cda1dd39d2e"> 3035</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8e2f45c77e81379ec6e5d26ab38fd57"> 3036</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5be3bafadae159fc326ad7c4784d046c"> 3037</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL1_TGL                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">/* GP0TGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99110cf9d553486f938a36ff1e3a6bb0"> 3040</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL0_BBA                (*(volatile unsigned long *) 0x420C0480)</span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98100c731380c8a818f0570cb85546cc"> 3041</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf2bb4829d9ccfd3b7e19a4c19cd76c9"> 3042</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2d8b97b65e629410726ea0862dc7529"> 3043</a></span>&#160;<span class="preprocessor">#define GP0TGL_TGL0_TGL                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define          GP1CON                                     (*(volatile unsigned short int *) 0x40006030)</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define          GP1OEN                                     (*(volatile unsigned char      *) 0x40006034)</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define          GP1PUL                                     (*(volatile unsigned char      *) 0x40006038)</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define          GP1OCE                                     (*(volatile unsigned char      *) 0x4000603C)</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define          GP1IN                                      (*(volatile unsigned char      *) 0x40006044)</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define          GP1OUT                                     (*(volatile unsigned char      *) 0x40006048)</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define          GP1SET                                     (*(volatile unsigned char      *) 0x4000604C)</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define          GP1CLR                                     (*(volatile unsigned char      *) 0x40006050)</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define          GP1TGL                                     (*(volatile unsigned char      *) 0x40006054)</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="comment">/* Reset Value for GP1CON*/</span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad88df3d5021b9d6d99af581f65ec5afa"> 3058</a></span>&#160;<span class="preprocessor">#define GP1CON_RVAL                    0x0</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">/* GP1CON[CON6] - Configuration bits for P1.6 */</span></div><div class="line"><a name="l03061"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cfd0c3ff3eef0b89c4b92788720e997"> 3061</a></span>&#160;<span class="preprocessor">#define GP1CON_CON6_MSK                (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f937b408c6f2ffc09391bccc9a237bf"> 3062</a></span>&#160;<span class="preprocessor">#define GP1CON_CON6_GPIO               (0x0   &lt;&lt; 12 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae78cae27192e7d6ef50eda79bd41003c"> 3063</a></span>&#160;<span class="preprocessor">#define GP1CON_CON6_ADCCONVST          (0x1   &lt;&lt; 12 ) </span><span class="comment">/* ADCCONVST                */</span><span class="preprocessor"></span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa236f3c04df73c7ae751de12a8e8d690"> 3064</a></span>&#160;<span class="preprocessor">#define GP1CON_CON6_PWMSYNC            (0x3   &lt;&lt; 12 ) </span><span class="comment">/* PWMSYNC                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">/* GP1CON[CON5] - Configuration bits for P1.5 */</span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8eae3aed3c5fb4f66e99070eca4d436"> 3067</a></span>&#160;<span class="preprocessor">#define GP1CON_CON5_MSK                (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8505dd078a5c1a17fee69785e5df5acd"> 3068</a></span>&#160;<span class="preprocessor">#define GP1CON_CON5_GPIOIRQ6           (0x0   &lt;&lt; 10 ) </span><span class="comment">/* GPIOIRQ6                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98baa5cb09a206209c751c6e14c91b84"> 3069</a></span>&#160;<span class="preprocessor">#define GP1CON_CON5_I2C0SDA            (0x1   &lt;&lt; 10 ) </span><span class="comment">/* I2C0SDA                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11659da5d2889e7f96bf2910aa9b8c2a"> 3070</a></span>&#160;<span class="preprocessor">#define GP1CON_CON5_PWM7               (0x2   &lt;&lt; 10 ) </span><span class="comment">/* PWM7                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="comment">/* GP1CON[CON4] - Configuration bits for P1.4 */</span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac649ce21204b6485ea91b98031cda2dc"> 3073</a></span>&#160;<span class="preprocessor">#define GP1CON_CON4_MSK                (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67ba8074d0400a38255c8914d6e2f4e5"> 3074</a></span>&#160;<span class="preprocessor">#define GP1CON_CON4_GPIOIRQ5           (0x0   &lt;&lt; 8  ) </span><span class="comment">/* GPIOIRQ5                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga143dfe3482e752e062064087479ee62d"> 3075</a></span>&#160;<span class="preprocessor">#define GP1CON_CON4_I2C0SCL            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* I2C0SCL                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7855daae8ebb86908ddd60ea2d449ce8"> 3076</a></span>&#160;<span class="preprocessor">#define GP1CON_CON4_PWM6               (0x2   &lt;&lt; 8  ) </span><span class="comment">/* PWM6                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="comment">/* GP1CON[CON3] - Configuration bits for P1.3 */</span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9e0452b46e60e7d69c8f84b060878cd"> 3079</a></span>&#160;<span class="preprocessor">#define GP1CON_CON3_MSK                (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebee408ec8c4af3b85107a091b740cd5"> 3080</a></span>&#160;<span class="preprocessor">#define GP1CON_CON3_GPIO               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52bbb67c4bf20b590f1f34a056b1871a"> 3081</a></span>&#160;<span class="preprocessor">#define GP1CON_CON3_PWM5               (0x3   &lt;&lt; 6  ) </span><span class="comment">/* PWM5                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="comment">/* GP1CON[CON2] - Configuration bits for P1.2 */</span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8af0bde553eed6e4b01736db3a63d63"> 3084</a></span>&#160;<span class="preprocessor">#define GP1CON_CON2_MSK                (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab6f171c584db2be903067b166abee53"> 3085</a></span>&#160;<span class="preprocessor">#define GP1CON_CON2_GPIO               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24d720d6a656451e5c4b91605b39bc90"> 3086</a></span>&#160;<span class="preprocessor">#define GP1CON_CON2_PWM4               (0x3   &lt;&lt; 4  ) </span><span class="comment">/* PWM4                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">/* GP1CON[CON1] - Configuration bits for P1.1 */</span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95c16204a481e641524b19f4e5c8337e"> 3089</a></span>&#160;<span class="preprocessor">#define GP1CON_CON1_MSK                (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50ffc19a379e5b52968ed991803855a1"> 3090</a></span>&#160;<span class="preprocessor">#define GP1CON_CON1_PORB               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* PORB                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1ab6fc43cf431ec03339b29d5779954"> 3091</a></span>&#160;<span class="preprocessor">#define GP1CON_CON1_GPIO               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89bcdcb84ca37515b45d9a4da4b963eb"> 3092</a></span>&#160;<span class="preprocessor">#define GP1CON_CON1_UART0TXD           (0x2   &lt;&lt; 2  ) </span><span class="comment">/* UART0TXD                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36e307f5037c438245d16413016f5cdd"> 3093</a></span>&#160;<span class="preprocessor">#define GP1CON_CON1_PWM3               (0x3   &lt;&lt; 2  ) </span><span class="comment">/* PWM3                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">/* GP1CON[CON0] - Configuration bits for P1.0 */</span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2752e369935c830eec8aed43f3b48624"> 3096</a></span>&#160;<span class="preprocessor">#define GP1CON_CON0_MSK                (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9f0a3b5f0114456db8ca727d274a5a1"> 3097</a></span>&#160;<span class="preprocessor">#define GP1CON_CON0_GPIOIRQ4           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* GPIOIRQ4                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33ba6f1ef9c74f6e1539c5e9570f48aa"> 3098</a></span>&#160;<span class="preprocessor">#define GP1CON_CON0_UART0RXD           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* UART0RXD                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacfc4ba31f1b6e3959d36691bf30c5d2a"> 3099</a></span>&#160;<span class="preprocessor">#define GP1CON_CON0_SPI1MOSI           (0x2   &lt;&lt; 0  ) </span><span class="comment">/* SPI1MOSI                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab521b95f465d407d37a772e417845c7e"> 3100</a></span>&#160;<span class="preprocessor">#define GP1CON_CON0_PWM2               (0x3   &lt;&lt; 0  ) </span><span class="comment">/* PWM2                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">/* Reset Value for GP1OEN*/</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef43b699ccc8afd11913a34d40b76a57"> 3103</a></span>&#160;<span class="preprocessor">#define GP1OEN_RVAL                    0x0</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="comment">/* GP1OEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0050825370688a043dbd20ef138eadb"> 3106</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN6_BBA                (*(volatile unsigned long *) 0x420C0698)</span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09e61bbf256828466a52e5d648108614"> 3107</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac55d848fc57af507f9106a8323db6f3b"> 3108</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b3766fe4e01176025aac71105cb8b02"> 3109</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN6_IN                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04b357b4e54ade95ca465b84d1110414"> 3110</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN6_OUT                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">/* GP1OEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab2de2d27a86a943d719d242a97f0a10"> 3113</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN5_BBA                (*(volatile unsigned long *) 0x420C0694)</span></div><div class="line"><a name="l03114"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ef88763935cba67db5803785463524b"> 3114</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7f552a16c542acf68112fc1ce2168d2"> 3115</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga133c684b47c84760507c2ab4531720e1"> 3116</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN5_IN                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabd87714843ca02a152ad2f4cfd5b6fe"> 3117</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN5_OUT                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">/* GP1OEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l03120"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf03af6b8a568214529f59361bdb453c"> 3120</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN4_BBA                (*(volatile unsigned long *) 0x420C0690)</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad86254c9a570ed13332771724535a035"> 3121</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga477053947feb2d3e828bb2b2fffe4d20"> 3122</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga110a08c4e0fd4a5efc6f5f83d2f4d7f9"> 3123</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN4_IN                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga752f2981687617346004b92d298606d5"> 3124</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN4_OUT                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="comment">/* GP1OEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab31bfd6c3cd4e972ed9f0d2b74a77a"> 3127</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN3_BBA                (*(volatile unsigned long *) 0x420C068C)</span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga268d41d81e8676e4d3949979d1849828"> 3128</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30663d246feeaa029fd180053036513a"> 3129</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4628222934838084b7edae60f0909f39"> 3130</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN3_IN                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70e0439f60e25a2a70e3dd661f693ec5"> 3131</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN3_OUT                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="comment">/* GP1OEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa004fd8dbbf85298492f42686932bdec"> 3134</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN2_BBA                (*(volatile unsigned long *) 0x420C0688)</span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12cd18a75d17f2e1d62ee39c5b77e21e"> 3135</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc8b5991e721be2f10e8be4268fe11a7"> 3136</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d2a00d12138d8ccbc3f0efeaf4b6757"> 3137</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN2_IN                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga893470e1d12a2e73055f9ff16570f64d"> 3138</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN2_OUT                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">/* GP1OEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6cc1f4f06ad39426bc0bdc1e9de5060"> 3141</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN1_BBA                (*(volatile unsigned long *) 0x420C0684)</span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ae31ed2dbf8f4ec318550bb117c9541"> 3142</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25fbe4edd2517fafacb8e5f299fd4c20"> 3143</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03144"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c7e709b16f51c727d831a92e021f951"> 3144</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN1_IN                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61e66b62861e0fe4795c455c8edde578"> 3145</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN1_OUT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="comment">/* GP1OEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab79463b520a47698081bfc75cbc15908"> 3148</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN0_BBA                (*(volatile unsigned long *) 0x420C0680)</span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedb9b7db769b9413d0f3ca705f5d9179"> 3149</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03150"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8604b409b41c7f566a164a0263d93fd3"> 3150</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74d0be96efb398ca7961f1dedf46a923"> 3151</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN0_IN                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2adc2c3d839fbfa5f8c3e4a2cc8028ef"> 3152</a></span>&#160;<span class="preprocessor">#define GP1OEN_OEN0_OUT                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin.. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="comment">/* Reset Value for GP1PUL*/</span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ac5fa93d4b85aa7916cd210849de605"> 3155</a></span>&#160;<span class="preprocessor">#define GP1PUL_RVAL                    0x7F</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">/* GP1PUL[PUL6] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc459db1bf606199a8b642fcd549517f"> 3158</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL6_BBA                (*(volatile unsigned long *) 0x420C0718)</span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f829eca275e38075997b9761e9c7cab"> 3159</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba493b8ccf17586076e8e1bff23f425a"> 3160</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8c4fbc80a4580f74bb376d39c0dcbef"> 3161</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03162"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf15b94b392a1ef51c60d1cbfcefb1e13"> 3162</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">/* GP1PUL[PUL5] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga02f41135b2dbb494e8dbce87e830ca94"> 3165</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL5_BBA                (*(volatile unsigned long *) 0x420C0714)</span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga43e1ccf4cc27d9c9d4a35d8abd4ab577"> 3166</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6d0921d7951d759b42d568c14823ce2"> 3167</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26ffc48981aeca352b756072d693469d"> 3168</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7c86c966fe2e94bb160191318512878"> 3169</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="comment">/* GP1PUL[PUL4] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c9d9e504a43914e751f845be657afb2"> 3172</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL4_BBA                (*(volatile unsigned long *) 0x420C0710)</span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f439b22f0b3cacebd9dfe956c11a3ae"> 3173</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcd8ad56c4f3bd7cb66eae315e3b93e7"> 3174</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d8c41a30321eaae00b2c23a2167576b"> 3175</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9dae75154b8580e6dc248fc339e77a52"> 3176</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="comment">/* GP1PUL[PUL3] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga556c6d382ca590d0dd91b0d01816eaca"> 3179</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL3_BBA                (*(volatile unsigned long *) 0x420C070C)</span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf274196453283aabd2998cb5e3db0b1"> 3180</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37764f0c0bc2740e07ab462720538010"> 3181</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadeaea810b72cb07618237192bb6868a6"> 3182</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9899c6822b5446d78ec0ef1fbcc23128"> 3183</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">/* GP1PUL[PUL2] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74deb6600667de12dd3366697fe83a6a"> 3186</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL2_BBA                (*(volatile unsigned long *) 0x420C0708)</span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8079cdb4b36b8305854c6e7565a6e506"> 3187</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0279596ab13143292359a0e3a634f932"> 3188</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6644d005fcfebe81bcb0f89abfeaeb63"> 3189</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31b768451d5a336caabe16be2a6b9975"> 3190</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">/* GP1PUL[PUL1] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ac9ae93b454063c7c09bcb15f7c2655"> 3193</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL1_BBA                (*(volatile unsigned long *) 0x420C0704)</span></div><div class="line"><a name="l03194"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5a07dd755de576a45a95276a15fd389"> 3194</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03195"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52279b956bb332fd2ae558920baf79c7"> 3195</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga101322c86182dcce8784ae42320bedfa"> 3196</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3bb281a20802d850631ddef21852c01c"> 3197</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="comment">/* GP1PUL[PUL0] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcd90bc4f0b2886eb8cd26ffcfb17268"> 3200</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL0_BBA                (*(volatile unsigned long *) 0x420C0700)</span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf457d174b7eda5677934d2b648e9fa0"> 3201</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd7bd9f367dcd2443480705ce94d5f2d"> 3202</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga972075dc0346646a4faa04063ae65bb0"> 3203</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5dc3eaae64f0a8549a94cb19f4ad2cc6"> 3204</a></span>&#160;<span class="preprocessor">#define GP1PUL_PUL0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="comment">/* Reset Value for GP1OCE*/</span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53f76ef58c11dd1bd926e23ba6a69be6"> 3207</a></span>&#160;<span class="preprocessor">#define GP1OCE_RVAL                    0x0</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">/* GP1OCE[OCE6] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5d91d1fbeb56061139afce61db560c5"> 3210</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE6_BBA                (*(volatile unsigned long *) 0x420C0798)</span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac03047eac4f3e296dd65f8d96edd270e"> 3211</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a058798098043930d5d8ae5384411a4"> 3212</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8237aca3854f543dcb66eb2011133d26"> 3213</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab10a7c6afa6ea9095e866774f40c720e"> 3214</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="comment">/* GP1OCE[OCE5] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e0743028804c56fc01d28169b4b59ea"> 3217</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE5_BBA                (*(volatile unsigned long *) 0x420C0794)</span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae78a2b1faf9d249ed57d9851238eceac"> 3218</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fd7dfe0c43a01ee2f688b83bb8901bf"> 3219</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cfad2cb8a40f5a1dbaac351aea07cde"> 3220</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac4e12c0b6d59d5802d5743ae6ae68ad"> 3221</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">/* GP1OCE[OCE4] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37c9a4c7b2e1c99c9a9f53a1b97b6142"> 3224</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE4_BBA                (*(volatile unsigned long *) 0x420C0790)</span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fdd9186e70970342d5476f06793b0ca"> 3225</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa518535062a2148758f3bce321f1337f"> 3226</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5ea67942b96825e2e8493f16025d472"> 3227</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga348dcb1c9120c545081b9750c8004971"> 3228</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="comment">/* GP1OCE[OCE3] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae140524bb0f1037b31c6e4651bf4765e"> 3231</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE3_BBA                (*(volatile unsigned long *) 0x420C078C)</span></div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42986413a9b9d91d59a78ce7eba9ff46"> 3232</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56f4b41a3a41fb17f5e1c0cf9c10318c"> 3233</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga124d26523eeaf82adbe1812cea921ede"> 3234</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cff12a0c867a0d73d50ec023c4c8503"> 3235</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="comment">/* GP1OCE[OCE2] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bc3f74c5a5bbe5c03c2ef0380cdf1d2"> 3238</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE2_BBA                (*(volatile unsigned long *) 0x420C0788)</span></div><div class="line"><a name="l03239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff026cc44396188022ac510dc3a142f5"> 3239</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4aa23e58363483f9601ac0fd5da65c5"> 3240</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e63bada47156de2aa81cd146430c058"> 3241</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad973af7c96ef68e1d649682dcdf3179b"> 3242</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="comment">/* GP1OCE[OCE1] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6365ac27ad8436c9d6893256f6e772c"> 3245</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE1_BBA                (*(volatile unsigned long *) 0x420C0784)</span></div><div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc68953b422ac5430aa301af9d52cfd5"> 3246</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9156ef7e52a4d6a2f794393c4448b89d"> 3247</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e42ef8484492d5804ead276980b38e3"> 3248</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf83649aaa2e83b16dd0662394296e4f"> 3249</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">/* GP1OCE[OCE0] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c5ab4db241a239e097b098d2a5af9c3"> 3252</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE0_BBA                (*(volatile unsigned long *) 0x420C0780)</span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddc3da5afbb6d9830e745497c179ddd9"> 3253</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ed46257a6e9dde5b0621b8eabddad12"> 3254</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70830201b07e4845e8f8249122689fa5"> 3255</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cf736a86f3bd3677c133324e3e5b3b2"> 3256</a></span>&#160;<span class="preprocessor">#define GP1OCE_OCE0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="comment">/* Reset Value for GP1IN*/</span></div><div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f57be331567f4f897e0a7dfb5c967c8"> 3259</a></span>&#160;<span class="preprocessor">#define GP1IN_RVAL                     0x7F</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/* GP1IN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b0252a604325afe72f3528948fba85e"> 3262</a></span>&#160;<span class="preprocessor">#define GP1IN_IN6_BBA                  (*(volatile unsigned long *) 0x420C0898)</span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga893b4f8dd639de8cabf83d80ae5e1bd8"> 3263</a></span>&#160;<span class="preprocessor">#define GP1IN_IN6_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03264"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa87579b2d6822b77075bfbd9adfc74ba"> 3264</a></span>&#160;<span class="preprocessor">#define GP1IN_IN6                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31529b46ec57d416909faf93f2fc6421"> 3265</a></span>&#160;<span class="preprocessor">#define GP1IN_IN6_LOW                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a16ce3682fb2a1c3be568e13458f709"> 3266</a></span>&#160;<span class="preprocessor">#define GP1IN_IN6_HIGH                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="comment">/* GP1IN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5287d871e9eb950d98aa99f7c9b4c2d3"> 3269</a></span>&#160;<span class="preprocessor">#define GP1IN_IN5_BBA                  (*(volatile unsigned long *) 0x420C0894)</span></div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1b07eb042c590fb10686708edda37b7"> 3270</a></span>&#160;<span class="preprocessor">#define GP1IN_IN5_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8d72c44b7b3fc56c9e90b17fb357372"> 3271</a></span>&#160;<span class="preprocessor">#define GP1IN_IN5                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c7a14499e5d1d7a75d54c6cf9b1cef0"> 3272</a></span>&#160;<span class="preprocessor">#define GP1IN_IN5_LOW                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57a489640af851331b956d4a4f010ecc"> 3273</a></span>&#160;<span class="preprocessor">#define GP1IN_IN5_HIGH                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="comment">/* GP1IN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5ca97c452bb797a847e923075ff5345"> 3276</a></span>&#160;<span class="preprocessor">#define GP1IN_IN4_BBA                  (*(volatile unsigned long *) 0x420C0890)</span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga708a8f573987c65e011642348fcfd851"> 3277</a></span>&#160;<span class="preprocessor">#define GP1IN_IN4_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacec5e251fb7e6d9754143cf3390c9350"> 3278</a></span>&#160;<span class="preprocessor">#define GP1IN_IN4                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9680e8d839b0f5255a95d0baaee3bbdf"> 3279</a></span>&#160;<span class="preprocessor">#define GP1IN_IN4_LOW                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac864c2aaadb054442f538141f1f76453"> 3280</a></span>&#160;<span class="preprocessor">#define GP1IN_IN4_HIGH                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">/* GP1IN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae30dfa905777c819be7305fba34e810a"> 3283</a></span>&#160;<span class="preprocessor">#define GP1IN_IN3_BBA                  (*(volatile unsigned long *) 0x420C088C)</span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9630577fb35da53bae92e3a4ab391550"> 3284</a></span>&#160;<span class="preprocessor">#define GP1IN_IN3_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeff30b605e893e2d32601e8438e5140a"> 3285</a></span>&#160;<span class="preprocessor">#define GP1IN_IN3                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga682cb8aa8c09d011cd64b6456a023a74"> 3286</a></span>&#160;<span class="preprocessor">#define GP1IN_IN3_LOW                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga488bbbcd15c584630d75bd9ee808230e"> 3287</a></span>&#160;<span class="preprocessor">#define GP1IN_IN3_HIGH                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="comment">/* GP1IN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5de369fbd8608639f14611b6a1821ab"> 3290</a></span>&#160;<span class="preprocessor">#define GP1IN_IN2_BBA                  (*(volatile unsigned long *) 0x420C0888)</span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47bf3844614f9b324cfd3906a9228308"> 3291</a></span>&#160;<span class="preprocessor">#define GP1IN_IN2_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga064aa19d677ce5ad85b93f022341689e"> 3292</a></span>&#160;<span class="preprocessor">#define GP1IN_IN2                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c3be73c6547d29c8f7288e14cb63576"> 3293</a></span>&#160;<span class="preprocessor">#define GP1IN_IN2_LOW                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cb4af675116684fd5452ec72b29429d"> 3294</a></span>&#160;<span class="preprocessor">#define GP1IN_IN2_HIGH                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">/* GP1IN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga703a5c1b759b68f4290e8fc64e9fe32d"> 3297</a></span>&#160;<span class="preprocessor">#define GP1IN_IN1_BBA                  (*(volatile unsigned long *) 0x420C0884)</span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf71b6a7c6e9ee0e1cc1cac05457ac499"> 3298</a></span>&#160;<span class="preprocessor">#define GP1IN_IN1_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2c3d7180068dcc243b7ee7fdff13b8f"> 3299</a></span>&#160;<span class="preprocessor">#define GP1IN_IN1                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa64550a77229c3c843cddfffaf6b5f26"> 3300</a></span>&#160;<span class="preprocessor">#define GP1IN_IN1_LOW                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d9118960fbe1f1d79cf2b57bc21fa2e"> 3301</a></span>&#160;<span class="preprocessor">#define GP1IN_IN1_HIGH                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="comment">/* GP1IN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc81600cc992a4f8e41e52f20394a04b"> 3304</a></span>&#160;<span class="preprocessor">#define GP1IN_IN0_BBA                  (*(volatile unsigned long *) 0x420C0880)</span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0fe384eb12aef0348c0e06e570e055d"> 3305</a></span>&#160;<span class="preprocessor">#define GP1IN_IN0_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea16d9192862d9657244ecd7810de0a1"> 3306</a></span>&#160;<span class="preprocessor">#define GP1IN_IN0                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31fbb4a5ef213a6d21cdbb492c691174"> 3307</a></span>&#160;<span class="preprocessor">#define GP1IN_IN0_LOW                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d6db003c8d72d047f46a555e9579a27"> 3308</a></span>&#160;<span class="preprocessor">#define GP1IN_IN0_HIGH                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="comment">/* Reset Value for GP1OUT*/</span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5d9e628ee41fba490cca86fc0b6f11b"> 3311</a></span>&#160;<span class="preprocessor">#define GP1OUT_RVAL                    0x0</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;</div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">/* GP1OUT[OUT6] - Output for port pin. */</span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69f1fd36d4f564edc9c164a24a21933b"> 3314</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT6_BBA                (*(volatile unsigned long *) 0x420C0918)</span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae335a292cd3e91e0e3e50e8411615b2b"> 3315</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace6445c4fd4f36e98372baf491d4c1ec"> 3316</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga692e20b0537ac1bea92603612d2ef61e"> 3317</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT6_LOW                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b575cb2b61762c8de4a8a82210c5d7e"> 3318</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT6_HIGH               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">/* GP1OUT[OUT5] - Output for port pin. */</span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabaf037b8b23d1d6af41967c26406b38b"> 3321</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT5_BBA                (*(volatile unsigned long *) 0x420C0914)</span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0305738354a1da46329df96bca707442"> 3322</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b71954640dcc2b5828d9507717270f1"> 3323</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb244f02d4284d3047de148c9aaefddc"> 3324</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT5_LOW                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac60032cbd25bd8ad345ab25c9fe1fc90"> 3325</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT5_HIGH               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;</div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="comment">/* GP1OUT[OUT4] - Output for port pin. */</span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga416dbdcb992c2869904ccd31fd0e6fc6"> 3328</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT4_BBA                (*(volatile unsigned long *) 0x420C0910)</span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bbd9adcd191b5cc1af04ed40eeec7ef"> 3329</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80a17fae8beb9d081099bca8131f5137"> 3330</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae44de2b00414df9fa17a5b5b8f2dec69"> 3331</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT4_LOW                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36839240cf0ff335c931ddc3bfcfbcc8"> 3332</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT4_HIGH               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="comment">/* GP1OUT[OUT3] - Output for port pin. */</span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fd28af5bae5a1c28bd63382c69730f7"> 3335</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT3_BBA                (*(volatile unsigned long *) 0x420C090C)</span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5d749e9d31e89e2fa17dafc6ad845a6"> 3336</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2baa353d35998ba78bcfa127b30f498c"> 3337</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e717ac04d5c21cd2daa9fde7cb14d7b"> 3338</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT3_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeadfd80e93dc251900f4b4b8a680e521"> 3339</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT3_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="comment">/* GP1OUT[OUT2] - Output for port pin. */</span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cdf4700f4e91b33a489fe3483a95f36"> 3342</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT2_BBA                (*(volatile unsigned long *) 0x420C0908)</span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6780a6e0ea2a29465483f2000d573219"> 3343</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga365dc019149566d261b6590208adaf42"> 3344</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9d259520d641e4f48f299941b196c55"> 3345</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT2_LOW                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89947cb4a53443b1870022f096a53a96"> 3346</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT2_HIGH               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="comment">/* GP1OUT[OUT1] - Output for port pin. */</span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd8cd4a062fd2284e999f6b585b771dd"> 3349</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT1_BBA                (*(volatile unsigned long *) 0x420C0904)</span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a7d5c884db2ca0fd1a3f9ec9cfe5f39"> 3350</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba26c82fb31bc7f828af198907469752"> 3351</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ba72a0c9288bb1ed4e2aed963ebdd10"> 3352</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT1_LOW                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7cf58caff9db5eb8f29f3576c72247f"> 3353</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT1_HIGH               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">/* GP1OUT[OUT0] - Output for port pin. */</span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad272d540bd1425c585f3c2933158d107"> 3356</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT0_BBA                (*(volatile unsigned long *) 0x420C0900)</span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91371209c6dca4604a4c1c926df62a18"> 3357</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacca797271ed0b863ec6f53c94522a839"> 3358</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fb5ebde8c95757941a119768d77a1f5"> 3359</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT0_LOW                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85f319de995de6258ee74dd07fcebf50"> 3360</a></span>&#160;<span class="preprocessor">#define GP1OUT_OUT0_HIGH               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">/* Reset Value for GP1SET*/</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee57ef256fc36d445ea6c288a2fc0e50"> 3363</a></span>&#160;<span class="preprocessor">#define GP1SET_RVAL                    0x0</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="comment">/* GP1SET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4be8d3539832f57c722bc3fc0108bd80"> 3366</a></span>&#160;<span class="preprocessor">#define GP1SET_SET6_BBA                (*(volatile unsigned long *) 0x420C0998)</span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ae468e9ef9dcc2b8ea004e21b2680fe"> 3367</a></span>&#160;<span class="preprocessor">#define GP1SET_SET6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4c792d1635e20778439771054bd195f"> 3368</a></span>&#160;<span class="preprocessor">#define GP1SET_SET6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0e3bf9dfeee7d178b7b241579abb721"> 3369</a></span>&#160;<span class="preprocessor">#define GP1SET_SET6_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;</div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="comment">/* GP1SET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga315bc41416e50fc216037f466e6810c9"> 3372</a></span>&#160;<span class="preprocessor">#define GP1SET_SET5_BBA                (*(volatile unsigned long *) 0x420C0994)</span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72deffd07ef00253a9f6c1efab07dd99"> 3373</a></span>&#160;<span class="preprocessor">#define GP1SET_SET5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga398ac68eecff2b51f4ed7563a1088363"> 3374</a></span>&#160;<span class="preprocessor">#define GP1SET_SET5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18ab20753bf34fcfe057b4011eaca8f4"> 3375</a></span>&#160;<span class="preprocessor">#define GP1SET_SET5_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="comment">/* GP1SET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeaffc8d43a7b9683dacd94fd6e408480"> 3378</a></span>&#160;<span class="preprocessor">#define GP1SET_SET4_BBA                (*(volatile unsigned long *) 0x420C0990)</span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6b99f39d796d8557a5a68b407b379c1"> 3379</a></span>&#160;<span class="preprocessor">#define GP1SET_SET4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68c35119c7474e0fab6e97f219739a75"> 3380</a></span>&#160;<span class="preprocessor">#define GP1SET_SET4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2231f411e50ef520eef151d266365312"> 3381</a></span>&#160;<span class="preprocessor">#define GP1SET_SET4_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;</div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="comment">/* GP1SET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6eac2c2d5fd52d82773db7b9ed0ec5bb"> 3384</a></span>&#160;<span class="preprocessor">#define GP1SET_SET3_BBA                (*(volatile unsigned long *) 0x420C098C)</span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga381cd97a093a6a04144e7282779b8288"> 3385</a></span>&#160;<span class="preprocessor">#define GP1SET_SET3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga772c192af11eb61b9f7bc34bddd66613"> 3386</a></span>&#160;<span class="preprocessor">#define GP1SET_SET3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa011a12d524269ae7bf51ee4859e8e2d"> 3387</a></span>&#160;<span class="preprocessor">#define GP1SET_SET3_SET                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="comment">/* GP1SET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga599692b57c790cf14e6b6acc55c6fe61"> 3390</a></span>&#160;<span class="preprocessor">#define GP1SET_SET2_BBA                (*(volatile unsigned long *) 0x420C0988)</span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cdf7a191af72aea8d3f70aa4e113535"> 3391</a></span>&#160;<span class="preprocessor">#define GP1SET_SET2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0cd7254f59364885a09685629e9eaa6"> 3392</a></span>&#160;<span class="preprocessor">#define GP1SET_SET2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6dc86a17512dceb8ae7a564aff4927d8"> 3393</a></span>&#160;<span class="preprocessor">#define GP1SET_SET2_SET                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;</div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="comment">/* GP1SET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadeee0c8224c92b57eb69d941ddf6ce50"> 3396</a></span>&#160;<span class="preprocessor">#define GP1SET_SET1_BBA                (*(volatile unsigned long *) 0x420C0984)</span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50ecaa33878a8977548f3db40a521874"> 3397</a></span>&#160;<span class="preprocessor">#define GP1SET_SET1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e908b5501f43af18b4c304bcd006cc6"> 3398</a></span>&#160;<span class="preprocessor">#define GP1SET_SET1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga159618002ad0228f6845f440bfe4fc08"> 3399</a></span>&#160;<span class="preprocessor">#define GP1SET_SET1_SET                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/* GP1SET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62e4b985bc443bb98e97a93d4ab9404d"> 3402</a></span>&#160;<span class="preprocessor">#define GP1SET_SET0_BBA                (*(volatile unsigned long *) 0x420C0980)</span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2fd5c822f2a81b424513c71c512b0eb"> 3403</a></span>&#160;<span class="preprocessor">#define GP1SET_SET0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa99bf9e0d55c8fe7665ebe7521b1afce"> 3404</a></span>&#160;<span class="preprocessor">#define GP1SET_SET0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03405"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae79c8f75ed08f433c5f7ac6fa65c6982"> 3405</a></span>&#160;<span class="preprocessor">#define GP1SET_SET0_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/* Reset Value for GP1CLR*/</span></div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f02718196de1c659b2261ccb52d9aca"> 3408</a></span>&#160;<span class="preprocessor">#define GP1CLR_RVAL                    0x0</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;</div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/* GP1CLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga095bc1ce4419a6958402da767e852425"> 3411</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR6_BBA                (*(volatile unsigned long *) 0x420C0A18)</span></div><div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b2056bcd14da2f709016af873dedc59"> 3412</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87b3f2ec2e19ad65837917239df6721a"> 3413</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a6c8936330e79c3aaab16f8139e393b"> 3414</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR6_CLR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;</div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">/* GP1CLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e4fdc37906f90e3cfab9bf47c6f7fbe"> 3417</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR5_BBA                (*(volatile unsigned long *) 0x420C0A14)</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6ef7ecd5b460a53c8914faba425a871"> 3418</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ac29a2dd73a6b948629c24839f6b502"> 3419</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf8ee0120eecf6790db07c4bf5ddc7f4"> 3420</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR5_CLR                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;</div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="comment">/* GP1CLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e25b56a7ff522485500546d839115a9"> 3423</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR4_BBA                (*(volatile unsigned long *) 0x420C0A10)</span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8bfd2cce96d7a2d4d44b7c6265b9a989"> 3424</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33d2b7c7d895e8a2c15c1827077fd6cc"> 3425</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97f2853442502bd899406e2147c8352b"> 3426</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR4_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="comment">/* GP1CLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12e091d59c5d54f6db1f3375ebe26ce2"> 3429</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR3_BBA                (*(volatile unsigned long *) 0x420C0A0C)</span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97f692dc659551e46ebd07b89c9046de"> 3430</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad15631abb2b45bc9ca484b342b29e1d2"> 3431</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga517854f8233155aa70dc121e9c4830ff"> 3432</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR3_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">/* GP1CLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2b6c3d71159469fc76489569b23f421"> 3435</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR2_BBA                (*(volatile unsigned long *) 0x420C0A08)</span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30a1e87b7e5201921d182d542f62d7c9"> 3436</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a3604202a5fdbcd74e2b2e5d52d7ed8"> 3437</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4228a428df508bc32b375966037b8e23"> 3438</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR2_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;</div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment">/* GP1CLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d069d8a354520bb3960558813b27a3d"> 3441</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR1_BBA                (*(volatile unsigned long *) 0x420C0A04)</span></div><div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b5129884c6003608bd0ce22c958dacf"> 3442</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bdf3151bb9e5fdf181e50f93074a4c2"> 3443</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b842b1908d07b902eec22ff8f5e6e2a"> 3444</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR1_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">/* GP1CLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf07192a484fc13cd359312740c1b8b6a"> 3447</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR0_BBA                (*(volatile unsigned long *) 0x420C0A00)</span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa48d86e58ffb9526f990bee706e9be2d"> 3448</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c899ee8ed28a31aeb6e6fcdcf3878df"> 3449</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c2df3fad0132ac6fc4cdc973e59ba53"> 3450</a></span>&#160;<span class="preprocessor">#define GP1CLR_CLR0_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">/* Reset Value for GP1TGL*/</span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga724e20bc566eb7b4af51197af4a0f2b3"> 3453</a></span>&#160;<span class="preprocessor">#define GP1TGL_RVAL                    0x0</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;</div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">/* GP1TGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7efae038376511888b914e77559cde97"> 3456</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL6_BBA                (*(volatile unsigned long *) 0x420C0A98)</span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2870afa7857f8922d6e168873778ccc9"> 3457</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga229e900b982913ab78785d5cf1e45e21"> 3458</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26c6ca99ac2f8a2cc235847c31f3375c"> 3459</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL6_TGL                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">/* GP1TGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16d05a1015798a6ac4e560596998b136"> 3462</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL5_BBA                (*(volatile unsigned long *) 0x420C0A94)</span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ff589705e1f62fe5d1c75d22c89074e"> 3463</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa39183f188bd3687895171a67c91438e"> 3464</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace3db2ea6f023068222a324168d14241"> 3465</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL5_TGL                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;</div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="comment">/* GP1TGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefc5a203afbb56db1406004c4ebd9113"> 3468</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL4_BBA                (*(volatile unsigned long *) 0x420C0A90)</span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1ceb5ff7d1c64a4e96fd1705ba57760"> 3469</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85a89be5c985c36e13112b5cfeddfca3"> 3470</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54d2e95720cbb05a3cf99d6821074eb6"> 3471</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL4_TGL                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="comment">/* GP1TGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44a1254b87ae5948c2e65a50a91ae572"> 3474</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL3_BBA                (*(volatile unsigned long *) 0x420C0A8C)</span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6bc2ab131064beba8915fd2bcba2197"> 3475</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72205fae38483aaa94c4d840b2c45602"> 3476</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80a5beca534018bc37de2ab3db8bd3df"> 3477</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL3_TGL                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;</div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="comment">/* GP1TGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7eb139530a55161a2f15fc35b8564b61"> 3480</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL2_BBA                (*(volatile unsigned long *) 0x420C0A88)</span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga658335e68a5fed63ff067d249051c1ea"> 3481</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49b13e236f530a0e9e06b3be01f677c4"> 3482</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42a81473d19f774b3ac5ef4b180c9a54"> 3483</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL2_TGL                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;</div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="comment">/* GP1TGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d31faabc1b99dc3a4af1748f25f687c"> 3486</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL1_BBA                (*(volatile unsigned long *) 0x420C0A84)</span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga678a8cf8509e14f100e98c2f41df3297"> 3487</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac88a243319037aba49526e8a82e75b3f"> 3488</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a84be7af16567f93fcae38f3d0fe56e"> 3489</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL1_TGL                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;</div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">/* GP1TGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b8ebf7da44473ba6686ca182906dc79"> 3492</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL0_BBA                (*(volatile unsigned long *) 0x420C0A80)</span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7480d789b492ffb770fa36e62c75f6cc"> 3493</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92b99fda330ed3bbc29a99f6d179a2e3"> 3494</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6e69839b54701dbcc254ba0b9de26fa"> 3495</a></span>&#160;<span class="preprocessor">#define GP1TGL_TGL0_TGL                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define          GP2CON                                     (*(volatile unsigned short int *) 0x40006060)</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define          GP2OEN                                     (*(volatile unsigned char      *) 0x40006064)</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define          GP2PUL                                     (*(volatile unsigned char      *) 0x40006068)</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define          GP2OCE                                     (*(volatile unsigned char      *) 0x4000606C)</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define          GP2IN                                      (*(volatile unsigned char      *) 0x40006074)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define          GP2OUT                                     (*(volatile unsigned char      *) 0x40006078)</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define          GP2SET                                     (*(volatile unsigned char      *) 0x4000607C)</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define          GP2CLR                                     (*(volatile unsigned char      *) 0x40006080)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define          GP2TGL                                     (*(volatile unsigned char      *) 0x40006084)</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="comment">/* Reset Value for GP2CON*/</span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf271b45fc4c4b8a2d6f172f811aabf2f"> 3510</a></span>&#160;<span class="preprocessor">#define GP2CON_RVAL                    0x0</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="comment">/* GP2CON[CON7] - Configuration bits for P2.7 */</span></div><div class="line"><a name="l03513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75fbdab9f88e00de01385340c042cc1f"> 3513</a></span>&#160;<span class="preprocessor">#define GP2CON_CON7_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga069a06e6ef525bf50051fc78eb035913"> 3514</a></span>&#160;<span class="preprocessor">#define GP2CON_CON7_GPIOIRQ7           (0x0   &lt;&lt; 14 ) </span><span class="comment">/* GPIOIRQ7                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">/* GP2CON[CON6] - Configuration bits for P2.6 */</span></div><div class="line"><a name="l03517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac49a02ad9ea934ebbf8f77711695d717"> 3517</a></span>&#160;<span class="preprocessor">#define GP2CON_CON6_MSK                (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac42ede0f3eca91cedb620509044b9e34"> 3518</a></span>&#160;<span class="preprocessor">#define GP2CON_CON6_GPIO               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;</div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="comment">/* GP2CON[CON5] - Configuration bits for P2.5 */</span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7fc4013fc92fc7b2034431f17cd39c3"> 3521</a></span>&#160;<span class="preprocessor">#define GP2CON_CON5_MSK                (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf04934a22b0e1a0b42a9032e46ee48da"> 3522</a></span>&#160;<span class="preprocessor">#define GP2CON_CON5_GPIO               (0x2   &lt;&lt; 10 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4eacecc58320c7c42f5a0ea77b737298"> 3523</a></span>&#160;<span class="preprocessor">#define GP2CON_CON5_RF32KHZCLK         (0x3   &lt;&lt; 10 ) </span><span class="comment">/* RF32KHZCLK               */</span><span class="preprocessor"></span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">/* GP2CON[CON4] - Configuration bits for P2.4 */</span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad59b065e11de62aa7b2f68b3c0bede01"> 3526</a></span>&#160;<span class="preprocessor">#define GP2CON_CON4_MSK                (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85e0d9f1d92eb7bc5568013867583e10"> 3527</a></span>&#160;<span class="preprocessor">#define GP2CON_CON4_IRQ8               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* IRQ8                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga660af3e0f6af1686a5ece41c8635a48f"> 3528</a></span>&#160;<span class="preprocessor">#define GP2CON_CON4_GPIO               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">/* GP2CON[CON3] - Configuration bits for P2.3 */</span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga261735eb43c6dab502cc9136f8bb8e23"> 3531</a></span>&#160;<span class="preprocessor">#define GP2CON_CON3_MSK                (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7555cace4bccffc555a226dc3f84567f"> 3532</a></span>&#160;<span class="preprocessor">#define GP2CON_CON3_SPI0CS             (0x0   &lt;&lt; 6  ) </span><span class="comment">/* SPI0CS                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l03533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dcc0f15a8333c81cc6ae6a84bf2420a"> 3533</a></span>&#160;<span class="preprocessor">#define GP2CON_CON3_GPIO               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="comment">/* GP2CON[CON2] - Configuration bits for P2.2 */</span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8322e35678d116ec61a91f86d9700cc"> 3536</a></span>&#160;<span class="preprocessor">#define GP2CON_CON2_MSK                (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05a96759a0c601e3fc97daaa499da614"> 3537</a></span>&#160;<span class="preprocessor">#define GP2CON_CON2_SPI0MOSI           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* SPI0MOSI                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82a7b7032cc309130b2583d573ea87c5"> 3538</a></span>&#160;<span class="preprocessor">#define GP2CON_CON2_GPIO               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;</div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="comment">/* GP2CON[CON1] - Configuration bits for P2.1 */</span></div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0783a40d0ce6d2c2b9f9ae1c4e7450fc"> 3541</a></span>&#160;<span class="preprocessor">#define GP2CON_CON1_MSK                (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b81f9bd216ca5a8a669dac122d31c60"> 3542</a></span>&#160;<span class="preprocessor">#define GP2CON_CON1_SPI0SCLK           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* SPI0SCLK                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0f91cae126aceeb2a546e3dd18e2863"> 3543</a></span>&#160;<span class="preprocessor">#define GP2CON_CON1_GPIO               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">/* GP2CON[CON0] - Configuration bits for P2.0 */</span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac773244380473ec7c471d8983d31c71e"> 3546</a></span>&#160;<span class="preprocessor">#define GP2CON_CON0_MSK                (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56b5b5e6fcf968663ebc2a7d11e8b047"> 3547</a></span>&#160;<span class="preprocessor">#define GP2CON_CON0_SPI0MISO           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* SPI0MISO                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b8428f9218e6bf846f443db932dd4dd"> 3548</a></span>&#160;<span class="preprocessor">#define GP2CON_CON0_GPIO               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;</div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">/* Reset Value for GP2OEN*/</span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4d0a95c0629fbb86eea6a31d38af3f2"> 3551</a></span>&#160;<span class="preprocessor">#define GP2OEN_RVAL                    0x0</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;</div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">/* GP2OEN[OEN7] - Port pin direction. */</span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab07be3b63ee489835bf9c28f6fa7bbc8"> 3554</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN7_BBA                (*(volatile unsigned long *) 0x420C0C9C)</span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4438b5158e33b96de1b91cd011ad8b5"> 3555</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac582d9e99902b9e84a2b40acfcb221ef"> 3556</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e08b49eb862be22ab890399e072c58e"> 3557</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN7_IN                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad05405951202f4e2f7f53c7f2cec895d"> 3558</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN7_OUT                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">/* GP2OEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga188b94dd9a5e4b01f0a14fb840c2cb9d"> 3561</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN6_BBA                (*(volatile unsigned long *) 0x420C0C98)</span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3213c77d6776bcec58ea3e92183fc910"> 3562</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefaab449ee02d4661337da8006ba8bd4"> 3563</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbf8fe15363e7284f1aa1a519f60ebe8"> 3564</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN6_IN                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6567ff085ec0e24709bb9cc0af45b01"> 3565</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN6_OUT                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">/* GP2OEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7312a464f8199dd466a62e13fcd58f73"> 3568</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN5_BBA                (*(volatile unsigned long *) 0x420C0C94)</span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc1333fcfd58926f705c8a98cc44a9cc"> 3569</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa8f7a8329de202dd9d8c774e035d098"> 3570</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga616047c46372c58e9e7e6a8ccde1fcca"> 3571</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN5_IN                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf11839154eeb5723f66f24b177706cf"> 3572</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN5_OUT                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="comment">/* GP2OEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada3f12bd19ab68e76afaa44406805273"> 3575</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN4_BBA                (*(volatile unsigned long *) 0x420C0C90)</span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9a4e6f8a7f1d1d80c789453fc3c9f40"> 3576</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d19fadc3000c8b4c81e0667c874f596"> 3577</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08209e590a2275e59e42b4751e7ec5a2"> 3578</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN4_IN                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38ca2b87e58dda9f80402b009981350a"> 3579</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN4_OUT                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="comment">/* GP2OEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6647127f8e29fbdd1526ab84bd609cab"> 3582</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN3_BBA                (*(volatile unsigned long *) 0x420C0C8C)</span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f54e6506114ace9f984937e8d1d321f"> 3583</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c4f572783329243d6f70acb4becb77d"> 3584</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79883288543169aece14fd6487ac3dc1"> 3585</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN3_IN                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cc9b4c2b7ce302eb6f4c3a8f9a82835"> 3586</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN3_OUT                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;</div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="comment">/* GP2OEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l03589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40aa42ac571f652bee70c65767c0ec8d"> 3589</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN2_BBA                (*(volatile unsigned long *) 0x420C0C88)</span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa300612589598a20aeb934a3e38f90d"> 3590</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e0a6b7f278a6db02313e1603b28e6ae"> 3591</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44b8e17b1ccc13a54624820509811e04"> 3592</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN2_IN                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f086ed77f2245c3c9e10607df11d1f1"> 3593</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN2_OUT                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">/* GP2OEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada533572d7b31fa0b0e1a99408b672cc"> 3596</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN1_BBA                (*(volatile unsigned long *) 0x420C0C84)</span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga421ddb199763d1ce564e9894e29dea2b"> 3597</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82ffda6ef3fd2287471be87b3ccdb3d3"> 3598</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e676c063ea7123a38f31941ce2dbe59"> 3599</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN1_IN                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3eb093b5a2739dde3543f073a1006d4"> 3600</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN1_OUT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="comment">/* GP2OEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14f245f9b3de98663186b6857f71b475"> 3603</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN0_BBA                (*(volatile unsigned long *) 0x420C0C80)</span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6fa97f69328db14d261368d828b2f2e5"> 3604</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae980e7beeaafdb406f92d47a57e9f85f"> 3605</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f4d194ba67c71a5f4824f650c3d3be2"> 3606</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN0_IN                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc0389f7039661d1a91fcbd4219914e6"> 3607</a></span>&#160;<span class="preprocessor">#define GP2OEN_OEN0_OUT                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">/* Reset Value for GP2PUL*/</span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf920d982b4c9034da682628d5d034e5d"> 3610</a></span>&#160;<span class="preprocessor">#define GP2PUL_RVAL                    0xFF</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;</div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="comment">/* GP2PUL[PUL7] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f4e2bea56c150655198cf06ec4264e7"> 3613</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL7_BBA                (*(volatile unsigned long *) 0x420C0D1C)</span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19406108f75f2d74663222542352f1c6"> 3614</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga506c9cd44d399f1328bab71b2cdad339"> 3615</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5311ec793bce9ecd7130c9082380ea27"> 3616</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf55e712c35ebd416c5dc02dca39c75f3"> 3617</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">/* GP2PUL[PUL6] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafced852733f1e6081cb35eacf109c574"> 3620</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL6_BBA                (*(volatile unsigned long *) 0x420C0D18)</span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f136dff52e0f5ef981b70439feb565c"> 3621</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cc2d5e122497be31ab24304b1b6664f"> 3622</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee30a7c1de19d0ce21351250ac50228a"> 3623</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5af94776e68d436dbd65ee70884b2846"> 3624</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;</div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">/* GP2PUL[PUL5] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b6c15c98dc12c1f22ed88e6df1075c0"> 3627</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL5_BBA                (*(volatile unsigned long *) 0x420C0D14)</span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9352f1f7b4c926161b250fa1ef7d9000"> 3628</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5fd654c4460548e39577849c9e192c5"> 3629</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e35fcc51b42d80ab376ec8a93f35f35"> 3630</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2124a0f90dbcc1eb225651874e62ab63"> 3631</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="comment">/* GP2PUL[PUL4] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6593a02c8fa374010285ded4556e6388"> 3634</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL4_BBA                (*(volatile unsigned long *) 0x420C0D10)</span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga539b322c194746b094878ae93b3d5b4c"> 3635</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae73456514f52635278d1a25533ace09b"> 3636</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2b964c948a9e362448702cacec5851a"> 3637</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4876bc291dd69d3d4a88e864a592392b"> 3638</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="comment">/* GP2PUL[PUL3] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd867a5e0a09ded301e09644e34dc7b6"> 3641</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL3_BBA                (*(volatile unsigned long *) 0x420C0D0C)</span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga775e73044971cb0ee6fb001cc8f75e74"> 3642</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3549a880e533bb232aa0bdba51db060"> 3643</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff96ccd9095e085cd34ad8afd5161bf3"> 3644</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c7c9851cd0b87dc6a80110804b375ee"> 3645</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;</div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="comment">/* GP2PUL[PUL2] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga938b8a4e229d46a63d2cf7086a0edb15"> 3648</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL2_BBA                (*(volatile unsigned long *) 0x420C0D08)</span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6f854c7b6427fd841b8fc5a1e94c1bc"> 3649</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab25f096edb0ee3a2b0ec767450283e34"> 3650</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga280177405351b458315f680d414e37ab"> 3651</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4048c6ca370cdbec42aaeea8c27c17f"> 3652</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="comment">/* GP2PUL[PUL1] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98b09c741a4d0dd64f8716040474b7e1"> 3655</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL1_BBA                (*(volatile unsigned long *) 0x420C0D04)</span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3c9f3fdc4a49d69a9113ec618c6ea88"> 3656</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae93719a419e92da1ff681954461869d4"> 3657</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga531b9556261ed6129c8312f900e3d6c6"> 3658</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2954503ea71f0354b2ad40e948bdbe1b"> 3659</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="comment">/* GP2PUL[PUL0] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab2ab0d011876bdf5c592e0355072c5"> 3662</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL0_BBA                (*(volatile unsigned long *) 0x420C0D00)</span></div><div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf9e34ab1922b3e6719fd646021f2d8d"> 3663</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a9bd189f22d892d9a353bc72f5a3ace"> 3664</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e062bde44369970868089ff8dc1f1bc"> 3665</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03666"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07848a598d248027c91e8e2975388ad3"> 3666</a></span>&#160;<span class="preprocessor">#define GP2PUL_PUL0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="comment">/* Reset Value for GP2OCE*/</span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff20c4d895ecf5ba25333935401bfd54"> 3669</a></span>&#160;<span class="preprocessor">#define GP2OCE_RVAL                    0x0</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="comment">/* GP2OCE[OCE7] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fabbe51afd8cbbd11b64a31ad48f4b0"> 3672</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE7_BBA                (*(volatile unsigned long *) 0x420C0D9C)</span></div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4935dab12522b4de738a27ac726efeb8"> 3673</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31fd9fd9a052049ab43c1b9905265a53"> 3674</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41602b32cff33f1dfeb6a21191402501"> 3675</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf43129b51d7157648862c7d6eeefad7"> 3676</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">/* GP2OCE[OCE6] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c3abdd07f05a8195e002cd2fa01c14a"> 3679</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE6_BBA                (*(volatile unsigned long *) 0x420C0D98)</span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1493ff701bb45214949b7582670fbe38"> 3680</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae71db9f51c0b90966ab1a99aee883534"> 3681</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaffc1f0e59501ea65c4e820e27dbfa21"> 3682</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20bda4fa1ae0f6cb9bb54af6b7f5238c"> 3683</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="comment">/* GP2OCE[OCE5] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c8e12c1957a895d51b136f13c4586e4"> 3686</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE5_BBA                (*(volatile unsigned long *) 0x420C0D94)</span></div><div class="line"><a name="l03687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga43219801b1a9b7a63112d338727a6c91"> 3687</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28ce5ab5f56db723411cf51dd9f45a71"> 3688</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56899461c8a9df01737b67b76ff1ee73"> 3689</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4581d04723239d18761a29a4bdb52d6"> 3690</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="comment">/* GP2OCE[OCE4] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga179dda9a21f9004005b6ac0172f9c244"> 3693</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE4_BBA                (*(volatile unsigned long *) 0x420C0D90)</span></div><div class="line"><a name="l03694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0adf09d415f79de9f45f9872183dd07"> 3694</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15a53c26fcbca4ae6a4dd5f44eb9b8ef"> 3695</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a6cffe74ad7e8895c7fe9c99348b29f"> 3696</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0289049f882ed8473c5a918387f9103"> 3697</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment">/* GP2OCE[OCE3] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42ac9873ea4daaf18808789c382694c2"> 3700</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE3_BBA                (*(volatile unsigned long *) 0x420C0D8C)</span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87693b82b7efba6a5599cfa73b5dc7f6"> 3701</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefc3afd13c7cc76a88e51c935c111af9"> 3702</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9108722292aa8761c28e0b9c7141093a"> 3703</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5964ba53ef93486c95e4f5292ec86765"> 3704</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="comment">/* GP2OCE[OCE2] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33a04e54a3de8eb3e923024680b92ab8"> 3707</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE2_BBA                (*(volatile unsigned long *) 0x420C0D88)</span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeccf15dfa40585a73daf295f91732b87"> 3708</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadded6fe8d5e1f557c8dc3572e60230a3"> 3709</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7009a381949bfe74868e5db9444ed51b"> 3710</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf071f087b795c25245a0b31dd8672a55"> 3711</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="comment">/* GP2OCE[OCE1] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57c782f9fe1929d62f06e5fcc7db751d"> 3714</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE1_BBA                (*(volatile unsigned long *) 0x420C0D84)</span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa97b74c5640c04c1f6249fc273767afa"> 3715</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71688655aa3da1859554291e916cf987"> 3716</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0496a78cc9adb7c2d0be492f7eacef85"> 3717</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ddd43d8b848361ecdc45dc537f2fed8"> 3718</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/* GP2OCE[OCE0] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad902f98623943374c87fbb387b04cf12"> 3721</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE0_BBA                (*(volatile unsigned long *) 0x420C0D80)</span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40528dfe060170a44daf984209f87eda"> 3722</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41844b37a548fa272c69771c3e5ff395"> 3723</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40e55a07b1d9b5875377f472ba8490b8"> 3724</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa80f8e672748d5588d34f9c5995fb8e1"> 3725</a></span>&#160;<span class="preprocessor">#define GP2OCE_OCE0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="comment">/* Reset Value for GP2IN*/</span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae767b6b7e703fd95cf164da129f14b5"> 3728</a></span>&#160;<span class="preprocessor">#define GP2IN_RVAL                     0xFF</span></div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="comment">/* GP2IN[IN7] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5da6232b8825e0b1594ef95d72f905b8"> 3731</a></span>&#160;<span class="preprocessor">#define GP2IN_IN7_BBA                  (*(volatile unsigned long *) 0x420C0E9C)</span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75224c2fe9a6eefa70238c3fa4dc1a15"> 3732</a></span>&#160;<span class="preprocessor">#define GP2IN_IN7_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga51d5c51d66d8db85b3d0a41782914eae"> 3733</a></span>&#160;<span class="preprocessor">#define GP2IN_IN7                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1d23d7a66d9677467d4305521a2beb9"> 3734</a></span>&#160;<span class="preprocessor">#define GP2IN_IN7_LOW                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66115222d6e26079d40405d135be9d40"> 3735</a></span>&#160;<span class="preprocessor">#define GP2IN_IN7_HIGH                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="comment">/* GP2IN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadfde1d57a54b3b92b9dd58b156868654"> 3738</a></span>&#160;<span class="preprocessor">#define GP2IN_IN6_BBA                  (*(volatile unsigned long *) 0x420C0E98)</span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5419a278a07733c37a5d51ec21815983"> 3739</a></span>&#160;<span class="preprocessor">#define GP2IN_IN6_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga267384dc8f6f3ffad4dc1799b041a814"> 3740</a></span>&#160;<span class="preprocessor">#define GP2IN_IN6                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga285db7b64f52cc85708abdb3704735f0"> 3741</a></span>&#160;<span class="preprocessor">#define GP2IN_IN6_LOW                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9132cb1c48d29fec5ec8ec3b5c7bdf57"> 3742</a></span>&#160;<span class="preprocessor">#define GP2IN_IN6_HIGH                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">/* GP2IN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab39278931e6f1b1ea4c751383df4b5"> 3745</a></span>&#160;<span class="preprocessor">#define GP2IN_IN5_BBA                  (*(volatile unsigned long *) 0x420C0E94)</span></div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b9f5d8f9d39ad6cc0e859048fe5d2ce"> 3746</a></span>&#160;<span class="preprocessor">#define GP2IN_IN5_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2282060d2b61c291df2c2fcc5cbf36c"> 3747</a></span>&#160;<span class="preprocessor">#define GP2IN_IN5                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29bf2bcf96f16b4103a2dab7486da40b"> 3748</a></span>&#160;<span class="preprocessor">#define GP2IN_IN5_LOW                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa156df9aa8ab69097a1c2981f5889b30"> 3749</a></span>&#160;<span class="preprocessor">#define GP2IN_IN5_HIGH                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="comment">/* GP2IN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae266cc6991e5cc2dc036545c3d2ac435"> 3752</a></span>&#160;<span class="preprocessor">#define GP2IN_IN4_BBA                  (*(volatile unsigned long *) 0x420C0E90)</span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16b494e6f70060ea54ed71ebcf6944eb"> 3753</a></span>&#160;<span class="preprocessor">#define GP2IN_IN4_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a47873ea23bc437596288d2fac3dee4"> 3754</a></span>&#160;<span class="preprocessor">#define GP2IN_IN4                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d2681b3a4bd58f7e6768a4328abc926"> 3755</a></span>&#160;<span class="preprocessor">#define GP2IN_IN4_LOW                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18e8c1927ea0ff6b7b4c43224fd0a3de"> 3756</a></span>&#160;<span class="preprocessor">#define GP2IN_IN4_HIGH                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="comment">/* GP2IN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3cea2d773c20fca0efd20731bdf612d"> 3759</a></span>&#160;<span class="preprocessor">#define GP2IN_IN3_BBA                  (*(volatile unsigned long *) 0x420C0E8C)</span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6d4b4bd6f1fa0c31f2c011a248e5e35"> 3760</a></span>&#160;<span class="preprocessor">#define GP2IN_IN3_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08f8a7462eecb18adea37b836cc79da0"> 3761</a></span>&#160;<span class="preprocessor">#define GP2IN_IN3                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7702652fe773d0f01eee5c5fe7c828f7"> 3762</a></span>&#160;<span class="preprocessor">#define GP2IN_IN3_LOW                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab39079d2ec2baff9379f8d623973c495"> 3763</a></span>&#160;<span class="preprocessor">#define GP2IN_IN3_HIGH                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;</div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="comment">/* GP2IN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga070215a482210cd5ce12e2034162c0ea"> 3766</a></span>&#160;<span class="preprocessor">#define GP2IN_IN2_BBA                  (*(volatile unsigned long *) 0x420C0E88)</span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6de5072b1619c34fb1b10f69a493b46e"> 3767</a></span>&#160;<span class="preprocessor">#define GP2IN_IN2_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba001d3cfa26f614bc66c04b8d3976f0"> 3768</a></span>&#160;<span class="preprocessor">#define GP2IN_IN2                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9f3eea7514d22022ad875380b3adf57"> 3769</a></span>&#160;<span class="preprocessor">#define GP2IN_IN2_LOW                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cb7369cbba62ba558daa6045670c2cb"> 3770</a></span>&#160;<span class="preprocessor">#define GP2IN_IN2_HIGH                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/* GP2IN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d29b4df66ed1a8cf8ece5b2df613382"> 3773</a></span>&#160;<span class="preprocessor">#define GP2IN_IN1_BBA                  (*(volatile unsigned long *) 0x420C0E84)</span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad04db30e6dd8f78708a4c022fa0f34ae"> 3774</a></span>&#160;<span class="preprocessor">#define GP2IN_IN1_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bcb8289543353d56fbc7f09e00563e9"> 3775</a></span>&#160;<span class="preprocessor">#define GP2IN_IN1                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98ea9616d21b28f3e86ae938c1bb37ba"> 3776</a></span>&#160;<span class="preprocessor">#define GP2IN_IN1_LOW                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2a79a9c5cb94c3a5238679b02057c00"> 3777</a></span>&#160;<span class="preprocessor">#define GP2IN_IN1_HIGH                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;</div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="comment">/* GP2IN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab93fbc429ce649a47552b9812192b142"> 3780</a></span>&#160;<span class="preprocessor">#define GP2IN_IN0_BBA                  (*(volatile unsigned long *) 0x420C0E80)</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7422de7c849a771c889f8026a4535954"> 3781</a></span>&#160;<span class="preprocessor">#define GP2IN_IN0_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f582802bc2966326dee6e8e200a6919"> 3782</a></span>&#160;<span class="preprocessor">#define GP2IN_IN0                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga826c19f57ff867450bdd3bdcbb92fe16"> 3783</a></span>&#160;<span class="preprocessor">#define GP2IN_IN0_LOW                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4dbc7aacaf4d5b287cc35ee0e8c393d8"> 3784</a></span>&#160;<span class="preprocessor">#define GP2IN_IN0_HIGH                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;</div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="comment">/* Reset Value for GP2OUT*/</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddc32bf479b818f968ac0db038141899"> 3787</a></span>&#160;<span class="preprocessor">#define GP2OUT_RVAL                    0x0</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="comment">/* GP2OUT[OUT7] - Output for port pin. */</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae4a9f25d1cd3d0cea385c6affeaf73aa"> 3790</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT7_BBA                (*(volatile unsigned long *) 0x420C0F1C)</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4812ffb5cb8e881309bbc0dd3a5ba72"> 3791</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga51fd2b012a03aa9477a50a287acb5694"> 3792</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f62617ca4caa7a1f48c209596e1c9c3"> 3793</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT7_LOW                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac88abebd3410d19e5ab48df437afe70d"> 3794</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT7_HIGH               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="comment">/* GP2OUT[OUT6] - Output for port pin. */</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac275daecf790dd9f86762c724050b5e3"> 3797</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT6_BBA                (*(volatile unsigned long *) 0x420C0F18)</span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee3fb20a20f04cfad5b1bda6839b53ef"> 3798</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8991136c7cca0dfd188500c46465048"> 3799</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9f9e88d21e1db4b699af3e8e18c85e7"> 3800</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT6_LOW                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae739527da1f3dd7edc612b0381af85ab"> 3801</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT6_HIGH               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* GP2OUT[OUT5] - Output for port pin. */</span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03349d6a58ae20cfc4e2b488957761ed"> 3804</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT5_BBA                (*(volatile unsigned long *) 0x420C0F14)</span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6592f9dda3704bd64262b126d1d62a2c"> 3805</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03806"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac008ab60d55a9ec03000d05342ca3c80"> 3806</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4014a05dded0895999a27ea1b942ec7"> 3807</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT5_LOW                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60ffb54622dd4e94355d1d85e817a2e3"> 3808</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT5_HIGH               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">/* GP2OUT[OUT4] - Output for port pin. */</span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa6ede84137ed02fab122b73f930f65a"> 3811</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT4_BBA                (*(volatile unsigned long *) 0x420C0F10)</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8e975cc45ae4accae72cae865f88c24"> 3812</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77adce54e65408c6c5caee6677ddfd1f"> 3813</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32ae5327205b7e33a0558a47de406847"> 3814</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT4_LOW                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf467a4287395ed18f61e95463f2c2e36"> 3815</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT4_HIGH               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/* GP2OUT[OUT3] - Output for port pin. */</span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d8b14b63e8486d595e1415093ef1f1a"> 3818</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT3_BBA                (*(volatile unsigned long *) 0x420C0F0C)</span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0578b6c2b453eb3a7d99f71ef44b6e68"> 3819</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga479dfa53053e60f68c4c81c0aa53b0b5"> 3820</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga400e44920d68dcd988a0e49aadc5819e"> 3821</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT3_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf855b3cfc37eaeed068dcf196b58a8a9"> 3822</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT3_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;<span class="comment">/* GP2OUT[OUT2] - Output for port pin. */</span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4124e92c129687020aa71565154335c"> 3825</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT2_BBA                (*(volatile unsigned long *) 0x420C0F08)</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab7d35ef43eb93e2466b70acd21504aa"> 3826</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5bfa72c7d4315a83b9488af0356d553"> 3827</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb4719b692490aed283d8d6a963c2fb8"> 3828</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT2_LOW                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8771d849313d08065f7cc6b884f7bb51"> 3829</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT2_HIGH               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;</div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;<span class="comment">/* GP2OUT[OUT1] - Output for port pin. */</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ae9d4286f5d16ab10cf8c51d1bdf26e"> 3832</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT1_BBA                (*(volatile unsigned long *) 0x420C0F04)</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade9ed56a9cfced73f109db5a8d83db5f"> 3833</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafeecd2f96f002e20031ea8071af71772"> 3834</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4b16f685831433b18c96c0442800baa"> 3835</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT1_LOW                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d7ffe160f34ae5a00061067ae8a1b29"> 3836</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT1_HIGH               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="comment">/* GP2OUT[OUT0] - Output for port pin. */</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7aebe4cc81c672b35d05472b3078c6cf"> 3839</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT0_BBA                (*(volatile unsigned long *) 0x420C0F00)</span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga178ff479c5ac1dab8b66b9a0384d8d15"> 3840</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01848d583e695ce4d81f1e21cef3097f"> 3841</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf98f6f62f71255702b1d59c9050311a"> 3842</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT0_LOW                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacce7c0a51e822a3f663ae07c280d1cd7"> 3843</a></span>&#160;<span class="preprocessor">#define GP2OUT_OUT0_HIGH               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">/* Reset Value for GP2SET*/</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44655e00092ef9dd0dcc5c3151581339"> 3846</a></span>&#160;<span class="preprocessor">#define GP2SET_RVAL                    0x0</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="comment">/* GP2SET[SET7] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab12f28b91b63966dae832001a9515395"> 3849</a></span>&#160;<span class="preprocessor">#define GP2SET_SET7_BBA                (*(volatile unsigned long *) 0x420C0F9C)</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0a30488c1c0c0ef701559dfabd05a3b"> 3850</a></span>&#160;<span class="preprocessor">#define GP2SET_SET7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3598bcdf76757c008078480f74ecc6c"> 3851</a></span>&#160;<span class="preprocessor">#define GP2SET_SET7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0364fe9d34593c2e8eb0196fe7d7a5c2"> 3852</a></span>&#160;<span class="preprocessor">#define GP2SET_SET7_SET                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="comment">/* GP2SET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42354f75b02f6ce7a1db441fac6808b6"> 3855</a></span>&#160;<span class="preprocessor">#define GP2SET_SET6_BBA                (*(volatile unsigned long *) 0x420C0F98)</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26ca3ba18e3d02fd177efab56a9827ac"> 3856</a></span>&#160;<span class="preprocessor">#define GP2SET_SET6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0659addf172c59e04f02998be116e87"> 3857</a></span>&#160;<span class="preprocessor">#define GP2SET_SET6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a5ee4c04a4f7e6c134cb6e640e6bda7"> 3858</a></span>&#160;<span class="preprocessor">#define GP2SET_SET6_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="comment">/* GP2SET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga530283f8ab863d2fdd2e5f5bd44c3be5"> 3861</a></span>&#160;<span class="preprocessor">#define GP2SET_SET5_BBA                (*(volatile unsigned long *) 0x420C0F94)</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e4621dbf19b837c8cf4eb7927adce18"> 3862</a></span>&#160;<span class="preprocessor">#define GP2SET_SET5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c6934ee76933453bd4d60c9919c4f2e"> 3863</a></span>&#160;<span class="preprocessor">#define GP2SET_SET5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b7b24fec13e062b8480894e46630f47"> 3864</a></span>&#160;<span class="preprocessor">#define GP2SET_SET5_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">/* GP2SET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga973c2cae14d6cac5b2f87aa9efbeab1c"> 3867</a></span>&#160;<span class="preprocessor">#define GP2SET_SET4_BBA                (*(volatile unsigned long *) 0x420C0F90)</span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd0e97830491e00dda2ff3de0cce1665"> 3868</a></span>&#160;<span class="preprocessor">#define GP2SET_SET4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2752252d62ff6108e5238e102ee621b3"> 3869</a></span>&#160;<span class="preprocessor">#define GP2SET_SET4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bb3ef470d07c8b8d24ab3dca7cce411"> 3870</a></span>&#160;<span class="preprocessor">#define GP2SET_SET4_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="comment">/* GP2SET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ed119a516cea1b37b19cdeec53f7e98"> 3873</a></span>&#160;<span class="preprocessor">#define GP2SET_SET3_BBA                (*(volatile unsigned long *) 0x420C0F8C)</span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87c9ae90c2fc9de8447bc98f9dd6ef75"> 3874</a></span>&#160;<span class="preprocessor">#define GP2SET_SET3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga920d43aa3d8de27e0fba2fdf9dcc96c9"> 3875</a></span>&#160;<span class="preprocessor">#define GP2SET_SET3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7978e388f7e90aa2fe6e7a53d9dd5078"> 3876</a></span>&#160;<span class="preprocessor">#define GP2SET_SET3_SET                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="comment">/* GP2SET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga228dd530eafa8acfbbaa73078084d7d2"> 3879</a></span>&#160;<span class="preprocessor">#define GP2SET_SET2_BBA                (*(volatile unsigned long *) 0x420C0F88)</span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2576acadcd11af995b86cf0c03875088"> 3880</a></span>&#160;<span class="preprocessor">#define GP2SET_SET2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72d49b20526c8648d4c137dcc84844d5"> 3881</a></span>&#160;<span class="preprocessor">#define GP2SET_SET2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga354816d8ae07e31969974c7f19922fc2"> 3882</a></span>&#160;<span class="preprocessor">#define GP2SET_SET2_SET                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;</div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="comment">/* GP2SET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a862e016395d1415450e5a81acc85d9"> 3885</a></span>&#160;<span class="preprocessor">#define GP2SET_SET1_BBA                (*(volatile unsigned long *) 0x420C0F84)</span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf843d311fa08afed664f02b4f78b6528"> 3886</a></span>&#160;<span class="preprocessor">#define GP2SET_SET1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab98081e88f4aa7bb906c9756c39ea971"> 3887</a></span>&#160;<span class="preprocessor">#define GP2SET_SET1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae34f350bcf7ce9f6972f396348c374d"> 3888</a></span>&#160;<span class="preprocessor">#define GP2SET_SET1_SET                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="comment">/* GP2SET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07022ad295fabfdb171d5afeb7144229"> 3891</a></span>&#160;<span class="preprocessor">#define GP2SET_SET0_BBA                (*(volatile unsigned long *) 0x420C0F80)</span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27291f567bd217b19abb4e2e87c04ff7"> 3892</a></span>&#160;<span class="preprocessor">#define GP2SET_SET0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa36b433451502e0ae3661563740b6e71"> 3893</a></span>&#160;<span class="preprocessor">#define GP2SET_SET0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadde5f4b9f7ec8e45e1d01869796ac001"> 3894</a></span>&#160;<span class="preprocessor">#define GP2SET_SET0_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">/* Reset Value for GP2CLR*/</span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a8f64706fde00c671eb33d067c40775"> 3897</a></span>&#160;<span class="preprocessor">#define GP2CLR_RVAL                    0x0</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="comment">/* GP2CLR[CLR7] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga717da240dafd51a718e350389cbde2f9"> 3900</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR7_BBA                (*(volatile unsigned long *) 0x420C101C)</span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5b84e1914490c2946e74e0dc41909e9"> 3901</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01981eb060db344f232283a10881df7c"> 3902</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc4a7dcfae539a9ec00390e597272a74"> 3903</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR7_CLR                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="comment">/* GP2CLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga936eaf585949723545d01e40c6d8f497"> 3906</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR6_BBA                (*(volatile unsigned long *) 0x420C1018)</span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27ce52699ce9c93dab1e44ef400ced4a"> 3907</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa863721bf34c15caedbd80f965f91576"> 3908</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b0342de01d343eda37137ec8f07de7f"> 3909</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR6_CLR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;</div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="comment">/* GP2CLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a14a5cdb6b25e34da5295245f615e83"> 3912</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR5_BBA                (*(volatile unsigned long *) 0x420C1014)</span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga869cdf88e34406b22afa8c18c0f17022"> 3913</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f8dff3ab53071cd392622f14ab10bde"> 3914</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6fe2fd601ed519b30c766482f5142688"> 3915</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR5_CLR                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/* GP2CLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4558b74ed2a354197340aa830a3a4797"> 3918</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR4_BBA                (*(volatile unsigned long *) 0x420C1010)</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc2e45e53d2e6cf36997357f8289fa71"> 3919</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7a83c811183d02a22ae8b9f3d76922c"> 3920</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59c856c6fec21cbf6863611c616cbd8b"> 3921</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR4_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="comment">/* GP2CLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ef5b6e4731bd74de6805b955dafa017"> 3924</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR3_BBA                (*(volatile unsigned long *) 0x420C100C)</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ccc6041eb3fd7b13c4c309c087dd50c"> 3925</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fc0f97d3e8b96d49d461071b2e56925"> 3926</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a75972194ccbce409e17f1c48d3d522"> 3927</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR3_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="comment">/* GP2CLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5f7fcfe75316a0de7ea046a8eb4b5f1"> 3930</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR2_BBA                (*(volatile unsigned long *) 0x420C1008)</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9004f27c50ff768cd0ecd630fb725044"> 3931</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0a925021d0e644c4688b5877bbc4eb8"> 3932</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga153be530ffe902565dea9a069fd08af2"> 3933</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR2_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">/* GP2CLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa40cb6b61c836e72a31ec1f010cfe4a6"> 3936</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR1_BBA                (*(volatile unsigned long *) 0x420C1004)</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b00320f4d1021bf1978c96dff9960ee"> 3937</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae8fdbb1a2d948f9504933f930398ae1"> 3938</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c13481598c53cbc348e986f2b499179"> 3939</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR1_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">/* GP2CLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6dac8a26bbc607b08a1ee49ec2bcf817"> 3942</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR0_BBA                (*(volatile unsigned long *) 0x420C1000)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5e2d240724a306765868ab4e7c7bdfb"> 3943</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49216bbae2374cb079eab42d21bf544b"> 3944</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7b44c6227e8691cf58862f798902414"> 3945</a></span>&#160;<span class="preprocessor">#define GP2CLR_CLR0_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">/* Reset Value for GP2TGL*/</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafddedd2d03fce2b664949e82410d14fa"> 3948</a></span>&#160;<span class="preprocessor">#define GP2TGL_RVAL                    0x0</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="comment">/* GP2TGL[TGL7] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga728c6f901946e0cde3742eb1ef094355"> 3951</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL7_BBA                (*(volatile unsigned long *) 0x420C109C)</span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0378c6b6cfff95c6a5bcc58bda05f9a7"> 3952</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4030bff0e975c6053e1471c03a6a2ee"> 3953</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab836f89711a9a09dea4e91e5a3ab1b06"> 3954</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL7_TGL                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">/* GP2TGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga974690e279257408ad04a4760863de12"> 3957</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL6_BBA                (*(volatile unsigned long *) 0x420C1098)</span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb75c51b88bffc8ff61789962878204b"> 3958</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a131e9ee4269ee7129e793e1c25e5bb"> 3959</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8566d1bfceb9d61156da497e6e0a237"> 3960</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL6_TGL                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">/* GP2TGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace52cbf6b39be4f88dca5478c90a9cd2"> 3963</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL5_BBA                (*(volatile unsigned long *) 0x420C1094)</span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24ef22ef000afd7d15af3210efcab523"> 3964</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2c7a819d16d158d114092fdf9a6f384"> 3965</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74574fd50c58007da60fe42138094874"> 3966</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL5_TGL                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="comment">/* GP2TGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8fc71de9e26e275a3c903e8aec9a006"> 3969</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL4_BBA                (*(volatile unsigned long *) 0x420C1090)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69d4dde026e469adae8a5653549277e3"> 3970</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58289389faeb06c10d81cffe2b233238"> 3971</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85542466e1e97618de5996b737a0e0e8"> 3972</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL4_TGL                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;</div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="comment">/* GP2TGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga824091efb43f4cd5d9958acd68c94589"> 3975</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL3_BBA                (*(volatile unsigned long *) 0x420C108C)</span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23cf70eee31bdac3cfe8b63d2695d4cd"> 3976</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7c28f4ab5f9bf46c34b1767bd56eda0"> 3977</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71ca3a0363c84960097c4e4fc9c71c1c"> 3978</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL3_TGL                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="comment">/* GP2TGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2926fa38c079b9b8c4970e70269b317"> 3981</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL2_BBA                (*(volatile unsigned long *) 0x420C1088)</span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3b9c8230540940f4f68f2d04768bd76"> 3982</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga173985834cdc517e4b70bec03b09fbac"> 3983</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bcf0b7a54f22a36289a997808c9806c"> 3984</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL2_TGL                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="comment">/* GP2TGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga410c248b53e6bf0ee11e8e87e6808e1a"> 3987</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL1_BBA                (*(volatile unsigned long *) 0x420C1084)</span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81b592ce30d9bfc9e131c58bedd32858"> 3988</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadcedeb410e33fc8b6f46e42982452395"> 3989</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab21fd4eee0dda8a7d9af73a85565d309"> 3990</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL1_TGL                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">/* GP2TGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84e509b1086871242f87c4e1fe0598c4"> 3993</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL0_BBA                (*(volatile unsigned long *) 0x420C1080)</span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbbff3a1b78e7e377a56a85353f8a309"> 3994</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15c64f231e0d9bb211b5d4ff8734f056"> 3995</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d0ca470ff9e890f00b41990f37192e3"> 3996</a></span>&#160;<span class="preprocessor">#define GP2TGL_TGL0_TGL                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;<span class="preprocessor">#define          GP3CON                                     (*(volatile unsigned short int *) 0x40006090)</span></div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define          GP3OEN                                     (*(volatile unsigned char      *) 0x40006094)</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define          GP3PUL                                     (*(volatile unsigned char      *) 0x40006098)</span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define          GP3OCE                                     (*(volatile unsigned char      *) 0x4000609C)</span></div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define          GP3IN                                      (*(volatile unsigned char      *) 0x400060A4)</span></div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define          GP3OUT                                     (*(volatile unsigned char      *) 0x400060A8)</span></div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#define          GP3SET                                     (*(volatile unsigned char      *) 0x400060AC)</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#define          GP3CLR                                     (*(volatile unsigned char      *) 0x400060B0)</span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor">#define          GP3TGL                                     (*(volatile unsigned char      *) 0x400060B4)</span></div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">/* Reset Value for GP3CON*/</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaecc04bf588437fb7344e3a9170bd9d6f"> 4011</a></span>&#160;<span class="preprocessor">#define GP3CON_RVAL                    0x0</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="comment">/* GP3CON[CON7] - Configuration bits for P3.7 */</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2faf81055cce25b3f2208e21ab06cbd6"> 4014</a></span>&#160;<span class="preprocessor">#define GP3CON_CON7_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d14f44bebbbfb6bc1934e92a82ff9e3"> 4015</a></span>&#160;<span class="preprocessor">#define GP3CON_CON7_GPIOIRQ0           (0x1   &lt;&lt; 14 ) </span><span class="comment">/* GPIOIRQ0                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="comment">/* GP3CON[CON6] - Configuration bits for P3.6 */</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61856c7b4300fed3f1d34b45ad190a10"> 4018</a></span>&#160;<span class="preprocessor">#define GP3CON_CON6_MSK                (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga647c2f90c56a0d1a6ba0958f934e6702"> 4019</a></span>&#160;<span class="preprocessor">#define GP3CON_CON6_GPIO               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="comment">/* GP3CON[CON5] - Configuration bits for P3.5 */</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f72dc33470421a40343b0f86fac9194"> 4022</a></span>&#160;<span class="preprocessor">#define GP3CON_CON5_MSK                (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8bbbc1efbbc4f90bda2b2a7058e5cd4c"> 4023</a></span>&#160;<span class="preprocessor">#define GP3CON_CON5_GPIO               (0x1   &lt;&lt; 10 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga680ba63dfb2d40909a583960f3e500d7"> 4024</a></span>&#160;<span class="preprocessor">#define GP3CON_CON5_SPI0MOSI           (0x3   &lt;&lt; 10 ) </span><span class="comment">/* SPI0MOSI                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">/* GP3CON[CON4] - Configuration bits for P3.4 */</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70e31c17e3c116429f387456072f510a"> 4027</a></span>&#160;<span class="preprocessor">#define GP3CON_CON4_MSK                (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85010de51b5c424d4b3d1c9721eb0d81"> 4028</a></span>&#160;<span class="preprocessor">#define GP3CON_CON4_GPIO               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/* GP3CON[CON3] - Configuration bits for P3.3 */</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf34c6144623f00fc8d0f9faa976e4dd5"> 4031</a></span>&#160;<span class="preprocessor">#define GP3CON_CON3_MSK                (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12e226914dfa9c618d454ee1be12cbf1"> 4032</a></span>&#160;<span class="preprocessor">#define GP3CON_CON3_GPIO               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga417f6b9a929b61d1a617853c110c7715"> 4033</a></span>&#160;<span class="preprocessor">#define GP3CON_CON3_PWMTRIP            (0x2   &lt;&lt; 6  ) </span><span class="comment">/* PWMTRIP                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb17f2ac0fadd4818e420540a448cff3"> 4034</a></span>&#160;<span class="preprocessor">#define GP3CON_CON3_SPI0SCLK           (0x3   &lt;&lt; 6  ) </span><span class="comment">/* SPI0SCLK                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">/* GP3CON[CON2] - Configuration bits for P3.2 */</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafa84ba988eac25d6946b80dabf36d22"> 4037</a></span>&#160;<span class="preprocessor">#define GP3CON_CON2_MSK                (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf423ee43ade27d5da837fc84dce939c2"> 4038</a></span>&#160;<span class="preprocessor">#define GP3CON_CON2_GPIO               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09f103954f1df6de539ce68124f2da17"> 4039</a></span>&#160;<span class="preprocessor">#define GP3CON_CON2_PWMSYNC            (0x2   &lt;&lt; 4  ) </span><span class="comment">/* PWMSYNC                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f24ed6ad0ca0d101ec3c33d9557a70f"> 4040</a></span>&#160;<span class="preprocessor">#define GP3CON_CON2_SPI0MISO           (0x3   &lt;&lt; 4  ) </span><span class="comment">/* SPI0MISO                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/* GP3CON[CON1] - Configuration bits for P3.1 */</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10e7a985d38b970200d0581495909d5f"> 4043</a></span>&#160;<span class="preprocessor">#define GP3CON_CON1_MSK                (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1b9b33563ae7029943ba0427e50382a"> 4044</a></span>&#160;<span class="preprocessor">#define GP3CON_CON1_GPIO               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="comment">/* GP3CON[CON0] - Configuration bits for P3.0 */</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4ac65f22512eb1bac84716d23a5ea55"> 4047</a></span>&#160;<span class="preprocessor">#define GP3CON_CON0_MSK                (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc8147d245e5e654bd9de348eb8b39b9"> 4048</a></span>&#160;<span class="preprocessor">#define GP3CON_CON0_GPIO               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04049"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07f10296233d3896dbb4f49b2c44b01c"> 4049</a></span>&#160;<span class="preprocessor">#define GP3CON_CON0_PWMTRIP            (0x3   &lt;&lt; 0  ) </span><span class="comment">/* PWMTRIP                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="comment">/* Reset Value for GP3OEN*/</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f3f2813c00e067635fdc5f6323ded86"> 4052</a></span>&#160;<span class="preprocessor">#define GP3OEN_RVAL                    0x0</span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="comment">/* GP3OEN[OEN7] - Port pin direction. */</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e46d2dbc95c4aa5adb803be9bce3c28"> 4055</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN7_BBA                (*(volatile unsigned long *) 0x420C129C)</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9640302130cabb46a9347ce8354d22fc"> 4056</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga447d1bae2178b05fc9d0b3139d1904bc"> 4057</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad49b5364bc90b5c3ab172d59b9434bf0"> 4058</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN7_IN                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb3de01cb970bcfa1dd73449e19c168f"> 4059</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN7_OUT                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">/* GP3OEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l04062"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga928d8b707d76deb3c67ecd7f114c43e5"> 4062</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN6_BBA                (*(volatile unsigned long *) 0x420C1298)</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5b2ed3833bf012625cb74db2128a85d"> 4063</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b64e65cc87717799c8e32e3989a06cd"> 4064</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58c0b6638d5aa18d4782dcba12f5f518"> 4065</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN6_IN                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2683e45f18e6bd05a6d8f644f1298da"> 4066</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN6_OUT                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="comment">/* GP3OEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad00a04cc1f6291027d6a5072fbf4f554"> 4069</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN5_BBA                (*(volatile unsigned long *) 0x420C1294)</span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98dd2eddd78cccaf89cf9d2cc6f8ec85"> 4070</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ae10ec55570fa3a97c273edb5e994be"> 4071</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33600c9dfe26f8f1d0226375b69d5003"> 4072</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN5_IN                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb9b877beb2cf6cadae75f1eb793e3f5"> 4073</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN5_OUT                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;</div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="comment">/* GP3OEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac9b68f37d88523c039dc0d0efde1773"> 4076</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN4_BBA                (*(volatile unsigned long *) 0x420C1290)</span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a9c864a89a160148dc8be31d51d91ee"> 4077</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4b9204d5e7bcaf485aae81d58f87dfe"> 4078</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace0130832ec95532641a324a8ba107f6"> 4079</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN4_IN                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed33dcb84a6bd037cccb3e578f05a98c"> 4080</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN4_OUT                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="comment">/* GP3OEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40f750f09c4e660a6593828e19dcf0af"> 4083</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN3_BBA                (*(volatile unsigned long *) 0x420C128C)</span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26a77c3683eccfcf46f2e279c352ede9"> 4084</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61446bc017937b98717e5ceafc0bc505"> 4085</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf1c0fd83e7b6d783fd25129cc596841"> 4086</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN3_IN                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga268061bb210c820ecde991cecb23d2a7"> 4087</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN3_OUT                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="comment">/* GP3OEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace640f1c8c76c995d87b25e35558b5af"> 4090</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN2_BBA                (*(volatile unsigned long *) 0x420C1288)</span></div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d4df32da2dbd60f63855a5207364147"> 4091</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga431dc47c2d477daa491e700e83851271"> 4092</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14ce8b90d259e7656da39bdd4022765a"> 4093</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN2_IN                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6ec7049251c70f1fa32740b8bb83184"> 4094</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN2_OUT                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="comment">/* GP3OEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga195ba088114b29fb157db5d745415eab"> 4097</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN1_BBA                (*(volatile unsigned long *) 0x420C1284)</span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb8fede67f886c16488c24aed53a336e"> 4098</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fb7bec2459df593c824963160361386"> 4099</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a83fe14eb2276d4d5b1bf506cabc353"> 4100</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN1_IN                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd275d287d7e31f1c16e382de48a3801"> 4101</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN1_OUT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="comment">/* GP3OEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga878a6f467814e5ef777013ef7647f94f"> 4104</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN0_BBA                (*(volatile unsigned long *) 0x420C1280)</span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72a7b636e4f6935d639152fb9ffc3e6c"> 4105</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79f008c6797891d43a679c58d8b291d1"> 4106</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e97a912a15ea003329db93fdb07ac7b"> 4107</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN0_IN                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaa4ef97f3333f1d03fe977de8d2d50c"> 4108</a></span>&#160;<span class="preprocessor">#define GP3OEN_OEN0_OUT                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="comment">/* Reset Value for GP3PUL*/</span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98ae0cc8ac430e0ae316c3c3af307b85"> 4111</a></span>&#160;<span class="preprocessor">#define GP3PUL_RVAL                    0xFF</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="comment">/* GP3PUL[PUL7] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadfe294ae334d8bb3fb0e4b2336218e5"> 4114</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL7_BBA                (*(volatile unsigned long *) 0x420C131C)</span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03a4c0d5045d460eaed6967d7b1cf405"> 4115</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7a17564b936f92d9be94b4660ec25aa"> 4116</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga544a3ef934a31ea2de82f88faa53f3c2"> 4117</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdf3fd4f8b22f02ad9285dc14433064e"> 4118</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="comment">/* GP3PUL[PUL6] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12aa833ac076908bc9b222b866fa0b67"> 4121</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL6_BBA                (*(volatile unsigned long *) 0x420C1318)</span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04acc8238936c363a03cd338ea6252ab"> 4122</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7465c958485ce60aca2cf94add8ea49"> 4123</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1970c2c9aeab5dc3a6d118f1eb96d8f"> 4124</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac654461ffc07e0599be12640626bc8f5"> 4125</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="comment">/* GP3PUL[PUL5] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23964b32ec1397346681d63c1769967a"> 4128</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL5_BBA                (*(volatile unsigned long *) 0x420C1314)</span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26e88a9a13a0c4b29f6fbb28b7b7db0a"> 4129</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4323cd583763d99872a096d8428b746"> 4130</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga561336cc2ab98d6254a4f39a62943f42"> 4131</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c4b25c21d064a5297d3a6ef10bdf22a"> 4132</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;</div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/* GP3PUL[PUL4] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04135"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac23fd0c28231a7b67eaaac70155c3fea"> 4135</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL4_BBA                (*(volatile unsigned long *) 0x420C1310)</span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07f083a3fe9f6351c17e1466bc8e4d86"> 4136</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9d43025086814c054e26bca999386f9"> 4137</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga928f5f1d3bc919a0adeb3edb6cdf8fed"> 4138</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04139"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d0c1839566218cdda46976c98348109"> 4139</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">/* GP3PUL[PUL3] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f61c8e6ba974b01526bb5e06979041c"> 4142</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL3_BBA                (*(volatile unsigned long *) 0x420C130C)</span></div><div class="line"><a name="l04143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33b60dbff69ff664b8ab86a013dcdce6"> 4143</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ed21ba5730d28b879da7b6cbcff0e47"> 4144</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04145"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcea33e5c32b1a8f410adb2e2eec682b"> 4145</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa9a4604530691c569dcfe6be3f36b03"> 4146</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables the internal pull up oncorresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="comment">/* GP3PUL[PUL2] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04149"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec0ee80710fc47624ec11470bff429b2"> 4149</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL2_BBA                (*(volatile unsigned long *) 0x420C1308)</span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38feda478a7cf04ee5972fa1ef314410"> 4150</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74eea0e1995f3527dd6905941f2806bb"> 4151</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed4bdb0d07be6669204a8b13996ce894"> 4152</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3414ff81f23fff4c6cf810b7509c99f"> 4153</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/* GP3PUL[PUL1] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0998d524b200a9c63c74b094b654c0f3"> 4156</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL1_BBA                (*(volatile unsigned long *) 0x420C1304)</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0971befe82ae9c8bda9145d419d98b6"> 4157</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74f44edc59dfe141d2a51d9abaacb116"> 4158</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85ee5c4fec058403a6f8cb7c6dc785ea"> 4159</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9379a12263a752f277c58af754d98ea"> 4160</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">/* GP3PUL[PUL0] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad79a2f1a53ce904fc01f0860de41975e"> 4163</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL0_BBA                (*(volatile unsigned long *) 0x420C1300)</span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14a2ca0fcb1bc3a1c752422f3555fdcd"> 4164</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7565cca36ee65dac5fe52b7a7ed0b0c6"> 4165</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b24e131dcce3011cdab7d51f69606c7"> 4166</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0e7eb111ae934fbb9e28b6de64c7923"> 4167</a></span>&#160;<span class="preprocessor">#define GP3PUL_PUL0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="comment">/* Reset Value for GP3OCE*/</span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8a9244caaa6137b074813f5d312ec43"> 4170</a></span>&#160;<span class="preprocessor">#define GP3OCE_RVAL                    0x0</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">/* GP3OCE[OCE7] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6c7f4bbb6fa972b27c0dc8158f86317"> 4173</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE7_BBA                (*(volatile unsigned long *) 0x420C139C)</span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68506e9f29dadc8c8d89353132504f84"> 4174</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1ffaeb0738197fbf462aac72bc5d349"> 4175</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31c2cafaa16631b7cb016d16fb5aff42"> 4176</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9aa173fd381146b6e893f258e4a21fd2"> 4177</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="comment">/* GP3OCE[OCE6] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0834949ad8d1b76f6a67746b51efe28e"> 4180</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE6_BBA                (*(volatile unsigned long *) 0x420C1398)</span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga945c7aa0514a6e9d96dee74879048d9a"> 4181</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga009ab0410c3de150cb447ae9d806068a"> 4182</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3142130a288688e4a0b94c0533d83ba4"> 4183</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7767c311c7339945690fd879b7613be4"> 4184</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="comment">/* GP3OCE[OCE5] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad73619dce1851c4e6f276b5d396bfc74"> 4187</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE5_BBA                (*(volatile unsigned long *) 0x420C1394)</span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b84251789f4555bac2871b20487f65f"> 4188</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95496f9976506e8896ab59df3036d040"> 4189</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac63b9866bfd7ad6c4dfa1c2d41d65311"> 4190</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19d59c478695350d317c71289ddded46"> 4191</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/* GP3OCE[OCE4] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca60fa2cf4a516e8e639cc39fe46f4e1"> 4194</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE4_BBA                (*(volatile unsigned long *) 0x420C1390)</span></div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa78f8d0505d2af09c0b69e9a213ddc87"> 4195</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2c0fc8c6f4a1540fa6fdbcacacc0354"> 4196</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b41cebda72fd7c2350e1cbc137a95c8"> 4197</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40c6efd34ca3bf9f497b059a4dfdfa12"> 4198</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;</div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/* GP3OCE[OCE3] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga674fe36b811939453019e6a565679cbb"> 4201</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE3_BBA                (*(volatile unsigned long *) 0x420C138C)</span></div><div class="line"><a name="l04202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31483d8bf87df6b888ce594e5ce26f35"> 4202</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga450a13cf776b3777773d8c80275d4ac3"> 4203</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30294bb33994caed3c4be00399e119ae"> 4204</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae263fefdbe6d7d012ac799009894250d"> 4205</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="comment">/* GP3OCE[OCE2] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab45880a762a580c464912f85abbb46cb"> 4208</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE2_BBA                (*(volatile unsigned long *) 0x420C1388)</span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85bc1a2098c4516894a099828245cd12"> 4209</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b031617db58c7023a2b9265b2061270"> 4210</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f5743d7883530ee7b3c80381177c3b7"> 4211</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadae84f6c1db344e53773d04c2dbfdd78"> 4212</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;</div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="comment">/* GP3OCE[OCE1] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f431c53c9c3d167a426f93e12aa836d"> 4215</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE1_BBA                (*(volatile unsigned long *) 0x420C1384)</span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga779ca258f465c3dfb6aca8c569f56c33"> 4216</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c54219dad3ab53fda9e5f134f92bbd4"> 4217</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e0a1387e7dce5633b487dcd37d8e4c2"> 4218</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46ac6b33cc759ad5010e3e783e897e4b"> 4219</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;</div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="comment">/* GP3OCE[OCE0] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99cbfa6030b9d4a3af9dd4a092859fea"> 4222</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE0_BBA                (*(volatile unsigned long *) 0x420C1380)</span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga892a1efef8ded61a3e26ae517e44a8e2"> 4223</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f1784d5f8928e8b7b67c5c8ec3686d0"> 4224</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4872639bc769d0e56705eb28f270c7cd"> 4225</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace08731e14058249c13e1cbb081c8667"> 4226</a></span>&#160;<span class="preprocessor">#define GP3OCE_OCE0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">/* Reset Value for GP3IN*/</span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1437d0deadf8ca83e4183ea9c10f7bbb"> 4229</a></span>&#160;<span class="preprocessor">#define GP3IN_RVAL                     0xFF</span></div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;</div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="comment">/* GP3IN[IN7] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga641778d56ea76be09fe686c2bc36651c"> 4232</a></span>&#160;<span class="preprocessor">#define GP3IN_IN7_BBA                  (*(volatile unsigned long *) 0x420C149C)</span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19cf6067ddf2abd1cabba404bb1f270d"> 4233</a></span>&#160;<span class="preprocessor">#define GP3IN_IN7_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb3f3bb47e0af82a8d38728a86e1cf09"> 4234</a></span>&#160;<span class="preprocessor">#define GP3IN_IN7                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4de543816e7a59b2d3cdd8cc417cc47b"> 4235</a></span>&#160;<span class="preprocessor">#define GP3IN_IN7_LOW                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e96c9b0bd9d46df6ae1b47971a2f3bc"> 4236</a></span>&#160;<span class="preprocessor">#define GP3IN_IN7_HIGH                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;</div><div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="comment">/* GP3IN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7272fb7ac1b2625efbd99aadb3b0288d"> 4239</a></span>&#160;<span class="preprocessor">#define GP3IN_IN6_BBA                  (*(volatile unsigned long *) 0x420C1498)</span></div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac981afb518578a24ea372212398cf374"> 4240</a></span>&#160;<span class="preprocessor">#define GP3IN_IN6_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a4e06d9688f4bc41cb4533a42f9777c"> 4241</a></span>&#160;<span class="preprocessor">#define GP3IN_IN6                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8046f0b2897e0d52fa6b84d60c6d5a25"> 4242</a></span>&#160;<span class="preprocessor">#define GP3IN_IN6_LOW                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa72637e509abd7b9acf1c9ebb95564d3"> 4243</a></span>&#160;<span class="preprocessor">#define GP3IN_IN6_HIGH                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="comment">/* GP3IN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c95e2dbe27ec7741fbb95030b9d30cf"> 4246</a></span>&#160;<span class="preprocessor">#define GP3IN_IN5_BBA                  (*(volatile unsigned long *) 0x420C1494)</span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d37f1382aeadb2ae241095bae711be5"> 4247</a></span>&#160;<span class="preprocessor">#define GP3IN_IN5_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6cfb191a817395523b46176792525fb"> 4248</a></span>&#160;<span class="preprocessor">#define GP3IN_IN5                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae499a2a7e78bc3a3da59a8397f43ff8a"> 4249</a></span>&#160;<span class="preprocessor">#define GP3IN_IN5_LOW                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac90873debbfbb6565c4454bbf72b0c1f"> 4250</a></span>&#160;<span class="preprocessor">#define GP3IN_IN5_HIGH                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;</div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">/* GP3IN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6cfb80579a0b91fdad9b763eb84ac08"> 4253</a></span>&#160;<span class="preprocessor">#define GP3IN_IN4_BBA                  (*(volatile unsigned long *) 0x420C1490)</span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50a1192cd850085fa792af25cedfb505"> 4254</a></span>&#160;<span class="preprocessor">#define GP3IN_IN4_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c9dfeb1184d8a0d9929a78426848717"> 4255</a></span>&#160;<span class="preprocessor">#define GP3IN_IN4                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0614933b1450ec1ad225afe9d8d00ed"> 4256</a></span>&#160;<span class="preprocessor">#define GP3IN_IN4_LOW                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fa53f291b65d4d3445740b3be5280c5"> 4257</a></span>&#160;<span class="preprocessor">#define GP3IN_IN4_HIGH                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;</div><div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="comment">/* GP3IN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdaec15dd3b6a448c2513be02e5a4fbf"> 4260</a></span>&#160;<span class="preprocessor">#define GP3IN_IN3_BBA                  (*(volatile unsigned long *) 0x420C148C)</span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49d480c9d46c5fe329b7455aba9ffbf9"> 4261</a></span>&#160;<span class="preprocessor">#define GP3IN_IN3_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3caa8258a237fbafb8201fa29b832120"> 4262</a></span>&#160;<span class="preprocessor">#define GP3IN_IN3                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ea600abeac9c450ce564643dff6043f"> 4263</a></span>&#160;<span class="preprocessor">#define GP3IN_IN3_LOW                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa27652b85a012fb90e1f6aa44ffd452b"> 4264</a></span>&#160;<span class="preprocessor">#define GP3IN_IN3_HIGH                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;</div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/* GP3IN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f79c7d589ec4b22fb5506a7f3639f9b"> 4267</a></span>&#160;<span class="preprocessor">#define GP3IN_IN2_BBA                  (*(volatile unsigned long *) 0x420C1488)</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3ea4e0031e93f6b752ae77753cc7c48"> 4268</a></span>&#160;<span class="preprocessor">#define GP3IN_IN2_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga964d8c7a5ceab50f859538007ec5aa61"> 4269</a></span>&#160;<span class="preprocessor">#define GP3IN_IN2                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga411c48f0ad0bce312b9dc6bc150a3f45"> 4270</a></span>&#160;<span class="preprocessor">#define GP3IN_IN2_LOW                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0b2beab41a4a935155d3069e7bf2634"> 4271</a></span>&#160;<span class="preprocessor">#define GP3IN_IN2_HIGH                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;</div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment">/* GP3IN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae786aea69d8e521b23d8f98f4e03a9fe"> 4274</a></span>&#160;<span class="preprocessor">#define GP3IN_IN1_BBA                  (*(volatile unsigned long *) 0x420C1484)</span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac73e719d5e8a82acfe0f104397ca121e"> 4275</a></span>&#160;<span class="preprocessor">#define GP3IN_IN1_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ed1a1b7ff33b9858dd0e66605e11559"> 4276</a></span>&#160;<span class="preprocessor">#define GP3IN_IN1                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf135512ba8ffaacc8a7f624126c271d2"> 4277</a></span>&#160;<span class="preprocessor">#define GP3IN_IN1_LOW                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeef75ca8e7b97b3c886b2e05da83efe6"> 4278</a></span>&#160;<span class="preprocessor">#define GP3IN_IN1_HIGH                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;</div><div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;<span class="comment">/* GP3IN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa18466f08124c4f8fcf2f2c2941e43ee"> 4281</a></span>&#160;<span class="preprocessor">#define GP3IN_IN0_BBA                  (*(volatile unsigned long *) 0x420C1480)</span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a66898cef6bc2a377bb868418a937f9"> 4282</a></span>&#160;<span class="preprocessor">#define GP3IN_IN0_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4b0027c6d80f83133f000af8a232bad"> 4283</a></span>&#160;<span class="preprocessor">#define GP3IN_IN0                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a8f4ff5d5e80dd390ee3403f1b2be59"> 4284</a></span>&#160;<span class="preprocessor">#define GP3IN_IN0_LOW                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f3210e8d108cbe82a2add3dc4b9ff1b"> 4285</a></span>&#160;<span class="preprocessor">#define GP3IN_IN0_HIGH                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;</div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="comment">/* Reset Value for GP3OUT*/</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a2b9229e3297c2c86ec57a98f95cc3b"> 4288</a></span>&#160;<span class="preprocessor">#define GP3OUT_RVAL                    0x0</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;</div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="comment">/* GP3OUT[OUT7] - Output for port pin. */</span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae4589d573e982a63424c8a9120435400"> 4291</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT7_BBA                (*(volatile unsigned long *) 0x420C151C)</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0991717fc4b54a54b56e9f09a49b89d"> 4292</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad92b806e07555b537e6eca812c20087f"> 4293</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f81d3a49190b7e2cf055f1892c83696"> 4294</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT7_LOW                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7328c200a3270d4784b8b2387f83ccb"> 4295</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT7_HIGH               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;</div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="comment">/* GP3OUT[OUT6] - Output for port pin. */</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga951791c698af41da730fe8a1bce5529d"> 4298</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT6_BBA                (*(volatile unsigned long *) 0x420C1518)</span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa300abc116b2b41eba173bd71c4bc5c2"> 4299</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa439e2dda13167f05b6affd7f0881b92"> 4300</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f881bd8c6fee1503e8a8f2a97929355"> 4301</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT6_LOW                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19deec050ba32d894190736b09c64df0"> 4302</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT6_HIGH               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;</div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="comment">/* GP3OUT[OUT5] - Output for port pin. */</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65991f70af049bcd690e5195dc4ad992"> 4305</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT5_BBA                (*(volatile unsigned long *) 0x420C1514)</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac05d556fc7071b1b21c674c7c715056d"> 4306</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d319c49f085db969bd69ec696916263"> 4307</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1286b0c9bcd423e8bba8c2b3e0dfc75c"> 4308</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT5_LOW                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1ea247081bc50dd1e17e491896e891b"> 4309</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT5_HIGH               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">/* GP3OUT[OUT4] - Output for port pin. */</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32342da9b9ca95991e583eb9029a1b83"> 4312</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT4_BBA                (*(volatile unsigned long *) 0x420C1510)</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef5408cf5628d10503dd45d43c4a3f38"> 4313</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf303178eed724325d64fcd093534f97c"> 4314</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c7ae97b2fd462ff1c5f01f0b7887df4"> 4315</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT4_LOW                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga733a2ad1d96a20abf38823d39c2c014d"> 4316</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT4_HIGH               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="comment">/* GP3OUT[OUT3] - Output for port pin. */</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96be469c3e540367267e691cf588e9a6"> 4319</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT3_BBA                (*(volatile unsigned long *) 0x420C150C)</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1937a54f2d410ce14b490678014907a"> 4320</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9423eefd55a4b1e5df612ab54da33a5"> 4321</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45e499ed7d5cebeca8110fc2aebebbde"> 4322</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT3_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79e2b25e6fa37deb7dac8734f2b7cf14"> 4323</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT3_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;</div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="comment">/* GP3OUT[OUT2] - Output for port pin. */</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad748b6df5a291b0570de4f390b0699a5"> 4326</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT2_BBA                (*(volatile unsigned long *) 0x420C1508)</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga848fa2c5e8e890cd57980a14d8b7c16a"> 4327</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga453dddd4d0295a2b26ed5e43f72048fc"> 4328</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94715e837128af2c1bee67e55bb0e126"> 4329</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT2_LOW                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad34f987ef6fafac53bd6898dcd44fd44"> 4330</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT2_HIGH               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;</div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* GP3OUT[OUT1] - Output for port pin. */</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8683bc9d23cf2c9f813390c69c359592"> 4333</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT1_BBA                (*(volatile unsigned long *) 0x420C1504)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5a5b1f634c47de987aa9e26e4020c78"> 4334</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69848651762aae513a4dfa132db0875d"> 4335</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4296598793c13f970b1364c3718bc2d9"> 4336</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT1_LOW                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cd9c1ace8bd83dae91ad30c33ba2f5f"> 4337</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT1_HIGH               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="comment">/* GP3OUT[OUT0] - Output for port pin. */</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9ef0ded5a087941b658bba9d90d9080"> 4340</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT0_BBA                (*(volatile unsigned long *) 0x420C1500)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga772797aa283495f40730b94455df7169"> 4341</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace3f92d0c24801c8bb85e70fcfdb173e"> 4342</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga682c0875ec751f5729b308be93f3a407"> 4343</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT0_LOW                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34de8c27bdb2fe3906c33867a29bcce8"> 4344</a></span>&#160;<span class="preprocessor">#define GP3OUT_OUT0_HIGH               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;</div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="comment">/* Reset Value for GP3SET*/</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f8579223a9f009e66fabced90e1ab3b"> 4347</a></span>&#160;<span class="preprocessor">#define GP3SET_RVAL                    0x0</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;</div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="comment">/* GP3SET[SET7] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91c0b67d6596c36e5841c59949790c04"> 4350</a></span>&#160;<span class="preprocessor">#define GP3SET_SET7_BBA                (*(volatile unsigned long *) 0x420C159C)</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41934aabc69eb6c62b0af84c277062cb"> 4351</a></span>&#160;<span class="preprocessor">#define GP3SET_SET7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed64421f96bc025817630205db7f2832"> 4352</a></span>&#160;<span class="preprocessor">#define GP3SET_SET7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabe1f0e89151074770389d1c8a4d363b"> 4353</a></span>&#160;<span class="preprocessor">#define GP3SET_SET7_SET                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">/* GP3SET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad405a8b056694a89415ef3e39a9ed6c1"> 4356</a></span>&#160;<span class="preprocessor">#define GP3SET_SET6_BBA                (*(volatile unsigned long *) 0x420C1598)</span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1ec28f5674c28cbc19f68c181cca442"> 4357</a></span>&#160;<span class="preprocessor">#define GP3SET_SET6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade4a2f3da9d53f34fad6f0d2d1b57063"> 4358</a></span>&#160;<span class="preprocessor">#define GP3SET_SET6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35b287c8ae536731de9469325131872d"> 4359</a></span>&#160;<span class="preprocessor">#define GP3SET_SET6_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;</div><div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="comment">/* GP3SET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7b0c56bba79245dcd74b8ba082c25e9"> 4362</a></span>&#160;<span class="preprocessor">#define GP3SET_SET5_BBA                (*(volatile unsigned long *) 0x420C1594)</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5971ecb8f0a643ec68c179d630c7669e"> 4363</a></span>&#160;<span class="preprocessor">#define GP3SET_SET5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d69e719df11cd0033e60a29e161e614"> 4364</a></span>&#160;<span class="preprocessor">#define GP3SET_SET5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a45d1d0c522fe7dde3c372a0d71ad45"> 4365</a></span>&#160;<span class="preprocessor">#define GP3SET_SET5_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;</div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="comment">/* GP3SET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga466fd81cb19da22c9855b71e5e07bf70"> 4368</a></span>&#160;<span class="preprocessor">#define GP3SET_SET4_BBA                (*(volatile unsigned long *) 0x420C1590)</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c345621665a5d4d6c8bd5349a8b36e7"> 4369</a></span>&#160;<span class="preprocessor">#define GP3SET_SET4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f072d4f299a2c2e409442449980d6de"> 4370</a></span>&#160;<span class="preprocessor">#define GP3SET_SET4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga434a6dc2edf5c6ad237b6bed1048fc98"> 4371</a></span>&#160;<span class="preprocessor">#define GP3SET_SET4_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;</div><div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;<span class="comment">/* GP3SET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa69ccd9dc22d8c7d05ee5a23d5659e2f"> 4374</a></span>&#160;<span class="preprocessor">#define GP3SET_SET3_BBA                (*(volatile unsigned long *) 0x420C158C)</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7097f757259c0e6ac8f9571a7a15b858"> 4375</a></span>&#160;<span class="preprocessor">#define GP3SET_SET3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac81a10f482937cffb09f5e555d197548"> 4376</a></span>&#160;<span class="preprocessor">#define GP3SET_SET3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bb97f07eb6c60d9f21123b4fca0790a"> 4377</a></span>&#160;<span class="preprocessor">#define GP3SET_SET3_SET                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;</div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="comment">/* GP3SET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf245d53ce9fbb52f4edee282717166da"> 4380</a></span>&#160;<span class="preprocessor">#define GP3SET_SET2_BBA                (*(volatile unsigned long *) 0x420C1588)</span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0981556181ce0181e5f67ffd4b2ba2d2"> 4381</a></span>&#160;<span class="preprocessor">#define GP3SET_SET2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7951c5054c59f70dfca62a4d17f38a26"> 4382</a></span>&#160;<span class="preprocessor">#define GP3SET_SET2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4aa41e455352177b876f71435b78335"> 4383</a></span>&#160;<span class="preprocessor">#define GP3SET_SET2_SET                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;</div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="comment">/* GP3SET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1d4baff56178df01f60e0bf6272612c"> 4386</a></span>&#160;<span class="preprocessor">#define GP3SET_SET1_BBA                (*(volatile unsigned long *) 0x420C1584)</span></div><div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga711881062a820519cb125e59e6407ad9"> 4387</a></span>&#160;<span class="preprocessor">#define GP3SET_SET1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad38f18f034f0f9c3a1cc8d8fdd9a7fc8"> 4388</a></span>&#160;<span class="preprocessor">#define GP3SET_SET1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0966d5346132f4e865a49997f6a04014"> 4389</a></span>&#160;<span class="preprocessor">#define GP3SET_SET1_SET                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="comment">/* GP3SET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d4d938ed3fcf382c949a23dd40a2bde"> 4392</a></span>&#160;<span class="preprocessor">#define GP3SET_SET0_BBA                (*(volatile unsigned long *) 0x420C1580)</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c759ea329ad7effcc866ac915012f98"> 4393</a></span>&#160;<span class="preprocessor">#define GP3SET_SET0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc33a42acadc19214275ab7b21614205"> 4394</a></span>&#160;<span class="preprocessor">#define GP3SET_SET0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88f1636c46199e46fb7d52ea3997445a"> 4395</a></span>&#160;<span class="preprocessor">#define GP3SET_SET0_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="comment">/* Reset Value for GP3CLR*/</span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c615164490a19e36fe68f897f36576c"> 4398</a></span>&#160;<span class="preprocessor">#define GP3CLR_RVAL                    0x0</span></div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;</div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="comment">/* GP3CLR[CLR7] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga82a186f657c00efc199109875cf874a2"> 4401</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR7_BBA                (*(volatile unsigned long *) 0x420C161C)</span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab922a1ac5ddf21717965c00c24c8aa25"> 4402</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94c87b4a623c77fe6d1b96f2810c1e35"> 4403</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca3bcb6c81430e7c585ae65e45e00906"> 4404</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR7_CLR                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="comment">/* GP3CLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab39605db5b7048c11f071ae41298ee4a"> 4407</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR6_BBA                (*(volatile unsigned long *) 0x420C1618)</span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2937477dd255279cdd58d009d62a8ca"> 4408</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3531471055cec0918120ca21d3c63827"> 4409</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3134ad376bf7edd7c2d4942bd8c6944f"> 4410</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR6_CLR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment">/* GP3CLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab96280767dd10755e305b6f806229e82"> 4413</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR5_BBA                (*(volatile unsigned long *) 0x420C1614)</span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd7459a579d77a5a751b4209bc32bc50"> 4414</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga330d5b0dc7e0318599a9d3870a79ce10"> 4415</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5297857d866eea9a397ae2f2b85de055"> 4416</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR5_CLR                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="comment">/* GP3CLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2266c9d5051c82542dfbf7f0cc3ea7ee"> 4419</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR4_BBA                (*(volatile unsigned long *) 0x420C1610)</span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b4d6760591f50aaae41448c5d04e684"> 4420</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga272942fdbfa74f5e40a50acc97dc015f"> 4421</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga104a22ba05f31f5b1e1d4066919b3c2d"> 4422</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR4_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="comment">/* GP3CLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga958af75a697c3d94ba5ae145c2721d2f"> 4425</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR3_BBA                (*(volatile unsigned long *) 0x420C160C)</span></div><div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13d2544aa8e4283c590c13a3c8624fd9"> 4426</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9367231ab2b9804283cadf6c483e63e"> 4427</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae06e0b937e062c2c09ea09d90f134c77"> 4428</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR3_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="comment">/* GP3CLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaccae31543a3ff37fbbe3f5c146952fe3"> 4431</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR2_BBA                (*(volatile unsigned long *) 0x420C1608)</span></div><div class="line"><a name="l04432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace1c43506ca169bd1751e6e4892f3061"> 4432</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3b923f086a8e6763c08ece69cc3cbde"> 4433</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad34b25dc22846ee8e1cc7dc0d2befe0b"> 4434</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR2_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="comment">/* GP3CLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga891339fc9b225262c5214cd13439b92e"> 4437</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR1_BBA                (*(volatile unsigned long *) 0x420C1604)</span></div><div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07629f2644dda8652c4e24f16d2327d3"> 4438</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3398f03287e85afc259383edb7944c31"> 4439</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6e1a2360b74c72ed02f2208bf374b0c"> 4440</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR1_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;</div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="comment">/* GP3CLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2d9b821b9ba1a02d293b615a0960282"> 4443</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR0_BBA                (*(volatile unsigned long *) 0x420C1600)</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84aba7b1a180fc721f6c9ce6e0dca31e"> 4444</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75263cf48e521da3842471369510cc25"> 4445</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab81eea4edb8a5629996fdd2b30241aed"> 4446</a></span>&#160;<span class="preprocessor">#define GP3CLR_CLR0_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="comment">/* Reset Value for GP3TGL*/</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3d86876d232604e3caf896a31368bcc"> 4449</a></span>&#160;<span class="preprocessor">#define GP3TGL_RVAL                    0x0</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;</div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="comment">/* GP3TGL[TGL7] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga202b6b50e49c63fa9a277d40c03cdc35"> 4452</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL7_BBA                (*(volatile unsigned long *) 0x420C169C)</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e029b1fbc77dcf7dfe4d4e8e43d0517"> 4453</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3316a0316d09bd7dfc87b0850dabe68"> 4454</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0972180c18226088b1fb6cc92148e102"> 4455</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL7_TGL                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">/* GP3TGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9527222b593b87b65d6628fa76864fb"> 4458</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL6_BBA                (*(volatile unsigned long *) 0x420C1698)</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50add463fa8b56ab6f99f6ee5f7e683d"> 4459</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b2ad43b3b68a4a398541d2735257a45"> 4460</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1f2cc96b65cb2be16cbe2d27e170e0e"> 4461</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL6_TGL                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;</div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="comment">/* GP3TGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga913d7d78b2032aca3ad8df4d94512cd2"> 4464</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL5_BBA                (*(volatile unsigned long *) 0x420C1694)</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga653f706be211d8d40689344ccf4034c4"> 4465</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7912396f4ec6ea55e7cd896eaedb201"> 4466</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bc6ad91057128f2326e2b894c98bc0b"> 4467</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL5_TGL                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;</div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="comment">/* GP3TGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8a535607bb5514551b5515c6de9b289"> 4470</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL4_BBA                (*(volatile unsigned long *) 0x420C1690)</span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19dc25361bdc49b655ad79d7e08e4f50"> 4471</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga335f21906dfe9716d87af23c59f1f18c"> 4472</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga407bbd721b0e097afd3385e6a418ffd5"> 4473</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL4_TGL                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="comment">/* GP3TGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd42c5b9e5f3568ded3d1d4375fe1ce9"> 4476</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL3_BBA                (*(volatile unsigned long *) 0x420C168C)</span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacaaf1b48fe0f5a1452b07e556403e2d6"> 4477</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53b132630337f55af6936c5737eeaee2"> 4478</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d0067cc40c5a0daf2c7d5546b716ba5"> 4479</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL3_TGL                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="comment">/* GP3TGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d5ffdac7895b90aa5db2aa59c1bd919"> 4482</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL2_BBA                (*(volatile unsigned long *) 0x420C1688)</span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec7237dcd04ef55a59a4bd1cc8a4a58e"> 4483</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f884a949b5e6edf85858ed3bb0bdb10"> 4484</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7336962ee56eaff956827a3cbd472efc"> 4485</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL2_TGL                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;</div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">/* GP3TGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b2e7651aa002587c007cbc44ab0ee6c"> 4488</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL1_BBA                (*(volatile unsigned long *) 0x420C1684)</span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga976cc3bd19488b66ee7a672b4166cfc0"> 4489</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae23ab1842f4b1db1071d46887be0448f"> 4490</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00f7233db0032eba15c2ff8c5ce84f63"> 4491</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL1_TGL                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;</div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">/* GP3TGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9058ba2b696b2a64b5fdaf07b793823"> 4494</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL0_BBA                (*(volatile unsigned long *) 0x420C1680)</span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga124510a4b624c0695cb61f12cd43e9fe"> 4495</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25584fc67297f861a2acdb67516b9bd9"> 4496</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fa06aceafc1c852221fd47476860794"> 4497</a></span>&#160;<span class="preprocessor">#define GP3TGL_TGL0_TGL                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define          GP4CON                                     (*(volatile unsigned short int *) 0x400060C0)</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define          GP4OEN                                     (*(volatile unsigned char      *) 0x400060C4)</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define          GP4PUL                                     (*(volatile unsigned char      *) 0x400060C8)</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define          GP4OCE                                     (*(volatile unsigned char      *) 0x400060CC)</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define          GP4IN                                      (*(volatile unsigned char      *) 0x400060D4)</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define          GP4OUT                                     (*(volatile unsigned char      *) 0x400060D8)</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define          GP4SET                                     (*(volatile unsigned char      *) 0x400060DC)</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define          GP4CLR                                     (*(volatile unsigned char      *) 0x400060E0)</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define          GP4TGL                                     (*(volatile unsigned char      *) 0x400060E4)</span></div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="comment">/* Reset Value for GP4CON*/</span></div><div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22b35477f235f942e552f0c18e90c5ed"> 4512</a></span>&#160;<span class="preprocessor">#define GP4CON_RVAL                    0x0</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="comment">/* GP4CON[CON7] - Configuration bits for P4.7 */</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafebc7e514d11fa225f6f82aea7ec8665"> 4515</a></span>&#160;<span class="preprocessor">#define GP4CON_CON7_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8aa4b220c68d4ad1754965b2e4e01d9a"> 4516</a></span>&#160;<span class="preprocessor">#define GP4CON_CON7_GPIO               (0x1   &lt;&lt; 14 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bfd006e0ccb704da3e3798a173b739c"> 4517</a></span>&#160;<span class="preprocessor">#define GP4CON_CON7_PWM7               (0x2   &lt;&lt; 14 ) </span><span class="comment">/* PWM7                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">/* GP4CON[CON6] - Configuration bits for P4.6 */</span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf40c68d7eec183ff7a905e9f798b2b84"> 4520</a></span>&#160;<span class="preprocessor">#define GP4CON_CON6_MSK                (0x3   &lt;&lt; 12 )</span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeda71e7bbe63b4b78008eb2ba56c7ca4"> 4521</a></span>&#160;<span class="preprocessor">#define GP4CON_CON6_GPIO               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c198aff12d42f4408a2c7a5742ac7c7"> 4522</a></span>&#160;<span class="preprocessor">#define GP4CON_CON6_PWM6               (0x2   &lt;&lt; 12 ) </span><span class="comment">/* PWM6                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">/* GP4CON[CON5] - Configuration bits for P4.5 */</span></div><div class="line"><a name="l04525"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga571d72ac4b28d83a13357050dcd5caaa"> 4525</a></span>&#160;<span class="preprocessor">#define GP4CON_CON5_MSK                (0x3   &lt;&lt; 10 )</span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf1bf49f9e8984544d1b4861288f2fca"> 4526</a></span>&#160;<span class="preprocessor">#define GP4CON_CON5_GPIO               (0x1   &lt;&lt; 10 ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31e478e7143198a88b81bc724bc3dcf7"> 4527</a></span>&#160;<span class="preprocessor">#define GP4CON_CON5_PWM5               (0x2   &lt;&lt; 10 ) </span><span class="comment">/* PWM5                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;</div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">/* GP4CON[CON4] - Configuration bits for P4.4 */</span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc51e3c16e827002ef891e1bcf0277b3"> 4530</a></span>&#160;<span class="preprocessor">#define GP4CON_CON4_MSK                (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l04531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1292e7e42a39e2ea1524f22f8e104e1"> 4531</a></span>&#160;<span class="preprocessor">#define GP4CON_CON4_GPIO               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaff0d8a57ae12180854071106398cc2b"> 4532</a></span>&#160;<span class="preprocessor">#define GP4CON_CON4_PWM4               (0x2   &lt;&lt; 8  ) </span><span class="comment">/* PWM4                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">/* GP4CON[CON3] - Configuration bits for P4.3 */</span></div><div class="line"><a name="l04535"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab893daa44b8e9321323cbf2f3c6b13d"> 4535</a></span>&#160;<span class="preprocessor">#define GP4CON_CON3_MSK                (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga912a1312f73d2f1b6d0eebcce9696201"> 4536</a></span>&#160;<span class="preprocessor">#define GP4CON_CON3_GPIO               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a1de27d1d8fde1c35fd7db61339aff3"> 4537</a></span>&#160;<span class="preprocessor">#define GP4CON_CON3_PWM3               (0x2   &lt;&lt; 6  ) </span><span class="comment">/* PWM3                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">/* GP4CON[CON2] - Configuration bits for P4.2 */</span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad37682798824f2c2a0d5f7113aa0c0b3"> 4540</a></span>&#160;<span class="preprocessor">#define GP4CON_CON2_MSK                (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd3124958e1a06e4936ef106137c8a07"> 4541</a></span>&#160;<span class="preprocessor">#define GP4CON_CON2_GPIO               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0772d8d2af02c81a166cdc20483c9db1"> 4542</a></span>&#160;<span class="preprocessor">#define GP4CON_CON2_PWM2               (0x2   &lt;&lt; 4  ) </span><span class="comment">/* PWM2                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad50dd05fa1d09fdc31aa3c7f2d5ca8be"> 4543</a></span>&#160;<span class="preprocessor">#define GP4CON_CON2_SPI0CS             (0x3   &lt;&lt; 4  ) </span><span class="comment">/* SPI0CS                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">/* GP4CON[CON1] - Configuration bits for P4.1 */</span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35df34be20b3c8ca494023f68a52321a"> 4546</a></span>&#160;<span class="preprocessor">#define GP4CON_CON1_MSK                (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30131fb3a487c2846518156bfd4922be"> 4547</a></span>&#160;<span class="preprocessor">#define GP4CON_CON1_GPIO               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a24b9bf833ff05c8c328a79e8a04ec1"> 4548</a></span>&#160;<span class="preprocessor">#define GP4CON_CON1_PWM1               (0x2   &lt;&lt; 2  ) </span><span class="comment">/* PWM1                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">/* GP4CON[CON0] - Configuration bits for P4.0 */</span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06781640181db2662a58010e65346a95"> 4551</a></span>&#160;<span class="preprocessor">#define GP4CON_CON0_MSK                (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad96234baa8d053c8f71dc229902b641b"> 4552</a></span>&#160;<span class="preprocessor">#define GP4CON_CON0_GPIO               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* GPIO                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga381dea394cd901e2f53b41e74f7fdc62"> 4553</a></span>&#160;<span class="preprocessor">#define GP4CON_CON0_PWM0               (0x2   &lt;&lt; 0  ) </span><span class="comment">/* PWM0                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;</div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">/* Reset Value for GP4OEN*/</span></div><div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace3e2f4edc4774b36fd7012cce1dbf82"> 4556</a></span>&#160;<span class="preprocessor">#define GP4OEN_RVAL                    0x0</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">/* GP4OEN[OEN7] - Port pin direction. */</span></div><div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78132f1e1e732a762f37e9a3663e95e9"> 4559</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN7_BBA                (*(volatile unsigned long *) 0x420C189C)</span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga755acbf1398263f67fb4127fa700c038"> 4560</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c582955031a12f4e687bc9fc314d4a7"> 4561</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2e9b3627626e648008d641d0a31fd8c"> 4562</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN7_IN                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48e7fb6c54e3ffe4b2fa7e4bbb019ba6"> 4563</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN7_OUT                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">/* GP4OEN[OEN6] - Port pin direction. */</span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73c4fc231b47dadb2e899ba982d1fb86"> 4566</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN6_BBA                (*(volatile unsigned long *) 0x420C1898)</span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25d3a8ecba8cb01acd3be846a6eb7b04"> 4567</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7876dcf8b7078a9a86132c061e85b93"> 4568</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52c62965ba3725a4a709a7964665cdf1"> 4569</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN6_IN                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae118f39006c9361b3763f1c08b7c26cb"> 4570</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN6_OUT                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">/* GP4OEN[OEN5] - Port pin direction. */</span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c818241e70330e1bf28fe574c615ecd"> 4573</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN5_BBA                (*(volatile unsigned long *) 0x420C1894)</span></div><div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga879e0a56dc2446a1c9e6014603722213"> 4574</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72e94c370e885dd6d65be32140c381aa"> 4575</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1aa2042034687c48928692ca4c006848"> 4576</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN5_IN                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e62b6ec137f9106d26e3087637cd6f8"> 4577</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN5_OUT                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;</div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="comment">/* GP4OEN[OEN4] - Port pin direction. */</span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cb2743f3710f9739c8d6e65cc42cc25"> 4580</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN4_BBA                (*(volatile unsigned long *) 0x420C1890)</span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1255e8c27f8bccb761837f1fa956cfc0"> 4581</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga015e5ba45de8604c6e9c0e0675e98188"> 4582</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c8f31d3731b03235bce70984643a642"> 4583</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN4_IN                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c4c140160548636f157409849920535"> 4584</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN4_OUT                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="comment">/* GP4OEN[OEN3] - Port pin direction. */</span></div><div class="line"><a name="l04587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa508412b97311265fd090b77dfeab464"> 4587</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN3_BBA                (*(volatile unsigned long *) 0x420C188C)</span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f1afc9c13cce3860791399117e8b584"> 4588</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga108d4ce6ee9da3c9376a9bbf058c42ba"> 4589</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73451bcb668b8acf4a6e0640aa0c5db1"> 4590</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN3_IN                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad373c30a850ee0904645c7b6d33e9694"> 4591</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN3_OUT                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="comment">/* GP4OEN[OEN2] - Port pin direction. */</span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad44c8ba3eda037059ac9df208c58c7a8"> 4594</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN2_BBA                (*(volatile unsigned long *) 0x420C1888)</span></div><div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9cb4d4685226d251c600bf7f5c28e8e"> 4595</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04596"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa72fcd538d42b56786897d85cf6b6db2"> 4596</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac57af93100df6e50baaa6a2f8328f356"> 4597</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN2_IN                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c95023a22c1670ada2050bbb41c8f26"> 4598</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN2_OUT                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;</div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="comment">/* GP4OEN[OEN1] - Port pin direction. */</span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28ff501996b7b03447fff0bb790affc7"> 4601</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN1_BBA                (*(volatile unsigned long *) 0x420C1884)</span></div><div class="line"><a name="l04602"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe37e5337c9bab8236ae15553821c091"> 4602</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d61a5f69d973d170355714a0104502b"> 4603</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf1cdab4459aaed5b7c1933062a5be15"> 4604</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN1_IN                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ec85fccf2643bec3ff30e6b5f5a048f"> 4605</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN1_OUT                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;</div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="comment">/* GP4OEN[OEN0] - Port pin direction. */</span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf292530dad34a5279f58fdc468a42396"> 4608</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN0_BBA                (*(volatile unsigned long *) 0x420C1880)</span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad666c210bf077651bbf5466c92be5bd9"> 4609</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57b1c0ad981a0a44eacddd5da33edfaf"> 4610</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9707a9364ffc7a4bbc19b51e8482e5da"> 4611</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN0_IN                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* IN. Configures pin as an input.  Disables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaa0d07b99dbc25374701159ba0ca690"> 4612</a></span>&#160;<span class="preprocessor">#define GP4OEN_OEN0_OUT                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* OUT. Enables the output on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">/* Reset Value for GP4PUL*/</span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga133c9b53fffd487cecf1e5fcdf066beb"> 4615</a></span>&#160;<span class="preprocessor">#define GP4PUL_RVAL                    0xFF</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="comment">/* GP4PUL[PUL7] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99f40b12163e30ec821652cca9779c31"> 4618</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL7_BBA                (*(volatile unsigned long *) 0x420C191C)</span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad79d9cdd6e3ec977fb94e97cf7ca75e2"> 4619</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a938fc1a5f908503148c8885d3881c9"> 4620</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf493f5163e005d5322d6fc0d0373d923"> 4621</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5672bb8e54a46ce3628906debe3e8053"> 4622</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;</div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">/* GP4PUL[PUL6] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1474958046af2445be1679ef288f3082"> 4625</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL6_BBA                (*(volatile unsigned long *) 0x420C1918)</span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf62d66d2627dcb1cde33b8349d37b76c"> 4626</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaade60998ced8bac8e99c22587e6246fe"> 4627</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb3034180213a00802faf33ee4eb7b47"> 4628</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga097a3038c266d5c8bcd0ba106d3f5ddf"> 4629</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="comment">/* GP4PUL[PUL5] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafee1b5e31e84a85b4c24b626bfb0581d"> 4632</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL5_BBA                (*(volatile unsigned long *) 0x420C1914)</span></div><div class="line"><a name="l04633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f0edef12facdf1f96739feba829ea5d"> 4633</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa953fc65c713af5ccb4b9274fc489ae9"> 4634</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga237f91fe04414f871a404dc8beaa43b0"> 4635</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22d703df502b9fcce6743e40d7c871f3"> 4636</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;</div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">/* GP4PUL[PUL4] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d5b13084867e0efe3665da08a54bd55"> 4639</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL4_BBA                (*(volatile unsigned long *) 0x420C1910)</span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68787f388a21c93b9219f33116876bcd"> 4640</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed96c69d563139a2f89d81e82b90402a"> 4641</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab260478737caff47eadf3fa9ca64a365"> 4642</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3b033cf9c7211625694bf223b28af5d"> 4643</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="comment">/* GP4PUL[PUL3] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9396a0326deccbc7fc19a000cf42faf8"> 4646</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL3_BBA                (*(volatile unsigned long *) 0x420C190C)</span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae66fd4e8e8840afac956ed8f52435285"> 4647</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78c4fb4dd09a46bb5574f8b3a0822332"> 4648</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54427972965e71abad39c24dba690380"> 4649</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b54a3d3332c881e6350473d6aa102ad"> 4650</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="comment">/* GP4PUL[PUL2] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafde3742f3f18028cfe8aa4ebc7c0d5a6"> 4653</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL2_BBA                (*(volatile unsigned long *) 0x420C1908)</span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0568de179bd57e806917514c515358b"> 4654</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga753604f1fa16ee3ef3eb688dc8caf642"> 4655</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd7439f4f309254f55d0a8661aad4dd4"> 4656</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c6f194bcf96d8d08e6e56c0c3b07288"> 4657</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;</div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment">/* GP4PUL[PUL1] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbd8accc649d6683209e0616cacbde1a"> 4660</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL1_BBA                (*(volatile unsigned long *) 0x420C1904)</span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2403e5a8dc9e1619d47e8351fd95b69b"> 4661</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa85810526346b2cb8a1e60b8f2433216"> 4662</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa21de0fab240396ea5795b1d0bb32023"> 4663</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e1575b27d9daa16ef414a4d92fee4da"> 4664</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;</div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="comment">/* GP4PUL[PUL0] - Pull Up Enable for port pin. */</span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97e91e1dd5e4089c678d44819ebe6431"> 4667</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL0_BBA                (*(volatile unsigned long *) 0x420C1900)</span></div><div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45fa3d319412f74908e71614c5a6788b"> 4668</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga652538f213639c306e5ec245f6b139f1"> 4669</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga764efb7c8bcfb575b7a2630a21ff4b4c"> 4670</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS.  Disables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga793375e0c3d243bfa569df5892da6502"> 4671</a></span>&#160;<span class="preprocessor">#define GP4PUL_PUL0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables the internal pull up on corresponding port pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="comment">/* Reset Value for GP4OCE*/</span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac03c43dca1e8ba7ff28351ce4f127e35"> 4674</a></span>&#160;<span class="preprocessor">#define GP4OCE_RVAL                    0x0</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;</div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="comment">/* GP4OCE[OCE7] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60baa8555f123dcf6932e7a930575fb6"> 4677</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE7_BBA                (*(volatile unsigned long *) 0x420C199C)</span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38050fe951dbdb949e1f6eff7731555f"> 4678</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca5ca8ea2c7b7b02c2765b4792199fd9"> 4679</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03f10fbc21a1f9050ccc168b0354ebc9"> 4680</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE7_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga272a61ac9ae30f66418c517a9a57c655"> 4681</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE7_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="comment">/* GP4OCE[OCE6] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1688c0c2f4d92acb315f71b2063adce4"> 4684</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE6_BBA                (*(volatile unsigned long *) 0x420C1998)</span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ad846bb09ed6a05e01d2b82051c0724"> 4685</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab15fa437e4e1de32c38efc5cb3a6f8d"> 4686</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13b9c29c76eb92ee60c4c24ca512b8cd"> 4687</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE6_DIS                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e23b2579cd67d0709482100311c1c99"> 4688</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE6_EN                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">/* GP4OCE[OCE5] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1996579d480afc8ba593283fcb3255f3"> 4691</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE5_BBA                (*(volatile unsigned long *) 0x420C1994)</span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5ccd3cf735c20f023059ca8db4d8842"> 4692</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad18837aca595eb50ef5e7b25d5083544"> 4693</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad4640c1d68eba098b3e4c54fdaeb5ed"> 4694</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE5_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13d11da5bb1a7ee096f92c5a439a80d5"> 4695</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE5_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="comment">/* GP4OCE[OCE4] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga431d31ca609bf010ced0a91706b6b95b"> 4698</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE4_BBA                (*(volatile unsigned long *) 0x420C1990)</span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ab758989bbc4267eecee10f6f96acdf"> 4699</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9091f3cf42e2caf8eacb5a36cf7a4b85"> 4700</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga593afe4341ca288c57adcac960e4383b"> 4701</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE4_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7078215b4934d077a5fda82770463fb"> 4702</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE4_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="comment">/* GP4OCE[OCE3] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3455c87c748ec8bbece485b64ee7ce7a"> 4705</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE3_BBA                (*(volatile unsigned long *) 0x420C198C)</span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e0dc59a17e4a4577120efa941b7bb09"> 4706</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04d0bac91a581a6f7ccab3d8b4fd0d5b"> 4707</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac60ad308a01e2a3402c4d279c1b3146f"> 4708</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE3_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e4d425321224c23d8a6a920eea9ce8b"> 4709</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE3_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="comment">/* GP4OCE[OCE2] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad017403aed53421f0ce2efa55b2d7816"> 4712</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE2_BBA                (*(volatile unsigned long *) 0x420C1988)</span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93359761500ecb005105ab778bd86fe6"> 4713</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fa1962939e939c39b90b53b3701b030"> 4714</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99694c622cbdec3bba5297f3a4fb9a25"> 4715</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE2_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00460bb35b76cbe54b8009206d23c334"> 4716</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE2_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="comment">/* GP4OCE[OCE1] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2c87802c627b1ab6c9c78002d61c923"> 4719</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE1_BBA                (*(volatile unsigned long *) 0x420C1984)</span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f974a665f24b7c185eb19ab21b7b972"> 4720</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c98cd63770de59b5cc512bbafbbcf7d"> 4721</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabece90dccd988b4502516a38f7a346fd"> 4722</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE1_DIS                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46e0659e4cf9b89baa470f000b4ebcd0"> 4723</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE1_EN                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;</div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="comment">/* GP4OCE[OCE0] - Output enable. Sets the GPIO pads on corresponding port to open circuit  mode. */</span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbd6b4291adef6049f873c0adcd3c00f"> 4726</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE0_BBA                (*(volatile unsigned long *) 0x420C1980)</span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac384962f780b577b489e21f34b3e5459"> 4727</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga733753d37b80c3a8d1121d63a5ddc9cf"> 4728</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga404255f7bd9665d5e651d20ecb21e39e"> 4729</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE0_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d200f7a825f8240d1171ded6cbb8b5e"> 4730</a></span>&#160;<span class="preprocessor">#define GP4OCE_OCE0_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">/* Reset Value for GP4IN*/</span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11850f97909bf3f40a2e797df65f387f"> 4733</a></span>&#160;<span class="preprocessor">#define GP4IN_RVAL                     0xFF</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;</div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="comment">/* GP4IN[IN7] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5bd5511cdaaf64e36f32699692b56ef"> 4736</a></span>&#160;<span class="preprocessor">#define GP4IN_IN7_BBA                  (*(volatile unsigned long *) 0x420C1A9C)</span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga696ff4740c405f4536b7a1e4b8a22e95"> 4737</a></span>&#160;<span class="preprocessor">#define GP4IN_IN7_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ea91759784602a8be17fc0d553c97f2"> 4738</a></span>&#160;<span class="preprocessor">#define GP4IN_IN7                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad94c32875c9cd01fee98435c847bb2e"> 4739</a></span>&#160;<span class="preprocessor">#define GP4IN_IN7_LOW                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ab7ea19ee62b64da3fb49ae620698e2"> 4740</a></span>&#160;<span class="preprocessor">#define GP4IN_IN7_HIGH                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="comment">/* GP4IN[IN6] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28c0906898653ccaf220ec7b684a8d43"> 4743</a></span>&#160;<span class="preprocessor">#define GP4IN_IN6_BBA                  (*(volatile unsigned long *) 0x420C1A98)</span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d24f8a6164e1931f8da9ad28f5fead2"> 4744</a></span>&#160;<span class="preprocessor">#define GP4IN_IN6_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2581d4b5019cdc9464d38d81584ca36"> 4745</a></span>&#160;<span class="preprocessor">#define GP4IN_IN6                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e81ea762f454394ab1a751967f15242"> 4746</a></span>&#160;<span class="preprocessor">#define GP4IN_IN6_LOW                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3452d6ac764e50f9ae13b2e936027ac4"> 4747</a></span>&#160;<span class="preprocessor">#define GP4IN_IN6_HIGH                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;</div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="comment">/* GP4IN[IN5] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga440977091113e4c3812ec29ffffa0910"> 4750</a></span>&#160;<span class="preprocessor">#define GP4IN_IN5_BBA                  (*(volatile unsigned long *) 0x420C1A94)</span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga267080d779328ef70ba95dacbd3a5c03"> 4751</a></span>&#160;<span class="preprocessor">#define GP4IN_IN5_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8207e496c82d8adcd2053bcb316b69fd"> 4752</a></span>&#160;<span class="preprocessor">#define GP4IN_IN5                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga092f5b3b64467a1c50c0edad1d7be036"> 4753</a></span>&#160;<span class="preprocessor">#define GP4IN_IN5_LOW                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62174bfaebb4f33f136f9bade41be28a"> 4754</a></span>&#160;<span class="preprocessor">#define GP4IN_IN5_HIGH                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="comment">/* GP4IN[IN4] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95293728b974183be9a00ffbfbee91cf"> 4757</a></span>&#160;<span class="preprocessor">#define GP4IN_IN4_BBA                  (*(volatile unsigned long *) 0x420C1A90)</span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcc10bac95133a3ac7f5214490c9f192"> 4758</a></span>&#160;<span class="preprocessor">#define GP4IN_IN4_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae82d2f354feee02923ea4a9494d725c6"> 4759</a></span>&#160;<span class="preprocessor">#define GP4IN_IN4                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab16658ffbf050f4dfeee4d50709dd7cf"> 4760</a></span>&#160;<span class="preprocessor">#define GP4IN_IN4_LOW                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ce9cf13c9fab10979c50c68ad7b4ba3"> 4761</a></span>&#160;<span class="preprocessor">#define GP4IN_IN4_HIGH                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">/* GP4IN[IN3] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb5fbdb12fe74796befd2b6805410449"> 4764</a></span>&#160;<span class="preprocessor">#define GP4IN_IN3_BBA                  (*(volatile unsigned long *) 0x420C1A8C)</span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae4db7b1bbfd63a674e6ee163fe7fa7b0"> 4765</a></span>&#160;<span class="preprocessor">#define GP4IN_IN3_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga366bd3ddfa98efdfc5195510f5ad390a"> 4766</a></span>&#160;<span class="preprocessor">#define GP4IN_IN3                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaaaea67773b50f230b19301ea3fb8f72"> 4767</a></span>&#160;<span class="preprocessor">#define GP4IN_IN3_LOW                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1b7972582550e50baa42f7c049d6b5a"> 4768</a></span>&#160;<span class="preprocessor">#define GP4IN_IN3_HIGH                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">/* GP4IN[IN2] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab58fac54ce062f08e931e7af696cbb8a"> 4771</a></span>&#160;<span class="preprocessor">#define GP4IN_IN2_BBA                  (*(volatile unsigned long *) 0x420C1A88)</span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45a5ab9515045911fa61696465460ef4"> 4772</a></span>&#160;<span class="preprocessor">#define GP4IN_IN2_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d451fc402f79ba9beb53a8d1b8f82b8"> 4773</a></span>&#160;<span class="preprocessor">#define GP4IN_IN2                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4da0bc759c165b82e02e982657d784b1"> 4774</a></span>&#160;<span class="preprocessor">#define GP4IN_IN2_LOW                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d158d4c498521e271dca1f278b56434"> 4775</a></span>&#160;<span class="preprocessor">#define GP4IN_IN2_HIGH                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;</div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="comment">/* GP4IN[IN1] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab10d70e9be128e5fc74a7325471779b3"> 4778</a></span>&#160;<span class="preprocessor">#define GP4IN_IN1_BBA                  (*(volatile unsigned long *) 0x420C1A84)</span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d9d8eee1387c469f850106822b1a724"> 4779</a></span>&#160;<span class="preprocessor">#define GP4IN_IN1_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac98ac0a3d6f819c361886d244e91e0a2"> 4780</a></span>&#160;<span class="preprocessor">#define GP4IN_IN1                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5b98083129b380bc810d79fae97c50c"> 4781</a></span>&#160;<span class="preprocessor">#define GP4IN_IN1_LOW                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c49830490b0f5cd6ad36a861bc0a08d"> 4782</a></span>&#160;<span class="preprocessor">#define GP4IN_IN1_HIGH                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="comment">/* GP4IN[IN0] - Reflects the level on the corresponding GPIO pins except when in configured in open circuit. */</span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d99def72fa8f5533d04416e94fc8c54"> 4785</a></span>&#160;<span class="preprocessor">#define GP4IN_IN0_BBA                  (*(volatile unsigned long *) 0x420C1A80)</span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90d7d048e6fabbb6f52812a2415ec9f1"> 4786</a></span>&#160;<span class="preprocessor">#define GP4IN_IN0_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c7d453fd1569ccb9777915e616cdfd7"> 4787</a></span>&#160;<span class="preprocessor">#define GP4IN_IN0                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05f49b2c552d818c19d85a5ab796cccb"> 4788</a></span>&#160;<span class="preprocessor">#define GP4IN_IN0_LOW                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc14bb7398854f2acb12a81f843fb73f"> 4789</a></span>&#160;<span class="preprocessor">#define GP4IN_IN0_HIGH                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="comment">/* Reset Value for GP4OUT*/</span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80da74e96147f3e604c07ec647eba30d"> 4792</a></span>&#160;<span class="preprocessor">#define GP4OUT_RVAL                    0x0</span></div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="comment">/* GP4OUT[OUT7] - Output for port pin. */</span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09cd02f48b3011137773ab881109fea6"> 4795</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT7_BBA                (*(volatile unsigned long *) 0x420C1B1C)</span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7732ac1218318c5b990ce919b6199fb5"> 4796</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga959939ff097ee8d21b63ab8a0e011b79"> 4797</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0020dd2fbd0bea69e3f9a294bdf4e8e8"> 4798</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT7_LOW                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga648fa2f74f6b57f0f340293dacc8ab1c"> 4799</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT7_HIGH               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="comment">/* GP4OUT[OUT6] - Output for port pin. */</span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ee634b41e340b2cef122d7d0cd8f627"> 4802</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT6_BBA                (*(volatile unsigned long *) 0x420C1B18)</span></div><div class="line"><a name="l04803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e0af50b155564a957b95e1a7568f8a8"> 4803</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d8802c8ddf933c7ca2be997270dad0e"> 4804</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga491ccf782dbbc8c45cd2296f6cf9b2fd"> 4805</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT6_LOW                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e2a4a404e96de4a07e5b7676d3f8890"> 4806</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT6_HIGH               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;</div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="comment">/* GP4OUT[OUT5] - Output for port pin. */</span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d6b6ec3a7f4eb56b11828c70e2f7196"> 4809</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT5_BBA                (*(volatile unsigned long *) 0x420C1B14)</span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7253ea5e18cca8e76baa943c602c94d3"> 4810</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga634c71ba449d0a94483ecae5c01c43f2"> 4811</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1218257caa37b8f64d83b019a66c755"> 4812</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT5_LOW                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cb99cedffb58a187ba5e9770819cdbc"> 4813</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT5_HIGH               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;</div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="comment">/* GP4OUT[OUT4] - Output for port pin. */</span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbd066ef9457d50aa48656719387e711"> 4816</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT4_BBA                (*(volatile unsigned long *) 0x420C1B10)</span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f4b247ab49c74aa3ec089b5490e663b"> 4817</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03e0e68cf982ce57f5f779f1d9c2e80b"> 4818</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94cbbe9a0d7c62bedcb6985263bd274a"> 4819</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT4_LOW                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec542ec3780cd12ea1b2f3dbbad9cda1"> 4820</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT4_HIGH               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/* GP4OUT[OUT3] - Output for port pin. */</span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadb7936ab7c9d11dc759c87a32289574"> 4823</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT3_BBA                (*(volatile unsigned long *) 0x420C1B0C)</span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74cd50c1c78d91029873a079ef4ea16d"> 4824</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5357a58ac7a3ea385a0fa33d5235fcdb"> 4825</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga529868bbb3a03636aa62f5f53574d7d3"> 4826</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT3_LOW                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab85b700e8ead7a9815725d415627aded"> 4827</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT3_HIGH               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;</div><div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;<span class="comment">/* GP4OUT[OUT2] - Output for port pin. */</span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef3a6cc9479a2e2f158ccd46077ee8f1"> 4830</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT2_BBA                (*(volatile unsigned long *) 0x420C1B08)</span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94c90c6399e1ca777fe39d05fce0cdab"> 4831</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d92084aac57cb76b4b32ce697eb504a"> 4832</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2fe20e9c6ed9bbad9367b2ede16a9b8"> 4833</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT2_LOW                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67922da9b65d4c104bfa5f79c740c1c4"> 4834</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT2_HIGH               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;</div><div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/* GP4OUT[OUT1] - Output for port pin. */</span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga228b671e3ad523bca674706f1e868618"> 4837</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT1_BBA                (*(volatile unsigned long *) 0x420C1B04)</span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15fc9aa2ef58fe59366079cfa75756c1"> 4838</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28244915e0c9f4904862bf7511f524de"> 4839</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33b3f0ba5a1dbc3c0931909d6004da30"> 4840</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT1_LOW                (0x0   &lt;&lt; 1  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga555455d32523f6656d2616786bae545f"> 4841</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT1_HIGH               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="comment">/* GP4OUT[OUT0] - Output for port pin. */</span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga239d10f48a627f362ba7f95168d86f54"> 4844</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT0_BBA                (*(volatile unsigned long *) 0x420C1B00)</span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5a5a8070521bb7a2e39e4bb4e944c2b"> 4845</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafae6b43282733ec367d4619d5cdcdf1b"> 4846</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80061717dae7915509212caa0449c8d4"> 4847</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT0_LOW                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* LOW. Cleared by user to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaade6df029f91efa447505f8f3b3f5dd2"> 4848</a></span>&#160;<span class="preprocessor">#define GP4OUT_OUT0_HIGH               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* HIGH. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="comment">/* Reset Value for GP4SET*/</span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6673008f22ed621c71de62417ec3fa3"> 4851</a></span>&#160;<span class="preprocessor">#define GP4SET_RVAL                    0x0</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment">/* GP4SET[SET7] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd590f3a527bca616a0ae07c419079f2"> 4854</a></span>&#160;<span class="preprocessor">#define GP4SET_SET7_BBA                (*(volatile unsigned long *) 0x420C1B9C)</span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga394ff9e738038b2101abeb701155f93b"> 4855</a></span>&#160;<span class="preprocessor">#define GP4SET_SET7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga719d35204bf733d267dbe4a4aca9ddc4"> 4856</a></span>&#160;<span class="preprocessor">#define GP4SET_SET7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4af0fbeae53acb5eda8be7c5fcbe141c"> 4857</a></span>&#160;<span class="preprocessor">#define GP4SET_SET7_SET                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;</div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="comment">/* GP4SET[SET6] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04860"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e2a69d280c4d58c0450addd51d5b4d0"> 4860</a></span>&#160;<span class="preprocessor">#define GP4SET_SET6_BBA                (*(volatile unsigned long *) 0x420C1B98)</span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf3a61ba34f1a3430d53f92af9d8422b"> 4861</a></span>&#160;<span class="preprocessor">#define GP4SET_SET6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd94ffe289f72b8200ca9086b9496fd5"> 4862</a></span>&#160;<span class="preprocessor">#define GP4SET_SET6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac97ae22f52a50480a1d904d3080b01ca"> 4863</a></span>&#160;<span class="preprocessor">#define GP4SET_SET6_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="comment">/* GP4SET[SET5] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04866"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4997ce23e25e6f9c0615bd16e7eb2f10"> 4866</a></span>&#160;<span class="preprocessor">#define GP4SET_SET5_BBA                (*(volatile unsigned long *) 0x420C1B94)</span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42080cfb9050dd50131f380085935528"> 4867</a></span>&#160;<span class="preprocessor">#define GP4SET_SET5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e70fc3417809a61ff604d36a5d9d1c6"> 4868</a></span>&#160;<span class="preprocessor">#define GP4SET_SET5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0251e3cf406a938a71be648c4ea1291"> 4869</a></span>&#160;<span class="preprocessor">#define GP4SET_SET5_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="comment">/* GP4SET[SET4] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdd8b44a70d2a6181f65576ade7cfeae"> 4872</a></span>&#160;<span class="preprocessor">#define GP4SET_SET4_BBA                (*(volatile unsigned long *) 0x420C1B90)</span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2edc7685a4d904f2bbb949ea93eedf5"> 4873</a></span>&#160;<span class="preprocessor">#define GP4SET_SET4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa839def79c1b51f5f8670dea9137c6b"> 4874</a></span>&#160;<span class="preprocessor">#define GP4SET_SET4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbd48ac84f0c6a1ca69a609c3e9404e2"> 4875</a></span>&#160;<span class="preprocessor">#define GP4SET_SET4_SET                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;</div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">/* GP4SET[SET3] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5fbc132c198c990d8e44936b625cca6"> 4878</a></span>&#160;<span class="preprocessor">#define GP4SET_SET3_BBA                (*(volatile unsigned long *) 0x420C1B8C)</span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9ef944c47e205e4350ad495fbd64525"> 4879</a></span>&#160;<span class="preprocessor">#define GP4SET_SET3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6490519c2f1cd98f096e4c458bf24e03"> 4880</a></span>&#160;<span class="preprocessor">#define GP4SET_SET3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7878f2a22ba0dc827b7a18beb933bc8e"> 4881</a></span>&#160;<span class="preprocessor">#define GP4SET_SET3_SET                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="comment">/* GP4SET[SET2] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga850bf801ccbce04f0d8bfc14832f7ada"> 4884</a></span>&#160;<span class="preprocessor">#define GP4SET_SET2_BBA                (*(volatile unsigned long *) 0x420C1B88)</span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81660e4eb3b11edf0007e7226bc612ef"> 4885</a></span>&#160;<span class="preprocessor">#define GP4SET_SET2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88f507018b32b16fa6e3193ff442c777"> 4886</a></span>&#160;<span class="preprocessor">#define GP4SET_SET2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39321fc28c9cf5838f458ae1700ad100"> 4887</a></span>&#160;<span class="preprocessor">#define GP4SET_SET2_SET                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;</div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">/* GP4SET[SET1] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5308cad6c5273f10b3364bf3dddceeed"> 4890</a></span>&#160;<span class="preprocessor">#define GP4SET_SET1_BBA                (*(volatile unsigned long *) 0x420C1B84)</span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f8420eb0f89804b5c43a9bff473acea"> 4891</a></span>&#160;<span class="preprocessor">#define GP4SET_SET1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c449ffbf5a1a01c28601411eb74f218"> 4892</a></span>&#160;<span class="preprocessor">#define GP4SET_SET1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga255de1d795cf03afadb911dd55b8b28e"> 4893</a></span>&#160;<span class="preprocessor">#define GP4SET_SET1_SET                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;</div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="comment">/* GP4SET[SET0] - Set output high for corresponding port pin. */</span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85f462cdd4f160c937aeaebe14534729"> 4896</a></span>&#160;<span class="preprocessor">#define GP4SET_SET0_BBA                (*(volatile unsigned long *) 0x420C1B80)</span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7caf669c3c8ba33b08dbd5d24302be5"> 4897</a></span>&#160;<span class="preprocessor">#define GP4SET_SET0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00075c762d3eaa333fcf71fd17779604"> 4898</a></span>&#160;<span class="preprocessor">#define GP4SET_SET0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga646edde07d30ded7cb7c8ec8060705d5"> 4899</a></span>&#160;<span class="preprocessor">#define GP4SET_SET0_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set by user code to drive the corresponding GPIO high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">/* Reset Value for GP4CLR*/</span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0733d92255d1d90b9016abb433a9bbe"> 4902</a></span>&#160;<span class="preprocessor">#define GP4CLR_RVAL                    0x0</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;</div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="comment">/* GP4CLR[CLR7] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04905"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc125781fb50882480f01354c91cc760"> 4905</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR7_BBA                (*(volatile unsigned long *) 0x420C1C1C)</span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03676376ce3e394c61bd7a100a78f44c"> 4906</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99c972458ded13749598725b2ca3315a"> 4907</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90ddead7c115b8472f2f57cab6569982"> 4908</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR7_CLR                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">/* GP4CLR[CLR6] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad04fcaeac0c2b3dae3850887cfa84711"> 4911</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR6_BBA                (*(volatile unsigned long *) 0x420C1C18)</span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5acd58d3131f2e8ba33073002e61b42d"> 4912</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1feda7b8b200385e24003c8bc8379587"> 4913</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fed04d26b1770398bcd6dfa42a612d4"> 4914</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR6_CLR                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;</div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="comment">/* GP4CLR[CLR5] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga098e6862a74c38d0d7cb90497826d925"> 4917</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR5_BBA                (*(volatile unsigned long *) 0x420C1C14)</span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad99723ca06ce15e995462792f6344b58"> 4918</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f04446b6bfd3c1ab3432ebc9c43c82c"> 4919</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa5d028bbde6a22ebb5895c0e354da5d"> 4920</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR5_CLR                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="comment">/* GP4CLR[CLR4] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc2de6726844d7fce4fa5835083d3925"> 4923</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR4_BBA                (*(volatile unsigned long *) 0x420C1C10)</span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2b7143fef0cd1c40202e2c9adbb2900"> 4924</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13a836e56cec092a9c52f4b13d0012f5"> 4925</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d4b3d0525311273374f101f890b3f35"> 4926</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR4_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="comment">/* GP4CLR[CLR3] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga79fceb2d74e9c49d7e4aa2f25d80190d"> 4929</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR3_BBA                (*(volatile unsigned long *) 0x420C1C0C)</span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b949a997b3b45a2b44e691e09249ba1"> 4930</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7373d090d10f894bd1a3f36eeebfd04"> 4931</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4e024887830e494a3badea19eadb5a5"> 4932</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR3_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;</div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="comment">/* GP4CLR[CLR2] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga429ce9f9f1da031ec0c910256efec623"> 4935</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR2_BBA                (*(volatile unsigned long *) 0x420C1C08)</span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf5066e603dcadd42e823e61b182c533"> 4936</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee47e0897b66c32c0dd16bccc46abd8b"> 4937</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f832513ca13a1cdaf37e95aac9f5bc1"> 4938</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR2_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="comment">/* GP4CLR[CLR1] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81364b54f4af67caab05f7ad5f5e864e"> 4941</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR1_BBA                (*(volatile unsigned long *) 0x420C1C04)</span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a4a7fd49503e7567a3815a4fc5d304a"> 4942</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab525f45b593ff10c6ddaa0e22d540061"> 4943</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f93aa2ca6a8394d6d28e73bbbbb6fa5"> 4944</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR1_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;</div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="comment">/* GP4CLR[CLR0] - Set by user code to drive the corresponding GPIO low. */</span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e15d2133b0964069c9d0e98be5a05a3"> 4947</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR0_BBA                (*(volatile unsigned long *) 0x420C1C00)</span></div><div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bf8197cc97a8aa87fa4daefc84a87b6"> 4948</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a9572be4f7200c3f3ee7318d35d1465"> 4949</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab58bb13a0b92fa28bc3c22e22138ad08"> 4950</a></span>&#160;<span class="preprocessor">#define GP4CLR_CLR0_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Set by user code to drive the corresponding GPIO low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="comment">/* Reset Value for GP4TGL*/</span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ef97887d97b4246f112dc98bd965223"> 4953</a></span>&#160;<span class="preprocessor">#define GP4TGL_RVAL                    0x0</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;</div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="comment">/* GP4TGL[TGL7] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga518973187241fba3e5aa2d06473065c4"> 4956</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL7_BBA                (*(volatile unsigned long *) 0x420C1C9C)</span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f27c292d70f62fd853c857ea534ae4c"> 4957</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL7_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ed73797a3dab3ffd41f88821e00eaba"> 4958</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL7                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f20c4082094522ba49d0cbbf5a7466b"> 4959</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL7_TGL                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="comment">/* GP4TGL[TGL6] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5efb4a58086ced67643351470190d418"> 4962</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL6_BBA                (*(volatile unsigned long *) 0x420C1C98)</span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e0dc8826ac50ad5a5b18dbbae69b468"> 4963</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL6_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f4788219b0d68912278d585e03b1d50"> 4964</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL6                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa05e4c8f9f8327e290822a47b4f72cdf"> 4965</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL6_TGL                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;</div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="comment">/* GP4TGL[TGL5] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0a27daf945affc56a9a942cfbd5b5c7"> 4968</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL5_BBA                (*(volatile unsigned long *) 0x420C1C94)</span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7860561a06b62e6f0ceec49c5529743"> 4969</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL5_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga978a233e1d033e8a32fc4913678be366"> 4970</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL5                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4fbe779e5949ab636d4ae88bb0c8eb5"> 4971</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL5_TGL                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;</div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="comment">/* GP4TGL[TGL4] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac262a9ab30952b4c3ebdee2e3bbe5ac2"> 4974</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL4_BBA                (*(volatile unsigned long *) 0x420C1C90)</span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c1fcc6d233d04a35b2bca799443ed80"> 4975</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL4_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00ba799073540a250b7bfe93472f73f6"> 4976</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL4                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59dcf99a8b4db74d86c03bfabbb7c8a4"> 4977</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL4_TGL                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="comment">/* GP4TGL[TGL3] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0bfac27c64de6726d4cc25833ae7a570"> 4980</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL3_BBA                (*(volatile unsigned long *) 0x420C1C8C)</span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8757b3e1c73009ced4b635b33e5507b"> 4981</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL3_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5cbe05d546a3e6a4bffcbe332996e2f"> 4982</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL3                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga648da652f58dd9b6cae6e7a9db2dbe51"> 4983</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL3_TGL                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;</div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">/* GP4TGL[TGL2] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27618d0be486fdb32645b5c0e08d01f6"> 4986</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL2_BBA                (*(volatile unsigned long *) 0x420C1C88)</span></div><div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga589d40645f5f349f332a1eb9aede1b2b"> 4987</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL2_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59013ba0809a91ce18a26ec210e18cbd"> 4988</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL2                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae650bd4e22848676b9dfa059cad5443b"> 4989</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL2_TGL                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment">/* GP4TGL[TGL1] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58a11cc0946d83b5f12273f233e117a9"> 4992</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL1_BBA                (*(volatile unsigned long *) 0x420C1C84)</span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa614de46f9395b9d7a15e8647684dbb5"> 4993</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL1_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga121c3a56f906b0eb73ccbe82f8200ec7"> 4994</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL1                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga264564b9dca2c06a27e9a1d946d3b47f"> 4995</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL1_TGL                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;</div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="comment">/* GP4TGL[TGL0] - Toggle for corresponding port pin. */</span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68200d9cf1cbba6160171a3084f8631b"> 4998</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL0_BBA                (*(volatile unsigned long *) 0x420C1C80)</span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga834defe7923d2d1cf1c969e3df652f21"> 4999</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL0_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbc6497b04bb8151e29f25e5bfc96fb4"> 5000</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL0                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d718e36346500d7553fa61f037d3ef1"> 5001</a></span>&#160;<span class="preprocessor">#define GP4TGL_TGL0_TGL                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* TGL. Set by user code to invert the corresponding GPIO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="comment">// -----                                        GPIOCMN                                        -----</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;</div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="structADI__GPIOCMN__TypeDef.html"> 5012</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="structADI__GPIOCMN__TypeDef.html#ab96db724f4e03f931ccdf54b8b3b2fd9"> 5013</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__GPIOCMN__TypeDef.html#ab96db724f4e03f931ccdf54b8b3b2fd9">GPDWN</a>;                     </div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;} <a class="code" href="structADI__GPIOCMN__TypeDef.html">ADI_GPIOCMN_TypeDef</a>;</div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define          GPDWN                                      (*(volatile unsigned char      *) 0x400060F0)</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="comment">/* Reset Value for GPDWN*/</span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09e1e3c160527448fe3922fbb28bb46f"> 5020</a></span>&#160;<span class="preprocessor">#define GPDWN_RVAL                     0x1</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">/* GPDWN[DWN1] - Pull down resistor control bit */</span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25fd22b535f8ae81b7c796f7ff55ae93"> 5023</a></span>&#160;<span class="preprocessor">#define GPDWN_DWN1_BBA                 (*(volatile unsigned long *) 0x420C1E04)</span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa51e6d8c066a48299bf95c9f229923c"> 5024</a></span>&#160;<span class="preprocessor">#define GPDWN_DWN1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20abb529aebd1a497081e4b3cf24e716"> 5025</a></span>&#160;<span class="preprocessor">#define GPDWN_DWN1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0661ba5a318dea7ee12547c72182f2b"> 5026</a></span>&#160;<span class="preprocessor">#define GPDWN_DWN1_EN                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* EN to enable the pull down resistor on P3.4 by software. The hardware only enables this pull down automatically at power up. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7523db71c9fe9f752a67cb5f5dfef011"> 5027</a></span>&#160;<span class="preprocessor">#define GPDWN_DWN1_DIS                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* DIS to disable the pull down resistor on P3.4. Disabled automatically by hardware if GP3PUL[4] =1 or if GP3OEN[4]=1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="comment">// -----                                        MISC                                        -----</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="structADI__MISC__TypeDef.html"> 5038</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="structADI__MISC__TypeDef.html#a33a6dd94a772769cfcdcc23ade8a7901"> 5039</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a>  <a class="code" href="structADI__MISC__TypeDef.html#a33a6dd94a772769cfcdcc23ade8a7901">RESERVED0</a>;</div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="structADI__MISC__TypeDef.html#a06a2deebe3a0ce222ed5b44b7ffbd14f"> 5040</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__MISC__TypeDef.html#a06a2deebe3a0ce222ed5b44b7ffbd14f">RFTST</a>;                     </div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="structADI__MISC__TypeDef.html#a9a84554ade6ea5f94852132228bb663f"> 5041</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED1[5];</div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="structADI__MISC__TypeDef.html#a721d7d6199be0b5327df6a998e6ec3a4"> 5042</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__MISC__TypeDef.html#a721d7d6199be0b5327df6a998e6ec3a4">SWACT</a>;                     </div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;} <a class="code" href="structADI__MISC__TypeDef.html">ADI_MISC_TypeDef</a>;</div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define          RFTST                                      (*(volatile unsigned short int *) 0x40008824)</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define          SWACT                                      (*(volatile unsigned char      *) 0x40008830)</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="comment">/* Reset Value for RFTST*/</span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91917b363a3b499109959fa67b0bec1e"> 5050</a></span>&#160;<span class="preprocessor">#define RFTST_RVAL                     0x0</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="comment">/* RFTST[DIR] - Controls the pin direction in RF test mode. */</span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c103e27deff8fd1aeb74e55a60f554e"> 5053</a></span>&#160;<span class="preprocessor">#define RFTST_DIR_MSK                  (0x7FF &lt;&lt; 5  )</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;</div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/* RFTST[AN1] - Enable RF Analog test 2 mode. */</span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga208cb54031d8ab824ce1ad4af11a3ce4"> 5056</a></span>&#160;<span class="preprocessor">#define RFTST_AN1_BBA                  (*(volatile unsigned long *) 0x4211048C)</span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe42e319416fb7be2fc67a6216663c87"> 5057</a></span>&#160;<span class="preprocessor">#define RFTST_AN1_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe982f6294184e090c5a7aba8f913b30"> 5058</a></span>&#160;<span class="preprocessor">#define RFTST_AN1                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf0a5854e7525fa7bd19ee91ef07d266"> 5059</a></span>&#160;<span class="preprocessor">#define RFTST_AN1_DIS                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga377db621654332bf90fceb6f4e8000a4"> 5060</a></span>&#160;<span class="preprocessor">#define RFTST_AN1_EN                   (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="comment">/* RFTST[AN0] - Enable RF Analog test mode. */</span></div><div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga215d6ddedebb112e1a2f1bd2408df83d"> 5063</a></span>&#160;<span class="preprocessor">#define RFTST_AN0_BBA                  (*(volatile unsigned long *) 0x42110488)</span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29c5032aca464955663f1099ff4a3be7"> 5064</a></span>&#160;<span class="preprocessor">#define RFTST_AN0_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05065"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2226542a8605147ac075a6e1d917fe0b"> 5065</a></span>&#160;<span class="preprocessor">#define RFTST_AN0                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeea59001edff80ebd09d04b791e0b5c5"> 5066</a></span>&#160;<span class="preprocessor">#define RFTST_AN0_DIS                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga455a0491a8eab6c5ca36fd9683f53426"> 5067</a></span>&#160;<span class="preprocessor">#define RFTST_AN0_EN                   (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="comment">/* RFTST[SPI0] - Enable the internal SPI0 signals to P0.0, P0.1, P0.2 and P0.3. */</span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a2690043ce90a4086ee79f8ee4a421a"> 5070</a></span>&#160;<span class="preprocessor">#define RFTST_SPI0_BBA                 (*(volatile unsigned long *) 0x42110484)</span></div><div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace72169b0dd6c65638d7a6acf633acca"> 5071</a></span>&#160;<span class="preprocessor">#define RFTST_SPI0_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d57f675c260d7754b2aac60c21ae25d"> 5072</a></span>&#160;<span class="preprocessor">#define RFTST_SPI0                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab03068bbca7cfd85b46c0b1a25fc0b50"> 5073</a></span>&#160;<span class="preprocessor">#define RFTST_SPI0_DIS                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93a755c17a47358da0de88119abcda8e"> 5074</a></span>&#160;<span class="preprocessor">#define RFTST_SPI0_EN                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;</div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">/* RFTST[GPX] - Connect the internal GPIOs GP0-GP5 of the RF transceiver to external GPIOs P0.6, P0.7, P1.0, P1.1, P1.4, P1.5. */</span></div><div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafaf81c6e7191bd23049312282da2c4f0"> 5077</a></span>&#160;<span class="preprocessor">#define RFTST_GPX_BBA                  (*(volatile unsigned long *) 0x42110480)</span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9973a128895d62681d869755a06db637"> 5078</a></span>&#160;<span class="preprocessor">#define RFTST_GPX_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2d3b1d51fd11494bce18aa20cbbe987"> 5079</a></span>&#160;<span class="preprocessor">#define RFTST_GPX                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad45f4d86508f62ec230f1645f1ade8b2"> 5080</a></span>&#160;<span class="preprocessor">#define RFTST_GPX_DIS                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ce264efa262a37f04089edbb7c4c883"> 5081</a></span>&#160;<span class="preprocessor">#define RFTST_GPX_EN                   (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">/* Reset Value for SWACT*/</span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6fdb3dea1745b2066333212fd46877e1"> 5084</a></span>&#160;<span class="preprocessor">#define SWACT_RVAL                     0x0</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;</div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="comment">/* SWACT[ACT] - Serial Wire Activity */</span></div><div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5621e83b9632a3d4050bbeb6b2b6cd29"> 5087</a></span>&#160;<span class="preprocessor">#define SWACT_ACT_BBA                  (*(volatile unsigned long *) 0x42110600)</span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e3409df5fd5327792ff1a2f6b538b2f"> 5088</a></span>&#160;<span class="preprocessor">#define SWACT_ACT_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52de810fea0c3af8b59a1132e8bf50ed"> 5089</a></span>&#160;<span class="preprocessor">#define SWACT_ACT                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8ac2ce93720948f16985338ae675d66"> 5090</a></span>&#160;<span class="preprocessor">#define SWACT_ACT_DIS                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa070ab1dcc3a3b3f42b28650f20543b2"> 5091</a></span>&#160;<span class="preprocessor">#define SWACT_ACT_EN                   (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="comment">// -----                                        I2C                                        -----</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;</div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html"> 5102</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a296178f8b468885fd60ef4b4591d094a"> 5103</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a296178f8b468885fd60ef4b4591d094a">I2CMCON</a>;                   </div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ac050b755dc06eef9ee10a60f2c8828db"> 5104</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ac050b755dc06eef9ee10a60f2c8828db">RESERVED0</a>;</div><div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a665455c1d5da1778ac1359947bdd9825"> 5105</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a665455c1d5da1778ac1359947bdd9825">I2CMSTA</a>;                   </div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#aa09572f39289fe89b6b03c0872d1b990"> 5106</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#aa09572f39289fe89b6b03c0872d1b990">RESERVED1</a>;</div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ac9c4875f061c29a61c4128a43f090a0d"> 5107</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ac9c4875f061c29a61c4128a43f090a0d">I2CMRX</a>;                    </div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a5ce97269040c47d2b2ce9f84c11e169c"> 5108</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a5ce97269040c47d2b2ce9f84c11e169c">RESERVED2</a>;</div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a9c4706f2d8987fd3d8ab76f311b4ea99"> 5109</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a9c4706f2d8987fd3d8ab76f311b4ea99">I2CMTX</a>;                    </div><div class="line"><a name="l05110"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ad96c7e47c8b79c7185ae2afa3d976619"> 5110</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ad96c7e47c8b79c7185ae2afa3d976619">RESERVED3</a>;</div><div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ade0046a655c482505d592480d0089e6b"> 5111</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ade0046a655c482505d592480d0089e6b">I2CMRXCNT</a>;                 </div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a20c04b4ac9c584c003a27f78e1ef916a"> 5112</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a20c04b4ac9c584c003a27f78e1ef916a">RESERVED4</a>;</div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a778aaf80dac13217e446a9ce5b55883b"> 5113</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a778aaf80dac13217e446a9ce5b55883b">I2CMCRXCNT</a>;                </div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#aa4c94ebbcc527865d3cdfa09b37234a2"> 5114</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#aa4c94ebbcc527865d3cdfa09b37234a2">RESERVED5</a>;</div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a5a10b2cb67cc46e51f7c5ca5949695a6"> 5115</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__I2C__TypeDef.html#a5a10b2cb67cc46e51f7c5ca5949695a6">I2CADR0</a>;                   </div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a5c5fc8442d68816ff1e2490e6a8a186c"> 5116</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED6[3];</div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ac8171e59bfa66e90358ec9bc9bd306c4"> 5117</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__I2C__TypeDef.html#ac8171e59bfa66e90358ec9bc9bd306c4">I2CADR1</a>;                   </div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a1c1b307e15356e48ada3bdbdfdb4226c"> 5118</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED7[7];</div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a303a24efdd6496efe203613ee6321efd"> 5119</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a303a24efdd6496efe203613ee6321efd">I2CDIV</a>;                    </div><div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a65de2299e9c041107c4901395fce135a"> 5120</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a65de2299e9c041107c4901395fce135a">RESERVED8</a>;</div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a2237d489de74f4e676fe65fe1332f788"> 5121</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a2237d489de74f4e676fe65fe1332f788">I2CSCON</a>;                   </div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a69cc6c88d23c69a8092658f153ef7fd7"> 5122</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a69cc6c88d23c69a8092658f153ef7fd7">RESERVED9</a>;</div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ac1b0eeb6505d874ce9dc5c9b4a1310ba"> 5123</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ac1b0eeb6505d874ce9dc5c9b4a1310ba">I2CSSTA</a>;                   </div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ab04135dfa953d3977f976f359ff3310e"> 5124</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ab04135dfa953d3977f976f359ff3310e">RESERVED10</a>;</div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a1b114ee4b0f9754533a6065367fed5ba"> 5125</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a1b114ee4b0f9754533a6065367fed5ba">I2CSRX</a>;                    </div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#afa3427fb344a1011fdc7b3e98b5b83ae"> 5126</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#afa3427fb344a1011fdc7b3e98b5b83ae">RESERVED11</a>;</div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a3820f9e89eeb3a8579883e4db83057bd"> 5127</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a3820f9e89eeb3a8579883e4db83057bd">I2CSTX</a>;                    </div><div class="line"><a name="l05128"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a97958a86e33b1f95a0bd1edcdb831c8b"> 5128</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a97958a86e33b1f95a0bd1edcdb831c8b">RESERVED12</a>;</div><div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ae018761c0d23e7cc4fd6cc7bffbf2d19"> 5129</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ae018761c0d23e7cc4fd6cc7bffbf2d19">I2CALT</a>;                    </div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a04bd2e521d9db05c0870ac030815e1fe"> 5130</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a04bd2e521d9db05c0870ac030815e1fe">RESERVED13</a>;</div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ab198aaf4e3ac6255c2b3d0afa28e4eea"> 5131</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ab198aaf4e3ac6255c2b3d0afa28e4eea">I2CID0</a>;                    </div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a435a12d02e88508746a8bdae2243dd5d"> 5132</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a435a12d02e88508746a8bdae2243dd5d">RESERVED14</a>;</div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#aa55c7b6ea458076d8ebe4803d55066f0"> 5133</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#aa55c7b6ea458076d8ebe4803d55066f0">I2CID1</a>;                    </div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#acedc306537f7e979719fe6b4cfdd5a3f"> 5134</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#acedc306537f7e979719fe6b4cfdd5a3f">RESERVED15</a>;</div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a04bce0e1b69e206e2cc16cd20de10ba2"> 5135</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a04bce0e1b69e206e2cc16cd20de10ba2">I2CID2</a>;                    </div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#ab9478170fd083dec2c726a42e0934a5c"> 5136</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#ab9478170fd083dec2c726a42e0934a5c">RESERVED16</a>;</div><div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a99dd0b5dcb63cb6fc9509778c1f128ff"> 5137</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a99dd0b5dcb63cb6fc9509778c1f128ff">I2CID3</a>;                    </div><div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a562279905378b5c364e3fa1ee37a9fdf"> 5138</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a562279905378b5c364e3fa1ee37a9fdf">RESERVED17</a>;</div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="structADI__I2C__TypeDef.html#a41377748f6c936cf9c491d2059baf947"> 5139</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__I2C__TypeDef.html#a41377748f6c936cf9c491d2059baf947">I2CFSTA</a>;                   </div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;} <a class="code" href="structADI__I2C__TypeDef.html">ADI_I2C_TypeDef</a>;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define          I2CMCON                                    (*(volatile unsigned short int *) 0x40003000)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define          I2CMSTA                                    (*(volatile unsigned short int *) 0x40003004)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define          I2CMRX                                     (*(volatile unsigned short int *) 0x40003008)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define          I2CMTX                                     (*(volatile unsigned short int *) 0x4000300C)</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define          I2CMRXCNT                                  (*(volatile unsigned short int *) 0x40003010)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define          I2CMCRXCNT                                 (*(volatile unsigned short int *) 0x40003014)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define          I2CADR0                                    (*(volatile unsigned char      *) 0x40003018)</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define          I2CADR1                                    (*(volatile unsigned char      *) 0x4000301C)</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define          I2CDIV                                     (*(volatile unsigned short int *) 0x40003024)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define          I2CSCON                                    (*(volatile unsigned short int *) 0x40003028)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define          I2CSSTA                                    (*(volatile unsigned short int *) 0x4000302C)</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define          I2CSRX                                     (*(volatile unsigned short int *) 0x40003030)</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">#define          I2CSTX                                     (*(volatile unsigned short int *) 0x40003034)</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">#define          I2CALT                                     (*(volatile unsigned short int *) 0x40003038)</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;<span class="preprocessor">#define          I2CID0                                     (*(volatile unsigned short int *) 0x4000303C)</span></div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define          I2CID1                                     (*(volatile unsigned short int *) 0x40003040)</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#define          I2CID2                                     (*(volatile unsigned short int *) 0x40003044)</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">#define          I2CID3                                     (*(volatile unsigned short int *) 0x40003048)</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;<span class="preprocessor">#define          I2CFSTA                                    (*(volatile unsigned short int *) 0x4000304C)</span></div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;</div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="comment">/* Reset Value for I2CMCON*/</span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddb318b5e3eba9952a339c1102f7c12e"> 5164</a></span>&#160;<span class="preprocessor">#define I2CMCON_RVAL                   0x0</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">/* I2CMCON[TXDMA] - Enable master Tx DMA request. */</span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad59f14e67a26d0e50e227a2d20c2ad8f"> 5167</a></span>&#160;<span class="preprocessor">#define I2CMCON_TXDMA_BBA              (*(volatile unsigned long *) 0x4206002C)</span></div><div class="line"><a name="l05168"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e421d758f3c5d28eef43bd3f71b05b9"> 5168</a></span>&#160;<span class="preprocessor">#define I2CMCON_TXDMA_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac28647e5861ea047af343b67a3ac2794"> 5169</a></span>&#160;<span class="preprocessor">#define I2CMCON_TXDMA                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65bafd986e9e957350b8c801dcee429e"> 5170</a></span>&#160;<span class="preprocessor">#define I2CMCON_TXDMA_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable Tx DMA mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a5c4604d489c036090739afa83a996d"> 5171</a></span>&#160;<span class="preprocessor">#define I2CMCON_TXDMA_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable I2C master DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;</div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="comment">/* I2CMCON[RXDMA] - Enable master Rx DMA request. */</span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfdcf193555bb294bdc5ffd89a650f35"> 5174</a></span>&#160;<span class="preprocessor">#define I2CMCON_RXDMA_BBA              (*(volatile unsigned long *) 0x42060028)</span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf889aed716fdc0fe99690512aa01f62"> 5175</a></span>&#160;<span class="preprocessor">#define I2CMCON_RXDMA_MSK              (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ed5800b28ee5921cd897bf94902a4f4"> 5176</a></span>&#160;<span class="preprocessor">#define I2CMCON_RXDMA                  (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb7f6c0725844f8471a5dd79834a1b59"> 5177</a></span>&#160;<span class="preprocessor">#define I2CMCON_RXDMA_DIS              (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable Rx DMA mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c83fc5c6a1867a003503212f1216fb4"> 5178</a></span>&#160;<span class="preprocessor">#define I2CMCON_RXDMA_EN               (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Enable I2C master DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;</div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="comment">/* I2CMCON[IENCMP] - Transaction completed (or stop detected) interrupt enable. */</span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a5fa88ee226ad676cc28207cbd0c554"> 5181</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENCMP_BBA             (*(volatile unsigned long *) 0x42060020)</span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa77ec466ce9425b736781b94ddaa0f52"> 5182</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENCMP_MSK             (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5284e50b5a00122a737df7b5653c777"> 5183</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENCMP                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae66dde5c849f9ca3d1e144a74b69e34c"> 5184</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENCMP_DIS             (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Interrupt disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab18a2112a2fd2db7bfc80059aaf298f6"> 5185</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENCMP_EN              (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. Interrupt enabled. A master I2C interrupt is generated when a STOP is detected. Enables TCOMP to geneerate an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;</div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="comment">/* I2CMCON[IENNACK] - NACK received interrupt enable. */</span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88f3e39aabd1c1cd0765a26e9a17e8af"> 5188</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENNACK_BBA            (*(volatile unsigned long *) 0x4206001C)</span></div><div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cef51a05d57c06fec131b7bb36adde3"> 5189</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENNACK_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga937165de4db487a5267f6358c2f87104"> 5190</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENNACK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e8474dd22eadbd4111fe48f64fc72c9"> 5191</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENNACK_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Interrupt disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea3bd37c21ea7644e938350f31bcdae6"> 5192</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENNACK_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN, enables NACKADDR(I2CMSTA[4]) and NACKDATA (I2CMSTA[7]) to generate an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;</div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="comment">/* I2CMCON[IENALOST] - Arbitration lost interrupt enable. */</span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga805c8cde413115c20fd8c10a998760f0"> 5195</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENALOST_BBA           (*(volatile unsigned long *) 0x42060018)</span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2ebad24b7cd5db24c00bfaaf7f5aad2"> 5196</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENALOST_MSK           (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04e602c1a0d207e6f983a42235e04d05"> 5197</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENALOST               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76622ec0343d1380dd791c26f45f5b3f"> 5198</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENALOST_DIS           (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Interrupt disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5dc061ac355c96b3dd8f99fa2d35f705"> 5199</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENALOST_EN            (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Interrupt enabled. A master I2C interrupt is generated if the master looses arbitration.Enables ALOST to generate an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;</div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="comment">/* I2CMCON[IENTX] - Transmit request interrupt enable. */</span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac31b575cbbfb400a5d51934b310d26ed"> 5202</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENTX_BBA              (*(volatile unsigned long *) 0x42060014)</span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4abe852a21f0ab940ad09f8085e920d2"> 5203</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENTX_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ebfcc2201b4a10c2e23a8d27983a6aa"> 5204</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENTX                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3316fabcd5579114e947180f4ae78d81"> 5205</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENTX_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Interrupt disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57e9001b2b48267ea354c4d25736a9d6"> 5206</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENTX_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Interrupt enabled. A master I2C interrupt is generated when the Tx FIFO is not full and the direction bit is 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;</div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="comment">/* I2CMCON[IENRX] - Receive request interrupt enable. */</span></div><div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5843fbc9b8c7ad7369407e1e69cf9773"> 5209</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENRX_BBA              (*(volatile unsigned long *) 0x42060010)</span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b82e3e363def42e101a732354387aff"> 5210</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENRX_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga996b03ed1e2d7c100de9b993c09b8113"> 5211</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENRX                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ac3bd2f87335bda54864a2bb9fa326d"> 5212</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENRX_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Interrupt disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga124eb1849284a2a63c25ab2713430c89"> 5213</a></span>&#160;<span class="preprocessor">#define I2CMCON_IENRX_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Interrupt enabled. A master I2C interrupt is generated when data is in the receive FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;</div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="comment">/* I2CMCON[STRETCH] - Stretch I2CSCL enable. */</span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85531071b474170fdb3212eaa0733290"> 5216</a></span>&#160;<span class="preprocessor">#define I2CMCON_STRETCH_BBA            (*(volatile unsigned long *) 0x4206000C)</span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga083cb8dffb2a64c3627fac58e01b8491"> 5217</a></span>&#160;<span class="preprocessor">#define I2CMCON_STRETCH_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga577b9fb5c0b0853a594eb6b0ce114f85"> 5218</a></span>&#160;<span class="preprocessor">#define I2CMCON_STRETCH                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e65eac9debb902703e03c6a8a69c3ef"> 5219</a></span>&#160;<span class="preprocessor">#define I2CMCON_STRETCH_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable             */</span><span class="preprocessor"></span></div><div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b67107ce18f66c7f24d6e66e8025a47"> 5220</a></span>&#160;<span class="preprocessor">#define I2CMCON_STRETCH_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Setting this bit instructs the device that if I2CSCL is 0, hold it at 0. Or if I2CSCL is 1, then when it next goes to 0, hold it at 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;</div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="comment">/* I2CMCON[LOOPBACK] - Internal loop back enable. */</span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf803daf13c864082be54da40e09b0516"> 5223</a></span>&#160;<span class="preprocessor">#define I2CMCON_LOOPBACK_BBA           (*(volatile unsigned long *) 0x42060008)</span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadeadb33e950b9510c768d64064628962"> 5224</a></span>&#160;<span class="preprocessor">#define I2CMCON_LOOPBACK_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf6967f51ffac53adc9d5a7a3e1f3704"> 5225</a></span>&#160;<span class="preprocessor">#define I2CMCON_LOOPBACK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9d53a08802907eb166dc258ef5fe7d5"> 5226</a></span>&#160;<span class="preprocessor">#define I2CMCON_LOOPBACK_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2546fbad3dfb47807a6d810e9b0ba526"> 5227</a></span>&#160;<span class="preprocessor">#define I2CMCON_LOOPBACK_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. I2CSCL and I2CSDA out of the device are muxed onto their corresponding inputs. Note that is also possible for the master to loop back a transfer to the slave as long as the device address corresponds, that is, external loopback. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;</div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="comment">/* I2CMCON[COMPETE] - Start back-off disable. */</span></div><div class="line"><a name="l05230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa812be1f1a3838aa215d66d917c2401f"> 5230</a></span>&#160;<span class="preprocessor">#define I2CMCON_COMPETE_BBA            (*(volatile unsigned long *) 0x42060004)</span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cd306da4a553a25a69e842b8a3c8d95"> 5231</a></span>&#160;<span class="preprocessor">#define I2CMCON_COMPETE_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cec0781745035270d5f7f7f07fd9069"> 5232</a></span>&#160;<span class="preprocessor">#define I2CMCON_COMPETE                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5324e0ed05e908135156290385229674"> 5233</a></span>&#160;<span class="preprocessor">#define I2CMCON_COMPETE_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ca35b4ed4eff03e2b9329e301e2eaba"> 5234</a></span>&#160;<span class="preprocessor">#define I2CMCON_COMPETE_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enables the device to compete for ownership even if another device is currently driving a start condition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;</div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="comment">/* I2CMCON[MAS] - Master enable bit. */</span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cd70a65c65409259507ff847e36e65e"> 5237</a></span>&#160;<span class="preprocessor">#define I2CMCON_MAS_BBA                (*(volatile unsigned long *) 0x42060000)</span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5a2d914e0d2a2af3da1f1b6fcb0c945"> 5238</a></span>&#160;<span class="preprocessor">#define I2CMCON_MAS_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f8dbd472b1dadcb478d257ba39578a0"> 5239</a></span>&#160;<span class="preprocessor">#define I2CMCON_MAS                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc5f425ae02214bd4dac8501e191a661"> 5240</a></span>&#160;<span class="preprocessor">#define I2CMCON_MAS_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. The master is disabled. The master state machine is reset.The master should be disabled when not in use. This bit should not be cleared until a transaction has completed. TCOMP in I2CMSTA indicates when a transaction is complete. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72af2c9c5e8d4b64770f50cffa84a35e"> 5241</a></span>&#160;<span class="preprocessor">#define I2CMCON_MAS_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable master.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;</div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="comment">/* Reset Value for I2CMSTA*/</span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b85b03c7004726c55e5a0c3976f99a1"> 5244</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RVAL                   0x0</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="comment">/* I2CMSTA[TXUR] - Master transmit FIFO underrun. */</span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2580fa34d0ade8036f08014aa71a2517"> 5247</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXUR_BBA               (*(volatile unsigned long *) 0x420600B0)</span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67784b0272a5b11fe92d4fc49f9493fd"> 5248</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXUR_MSK               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3e52fd99afc0f40be6b34eb3fa968fd"> 5249</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXUR                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e1c56af1344c96c20e3c614c7bb3341"> 5250</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXUR_CLR               (0x0   &lt;&lt; 12 ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37c8bea4ece18ebe7f303722c1f0032d"> 5251</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXUR_SET               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* SET. Set when the I2C master ends the transaction due to a Tx FIFO empty condition. This bit is only set when IENTX (I2CSCON[5]) is set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;</div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="comment">/* I2CMSTA[MSTOP] - STOP driven by the I2C master. */</span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09fa77a5a9381293cdd0943fecfcd46d"> 5254</a></span>&#160;<span class="preprocessor">#define I2CMSTA_MSTOP_BBA              (*(volatile unsigned long *) 0x420600AC)</span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81ae84f42c30555479278f5efae1c268"> 5255</a></span>&#160;<span class="preprocessor">#define I2CMSTA_MSTOP_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28115b4dcf957621e929ab1a2ae422e9"> 5256</a></span>&#160;<span class="preprocessor">#define I2CMSTA_MSTOP                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga487440b11c32ebedbe00747456ffd26e"> 5257</a></span>&#160;<span class="preprocessor">#define I2CMSTA_MSTOP_CLR              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf82be4b010053c1d098345a45f947791"> 5258</a></span>&#160;<span class="preprocessor">#define I2CMSTA_MSTOP_SET              (0x1   &lt;&lt; 11 ) </span><span class="comment">/* SET. Set when the I2C master drives a stop condition on the I2C bus, therefore indicating a transaction completion, Tx underrun, Rx overflow, or a NACK by the slave. It is different from TCOMP because it is not set when the stop condition occurs due to any other master on the I2C bus.  This bit does not generate an interrupt. See the TCOMP description for available interrupts related to the stop condition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;</div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="comment">/* I2CMSTA[LINEBUSY] - Line is busy. */</span></div><div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f9ab8d0e8aa70ca32715041d36284b5"> 5261</a></span>&#160;<span class="preprocessor">#define I2CMSTA_LINEBUSY_BBA           (*(volatile unsigned long *) 0x420600A8)</span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea2bb59c41e46789ac29a5cdb3245741"> 5262</a></span>&#160;<span class="preprocessor">#define I2CMSTA_LINEBUSY_MSK           (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0b436484d017550f7c60126a53e5724"> 5263</a></span>&#160;<span class="preprocessor">#define I2CMSTA_LINEBUSY               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25a867133c85d9ee4c4d980c7f2844f9"> 5264</a></span>&#160;<span class="preprocessor">#define I2CMSTA_LINEBUSY_CLR           (0x0   &lt;&lt; 10 ) </span><span class="comment">/* CLR. Cleared when a stop is detected on the I2C bus. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ddbeb9b519ea69f2c44f29b2d8553a8"> 5265</a></span>&#160;<span class="preprocessor">#define I2CMSTA_LINEBUSY_SET           (0x1   &lt;&lt; 10 ) </span><span class="comment">/* SET. Set when a start is detected on the I2C bus. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;</div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="comment">/* I2CMSTA[RXOF] - Receive FIFO overflow. */</span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbb9d4365215c17da02e144cafdfefb9"> 5268</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXOF_BBA               (*(volatile unsigned long *) 0x420600A4)</span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga605807552ae251006307008cec8f3b9f"> 5269</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXOF_MSK               (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21c99abe94c73d117c907a723740647e"> 5270</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXOF                   (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeee520a74dfc15b10ca7ed06e87dbd57"> 5271</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXOF_CLR               (0x0   &lt;&lt; 9  ) </span><span class="comment">/* CLR. CLeared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad56e86871977078f4f31a432af01946c"> 5272</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXOF_SET               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* SET. Set when a byte is written to the receive FIFO when the FIFO is already full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;</div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">/* I2CMSTA[TCOMP] - Transaction completed (or stop detected). (Can drive an interrupt). */</span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga144a0960363e26ca644eb2c7aee7c80e"> 5275</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TCOMP_BBA              (*(volatile unsigned long *) 0x420600A0)</span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad067d8b68741643fe2cd64096f65cae2"> 5276</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TCOMP_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaded0f9f90d5cc16db1a321cf541b5d2b"> 5277</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TCOMP                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5bbfd5c2d961d83bde8562af4f71b00c"> 5278</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TCOMP_CLR              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5bc57410410125f3525177020c7d69c"> 5279</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TCOMP_SET              (0x1   &lt;&lt; 8  ) </span><span class="comment">/* SET. Set when a STOP condition is detected on the I2C bus.  If IENCMP is 1, an interrupt is generated when this bit asserts. This bit only asserts if the master is enabled (MASEN = 1).  This bit should be used to determine when it is safe to disable the master. It can also be used to wait for another master&#39;s transaction to complete on the I2C bus when this master loses arbitration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/* I2CMSTA[NACKDATA] - NACK received in response to data write. (Can drive an interrupt). */</span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e2a53aea0572149b63ae23ff18cb589"> 5282</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKDATA_BBA           (*(volatile unsigned long *) 0x4206009C)</span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga285a227b5c39f87dcc65f035ad4e8bfc"> 5283</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKDATA_MSK           (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3e0f979ab6f9f9eeb58bce99c0fd998"> 5284</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKDATA               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e28d203cfb968044bf2979017f4b989"> 5285</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKDATA_CLR           (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared on a read of the I2CMSTA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ce2170a7173d3545367d24de865494c"> 5286</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKDATA_SET           (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set when a NACK is received in response to a data write transfer. If IENNACK is 1, an interrupt is generated when this bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;</div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="comment">/* I2CMSTA[BUSY] - Master busy. */</span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76d42279bb177af551b3644753dff421"> 5289</a></span>&#160;<span class="preprocessor">#define I2CMSTA_BUSY_BBA               (*(volatile unsigned long *) 0x42060098)</span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf287b21bdc239d4b06f31cc32486dcd5"> 5290</a></span>&#160;<span class="preprocessor">#define I2CMSTA_BUSY_MSK               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47dc9bd0999a3a8979b11c1bf725e82d"> 5291</a></span>&#160;<span class="preprocessor">#define I2CMSTA_BUSY                   (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4998888c38e075038f830bb7797dc968"> 5292</a></span>&#160;<span class="preprocessor">#define I2CMSTA_BUSY_CLR               (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared if the state machine is idle or another device has control of the I2C bus. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebe190b0b40da05d2bcfcc7ac189da3b"> 5293</a></span>&#160;<span class="preprocessor">#define I2CMSTA_BUSY_SET               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set when the master state machine is servicing a transaction. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;</div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/* I2CMSTA[ALOST] - Arbitration lost.  (Can drive an interrupt). */</span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a51bf4493e2dad8f6c5fce5d2c3f327"> 5296</a></span>&#160;<span class="preprocessor">#define I2CMSTA_ALOST_BBA              (*(volatile unsigned long *) 0x42060094)</span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc01a99b53d2bc2cb1c16b2f4c2a2afd"> 5297</a></span>&#160;<span class="preprocessor">#define I2CMSTA_ALOST_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab71196910bcede5ae49cfaeed97ac252"> 5298</a></span>&#160;<span class="preprocessor">#define I2CMSTA_ALOST                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d4b7714d0b11cca5fcf27f37d365428"> 5299</a></span>&#160;<span class="preprocessor">#define I2CMSTA_ALOST_CLR              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared on a read of the I2CMSTA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf68451215a475ea6212fe474bd02df1b"> 5300</a></span>&#160;<span class="preprocessor">#define I2CMSTA_ALOST_SET              (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set if the master looses arbitration.  If IENALOST is 1, an interrupt is generated when this bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;</div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">/* I2CMSTA[NACKADDR] - NACK received in response to an address. (Can drive an interrupt). */</span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga936908f5e920e98272472948ac1f252e"> 5303</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKADDR_BBA           (*(volatile unsigned long *) 0x42060090)</span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75ae5b3eef5f0a1589cbe1d2d11ae4de"> 5304</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKADDR_MSK           (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee3c3e0164cef6176a3f668f0d51f200"> 5305</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKADDR               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b33ae1015da5b2573d931a86ce9e09b"> 5306</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKADDR_CLR           (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared on a read of the I2CMSTA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95b1cb98915e073f67fe19016200113e"> 5307</a></span>&#160;<span class="preprocessor">#define I2CMSTA_NACKADDR_SET           (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set if a NACK received in response to an address.  If IENNACK is 1, an interrupt is generated when this bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment">/* I2CMSTA[RXREQ] - Receive Request. (Can drive an interrupt). */</span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf28e3d8a7dedc6591693bf123f3f229"> 5310</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXREQ_BBA              (*(volatile unsigned long *) 0x4206008C)</span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38117b9e59ad97e1f77df4a6b3d603f0"> 5311</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXREQ_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga147fc72b2b3893824f3ab53d756be123"> 5312</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXREQ                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c60875684f89c85acd255a140a634d8"> 5313</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXREQ_CLR              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae34deafdf6df80376bee8bc993ad51d3"> 5314</a></span>&#160;<span class="preprocessor">#define I2CMSTA_RXREQ_SET              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set when there is data in the receive FIFO.  If IENRX is 1, an interrupt is generated when this bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;</div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;<span class="comment">/* I2CMSTA[TXREQ] - Transmit Request. (Can drive an interrupt). */</span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d6ed2b8cf1ff1237e379d0f896b6d62"> 5317</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXREQ_BBA              (*(volatile unsigned long *) 0x42060088)</span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60e170b15e69e7cb538e0bbccc706628"> 5318</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXREQ_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab51b83725073edcb2a91aa50ae522f1"> 5319</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXREQ                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga604035272780c419caa6b718ecb9bfc0"> 5320</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXREQ_CLR              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Cleared when the transmit FIFO underrun condition is not met. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71a99d4daad4c667fe77e5205fc55f65"> 5321</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXREQ_SET              (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set  when the direction bit is 0 and the transmit FIFO is either empty or not full. If IENTX is 1, an interrupt is generated when this bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;</div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="comment">/* I2CMSTA[TXFSTA] - Transmit FIFO Status. */</span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7969c90468757645258ac8e1487e5428"> 5324</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXFSTA_MSK             (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65b6832db79553699f26a616c502f3ce"> 5325</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXFSTA_EMPTY           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* EMPTY. FIFO empty.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae552450fdf5e5db9922155b21d3d41a2"> 5326</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXFSTA_ONEBYTE         (0x2   &lt;&lt; 0  ) </span><span class="comment">/* ONEBYTE. 1 byte in FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59323b7b2be0a55ce154ad04556abe6e"> 5327</a></span>&#160;<span class="preprocessor">#define I2CMSTA_TXFSTA_FULL            (0x3   &lt;&lt; 0  ) </span><span class="comment">/* FULL. FIFO full.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;</div><div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160;<span class="comment">/* Reset Value for I2CMRX*/</span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20875e2bba9f81168e39cf356647d500"> 5330</a></span>&#160;<span class="preprocessor">#define I2CMRX_RVAL                    0x0</span></div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">/* I2CMRX[VALUE] - Receive register. This register allows access to the receive data FIFO.  The FIFO can hold two bytes. */</span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga066b8c912d6e0236b161d2e4437c3c53"> 5333</a></span>&#160;<span class="preprocessor">#define I2CMRX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;</div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="comment">/* Reset Value for I2CMTX*/</span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1603f15d598736798823f1cba76acd89"> 5336</a></span>&#160;<span class="preprocessor">#define I2CMTX_RVAL                    0x0</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;</div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;<span class="comment">/* I2CMTX[VALUE] - Transmit register. This register allows access to the transmit data FIFO.  The FIFO can hold two bytes. */</span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61f1df191cfbe491d818f6ca791e9d50"> 5339</a></span>&#160;<span class="preprocessor">#define I2CMTX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;</div><div class="line"><a name="l05341"></a><span class="lineno"> 5341</span>&#160;<span class="comment">/* Reset Value for I2CMRXCNT*/</span></div><div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ebc3baa9465066246b6324381033162"> 5342</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_RVAL                 0x0</span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/* I2CMRXCNT[EXTEND] - Extended read: Use this bit if greater than 256 bytes are required on a read.  For example: To receive 412 bytes, write 0x100 (EXTEND = 1) to this register (I2CMRXCNT).  Wait for the first byte to be received, then check the I2CMCRXCNT register for every byte received thereafter.  When I2CMCRXCNT returns to 0, 256 bytes have been received.  Then, write 0x09C (412 - 256 = 156 decimal (equal to 0x9C)  with the EXTEND bit set to 0) to this register (I2CMRXCNT). */</span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a810097f6df92633c4dcf98c9047496"> 5345</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_EXTEND_BBA           (*(volatile unsigned long *) 0x42060220)</span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga843d147126b57c435d1b8a34dfb44692"> 5346</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_EXTEND_MSK           (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ad0e7edf6c7875bd314d6c1879d2e53"> 5347</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_EXTEND               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32f08bbb55bdbea50c0db1c542822cce"> 5348</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_EXTEND_DIS           (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65d5ec0d9c6810893692b6f9b96a8110"> 5349</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_EXTEND_EN            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;</div><div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="comment">/* I2CMRXCNT[COUNT] - Receive count. Program the number of bytes required minus one to this register.  If just one byte is required write 0 to this register.  If greater than 256 bytes are required, then use EXTEND. */</span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf12fa28882061febe845458b506a957f"> 5352</a></span>&#160;<span class="preprocessor">#define I2CMRXCNT_COUNT_MSK            (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;</div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="comment">/* Reset Value for I2CMCRXCNT*/</span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a37301ea2035d3163151d0217b9cadd"> 5355</a></span>&#160;<span class="preprocessor">#define I2CMCRXCNT_RVAL                0x0</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;</div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="comment">/* I2CMCRXCNT[VALUE] - Current receive count. This register gives the total number of bytes received so far. If 256 bytes are requested, then this register reads 0 when the transaction has completed. */</span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10286c22d1034c022fab14db250ec84d"> 5358</a></span>&#160;<span class="preprocessor">#define I2CMCRXCNT_VALUE_MSK           (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;</div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="comment">/* Reset Value for I2CADR0*/</span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6876c421dbc378aca3d7b606b9d4ac02"> 5361</a></span>&#160;<span class="preprocessor">#define I2CADR0_RVAL                   0x0</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;</div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="comment">/* I2CADR0[VALUE] - Address byte. If a 7-bit address is required, then I2CADR0[7:1] is programmed with the address and I2CADR0[0] is programmed with the direction (read or write). If a 10-bit address is required then I2CADR0[7:3] is programmed with &#39;11110&#39;, I2CADR0[2:1] is programmed with the two MSBs of the address, and, again, I2CADR0[0] is programmed with the direction bit (read or write). */</span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3b31c061d1f08ad59cc7c7f766ac8b1"> 5364</a></span>&#160;<span class="preprocessor">#define I2CADR0_VALUE_MSK              (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;</div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="comment">/* Reset Value for I2CADR1*/</span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga755ea868fc018a26a249ac3fff55c4b6"> 5367</a></span>&#160;<span class="preprocessor">#define I2CADR1_RVAL                   0x0</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;</div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="comment">/* I2CADR1[VALUE] - Address byte. This register is only required when addressing a slave with 10-bit addressing.  I2CADR1[7:0] is programmed with the lower eight bits of the address. */</span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0405409cf1d47bc773874f95bdb8e5b"> 5370</a></span>&#160;<span class="preprocessor">#define I2CADR1_VALUE_MSK              (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;</div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="comment">/* Reset Value for I2CDIV*/</span></div><div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2102c7b91c975595f4f4cc0fc060c00d"> 5373</a></span>&#160;<span class="preprocessor">#define I2CDIV_RVAL                    0x1F1F</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;</div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="comment">/* I2CDIV[HIGH] - Serial clock high time. This register controls the clock high time. See the serial clock generation section for more details. */</span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5997caa82bba29f9b33092ebc51d0e68"> 5376</a></span>&#160;<span class="preprocessor">#define I2CDIV_HIGH_MSK                (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;</div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="comment">/* I2CDIV[LOW] - Serial clock low time. This register controls the clock low time. See the serial clock generation section for more details. */</span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f676c2fd7bebc99979d685458042a58"> 5379</a></span>&#160;<span class="preprocessor">#define I2CDIV_LOW_MSK                 (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;</div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="comment">/* Reset Value for I2CSCON*/</span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga358ff1e546afc4575271b229baabd22f"> 5382</a></span>&#160;<span class="preprocessor">#define I2CSCON_RVAL                   0x0</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;</div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="comment">/* I2CSCON[TXDMA] - Enable slave Tx DMA request. */</span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6fba17495ec7a34e063248d98286ee49"> 5385</a></span>&#160;<span class="preprocessor">#define I2CSCON_TXDMA_BBA              (*(volatile unsigned long *) 0x42060538)</span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebb8ac6cd9f0abb9ea20a39cb1d4cd16"> 5386</a></span>&#160;<span class="preprocessor">#define I2CSCON_TXDMA_MSK              (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga314ccd993e18ba057a14c086b94bd019"> 5387</a></span>&#160;<span class="preprocessor">#define I2CSCON_TXDMA                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34eeebd8f100c1a36260e728956ed53f"> 5388</a></span>&#160;<span class="preprocessor">#define I2CSCON_TXDMA_DIS              (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS. Disable DMA mode.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabaadadf23db1b573e59bd7e6b7a3371"> 5389</a></span>&#160;<span class="preprocessor">#define I2CSCON_TXDMA_EN               (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN. Enable I2C slave DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;</div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="comment">/* I2CSCON[RXDMA] - Enable slave Rx DMA request. */</span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97c01f5db5ba823f97e9f41bb174c7c3"> 5392</a></span>&#160;<span class="preprocessor">#define I2CSCON_RXDMA_BBA              (*(volatile unsigned long *) 0x42060534)</span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b505f1610bfdf9a766fde146b3df8d7"> 5393</a></span>&#160;<span class="preprocessor">#define I2CSCON_RXDMA_MSK              (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga648facb27d521d644ce36828a3b6e40c"> 5394</a></span>&#160;<span class="preprocessor">#define I2CSCON_RXDMA                  (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fc67a340fc4fe90550bdde7991e38bb"> 5395</a></span>&#160;<span class="preprocessor">#define I2CSCON_RXDMA_DIS              (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Disable DMA mode.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae47ad4cd248907909b0ae474395f885"> 5396</a></span>&#160;<span class="preprocessor">#define I2CSCON_RXDMA_EN               (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Enable I2C slave DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;</div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="comment">/* I2CSCON[IENREPST] - Repeated start interrupt enable. */</span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71244123ac2a6f18e13de7cef21b6861"> 5399</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENREPST_BBA           (*(volatile unsigned long *) 0x42060530)</span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf30d3ad05dcda94eef8599470da9dd3"> 5400</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENREPST_MSK           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16ee0a327a82197ac92ecae63f3b9efd"> 5401</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENREPST               (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40b694109c39e42f9028e0600e97314f"> 5402</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENREPST_DIS           (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Disable an interrupt when the REPSTART status bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab72043c30a67915dd2727fd113cdae28"> 5403</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENREPST_EN            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN.  Generate an interrupt when the REPSTART status bit asserts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;</div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="comment">/* I2CSCON[IENTX] - Transmit request interrupt enable. */</span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga590abe73dd6c793ef0a8bb857ac4d91d"> 5406</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENTX_BBA              (*(volatile unsigned long *) 0x42060528)</span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga86060d2e18a3b94b8bf53df1975f7102"> 5407</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENTX_MSK              (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a4f4de6308412f3d3a01c5bb253cd79"> 5408</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENTX                  (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc7b840cedd503904bbc5a29d2b40bf9"> 5409</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENTX_DIS              (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable transmit request interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga973d223aaffc28fdef102c06b8dc63ed"> 5410</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENTX_EN               (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Enable transmit request interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;</div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="comment">/* I2CSCON[IENRX] - Receive request interrupt enable. */</span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21b593f1eb77ade42ce1390e14e3b812"> 5413</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENRX_BBA              (*(volatile unsigned long *) 0x42060524)</span></div><div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0318d219c51bb4c07f0366983da55b6f"> 5414</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENRX_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d152741b2e92a8338b3eb7c757980e5"> 5415</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENRX                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7046e241cb1e12750f8692f84d86b6f"> 5416</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENRX_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable receive request interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74573296a8e7caecf322653ec970c98f"> 5417</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENRX_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. Enable receive request interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;</div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="comment">/* I2CSCON[IENSTOP] - Stop condition detected interrupt enable. */</span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3106414f5b4692fa6a48e779d379ce70"> 5420</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENSTOP_BBA            (*(volatile unsigned long *) 0x42060520)</span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab08f37f939ac30970387174004d0f11"> 5421</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENSTOP_MSK            (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47f66c596c755d3b0afaa43fd0f71b16"> 5422</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENSTOP                (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1af0d44d92dd1ce06e9858ec5d68f061"> 5423</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENSTOP_DIS            (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Disable stop condition detect interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b80064df6c245bfe3aa5c4922be8386"> 5424</a></span>&#160;<span class="preprocessor">#define I2CSCON_IENSTOP_EN             (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN.  Enable stop condition detect interrupt. Enables STOP (I2CSSTA[10]) to generate an interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;</div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="comment">/* I2CSCON[NACK] - NACK next communication. */</span></div><div class="line"><a name="l05427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2a3505d0ce6a456a69447cdcce7c3a3"> 5427</a></span>&#160;<span class="preprocessor">#define I2CSCON_NACK_BBA               (*(volatile unsigned long *) 0x4206051C)</span></div><div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c95dd69fa20c09f0327a3752d1775c4"> 5428</a></span>&#160;<span class="preprocessor">#define I2CSCON_NACK_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4358b333937692af146f980a0d681c52"> 5429</a></span>&#160;<span class="preprocessor">#define I2CSCON_NACK                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5eb74de692d51bf78cbed27629faed8d"> 5430</a></span>&#160;<span class="preprocessor">#define I2CSCON_NACK_DIS               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0b75108cd044b917d3bdaf1b9629405"> 5431</a></span>&#160;<span class="preprocessor">#define I2CSCON_NACK_EN                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Allow the next communication to be NACK&#39;ed.  This can be used for example if during a 24xx I2C serial eeprom style access, an attempt was made to write to a read only or nonexisting location in system memory. That is the indirect address in a 24xx I2C serial eeprom style write pointed to an unwritable memory location. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;</div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/* I2CSCON[STRETCH] - Stretch I2CSCL enable. */</span></div><div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf428a755e85f88509a68c4d95001bfa0"> 5434</a></span>&#160;<span class="preprocessor">#define I2CSCON_STRETCH_BBA            (*(volatile unsigned long *) 0x42060518)</span></div><div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ceab319e22172eef61e1518f8c65c75"> 5435</a></span>&#160;<span class="preprocessor">#define I2CSCON_STRETCH_MSK            (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadda18e7ed6447cdf30043d001139e5df"> 5436</a></span>&#160;<span class="preprocessor">#define I2CSCON_STRETCH                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga397047a6bec7fe17495e4607a60ee3b1"> 5437</a></span>&#160;<span class="preprocessor">#define I2CSCON_STRETCH_DIS            (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga877be91286e07121129d19137f7f527f"> 5438</a></span>&#160;<span class="preprocessor">#define I2CSCON_STRETCH_EN             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Tell the device that, if I2CSCL is 0, hold it at 0.  Or if I2CSCL is 1, then when it next goes to 0 hold it at 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;</div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="comment">/* I2CSCON[EARLYTXR] - Early transmit request mode. */</span></div><div class="line"><a name="l05441"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e48136ec5d90baaa246a37cf0c70316"> 5441</a></span>&#160;<span class="preprocessor">#define I2CSCON_EARLYTXR_BBA           (*(volatile unsigned long *) 0x42060514)</span></div><div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d676277ba9cf43be645375214fe9e8e"> 5442</a></span>&#160;<span class="preprocessor">#define I2CSCON_EARLYTXR_MSK           (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2dfa6dbc6174678b7bd8be9daa2aba5"> 5443</a></span>&#160;<span class="preprocessor">#define I2CSCON_EARLYTXR               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab42d46af9a979d4237bdb852e73c96d4"> 5444</a></span>&#160;<span class="preprocessor">#define I2CSCON_EARLYTXR_DIS           (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b8750015234a39e755e8464a8303de8"> 5445</a></span>&#160;<span class="preprocessor">#define I2CSCON_EARLYTXR_EN            (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable a transmit request just after the positive edge of the direction bit (READ/WRITE) I2CSCL clock pulse. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;</div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="comment">/* I2CSCON[GCSB] - General call status bit clear. */</span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf7cce2aabf778ea7dbcdfa05027e6b9"> 5448</a></span>&#160;<span class="preprocessor">#define I2CSCON_GCSB_BBA               (*(volatile unsigned long *) 0x42060510)</span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga860b976a87f34fa9e7d44348863f058e"> 5449</a></span>&#160;<span class="preprocessor">#define I2CSCON_GCSB_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaada402f1160b0b65ca3ca01d94a37c87"> 5450</a></span>&#160;<span class="preprocessor">#define I2CSCON_GCSB                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65ab09fc66ef9b5855d83654e966fa31"> 5451</a></span>&#160;<span class="preprocessor">#define I2CSCON_GCSB_CLR               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Clear the General Call status and General Call ID bits. The General Call status and General Call ID bits are not reset by anything other than a write to this bit or a full reset. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05452"></a><span class="lineno"> 5452</span>&#160;</div><div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/* I2CSCON[HGC] - Hardware general call enable. */</span></div><div class="line"><a name="l05454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9b85c056486e0352baccfc2b10c2134"> 5454</a></span>&#160;<span class="preprocessor">#define I2CSCON_HGC_BBA                (*(volatile unsigned long *) 0x4206050C)</span></div><div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95bbd533357ef691221f48c9c1ed0f68"> 5455</a></span>&#160;<span class="preprocessor">#define I2CSCON_HGC_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cdd9f304922ec5c32e95a85fbbe0abc"> 5456</a></span>&#160;<span class="preprocessor">#define I2CSCON_HGC                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a9156608312357a90dd2986ac7c6007"> 5457</a></span>&#160;<span class="preprocessor">#define I2CSCON_HGC_DIS                (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3f4689e568bf1f7dae40010c2b01a09"> 5458</a></span>&#160;<span class="preprocessor">#define I2CSCON_HGC_EN                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. When this bit and the General Call enable bit are set the device after receiving a general call, Address 0x00 and a data byte checks the contents of the I2CALT against the receive shift register. If they match, the device has received a hardware general call. This is used if a device needs urgent attention from a master device without knowing which master it needs to turn to. This is a broadcast message to all master devices in the bus. The device that requires attention embeds its own address into the message. The LSB of the I2CALT register should always be written to a 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;</div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="comment">/* I2CSCON[GC] - General call enable. */</span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ecdf1dd483012d16e9c16df18567b99"> 5461</a></span>&#160;<span class="preprocessor">#define I2CSCON_GC_BBA                 (*(volatile unsigned long *) 0x42060508)</span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ae2f94619b09c8a36f4257c60c96d5e"> 5462</a></span>&#160;<span class="preprocessor">#define I2CSCON_GC_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaefb0c750266ead3e9f104d4f6e202fe"> 5463</a></span>&#160;<span class="preprocessor">#define I2CSCON_GC                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c5141afd18d0a34ae21592282811b59"> 5464</a></span>&#160;<span class="preprocessor">#define I2CSCON_GC_DIS                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94ce0f8287e43c504d1dad25a6f0bafa"> 5465</a></span>&#160;<span class="preprocessor">#define I2CSCON_GC_EN                  (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable the I2C slave to ACK an I2C general call, Address 0x00 (write). */</span><span class="preprocessor"></span></div><div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;</div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">/* I2CSCON[ADR10] - Enable 10 bit addressing. */</span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedf0722d9594f99dc35f6461d1daef88"> 5468</a></span>&#160;<span class="preprocessor">#define I2CSCON_ADR10_BBA              (*(volatile unsigned long *) 0x42060504)</span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d804c095b3e48ef6ef389777ea8e94b"> 5469</a></span>&#160;<span class="preprocessor">#define I2CSCON_ADR10_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48472d23fcfc54c79a6eb8c415c2f1b7"> 5470</a></span>&#160;<span class="preprocessor">#define I2CSCON_ADR10                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50197ab551b3e8e119b0f85682531e7f"> 5471</a></span>&#160;<span class="preprocessor">#define I2CSCON_ADR10_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. If this bit is clear, the slave can support four slave addresses, programmed in Registers I2CID0 to I2CID3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25a56661c33f714ce60656351fb37146"> 5472</a></span>&#160;<span class="preprocessor">#define I2CSCON_ADR10_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable 10-bit addressing. One 10-bit address is supported by the slave and is stored in I2CID0 and I2CID1, where I2CID0 contains the first byte of the address and the upper five bits must be programmed to 11110&#39; I2CID2 and I2CID3 can be programmed with 7-bit addresses at the same time. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;</div><div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="comment">/* I2CSCON[SLV] - Slave enable. */</span></div><div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad73a9a4ebb2091b7eb9cad8880f09c61"> 5475</a></span>&#160;<span class="preprocessor">#define I2CSCON_SLV_BBA                (*(volatile unsigned long *) 0x42060500)</span></div><div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f539c7c6de8d9e9c69b7a53e90d1d10"> 5476</a></span>&#160;<span class="preprocessor">#define I2CSCON_SLV_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3123c9e54ca40f214b952cf83b2fc685"> 5477</a></span>&#160;<span class="preprocessor">#define I2CSCON_SLV                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8511e783ad5c9b793773db1bcb8c99e9"> 5478</a></span>&#160;<span class="preprocessor">#define I2CSCON_SLV_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable the slave and all slave state machine flops are held in reset. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ab5439903b4a1ba99856cd222a1b234"> 5479</a></span>&#160;<span class="preprocessor">#define I2CSCON_SLV_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable slave.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;</div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="comment">/* Reset Value for I2CSSTA*/</span></div><div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ba4aa3de8148c082e44049ed32b2382"> 5482</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RVAL                   0x1</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;</div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="comment">/* I2CSSTA[START] - Start and matching address. */</span></div><div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4585015e74037721216ffda747ccc0a"> 5485</a></span>&#160;<span class="preprocessor">#define I2CSSTA_START_BBA              (*(volatile unsigned long *) 0x420605B8)</span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ed670cc34323be89d2481a3f132849c"> 5486</a></span>&#160;<span class="preprocessor">#define I2CSSTA_START_MSK              (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a52504f6c1e8ae5d0a0e95058f3b1bd"> 5487</a></span>&#160;<span class="preprocessor">#define I2CSSTA_START                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c5d4648188abf015e5418c5a8287f75"> 5488</a></span>&#160;<span class="preprocessor">#define I2CSSTA_START_CLR              (0x0   &lt;&lt; 14 ) </span><span class="comment">/* CLR. Cleared on receipt of either a stop or start condition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44ab9dffab7a5c089261022ce37fc4e5"> 5489</a></span>&#160;<span class="preprocessor">#define I2CSSTA_START_SET              (0x1   &lt;&lt; 14 ) </span><span class="comment">/* SET. Set if a start is detected on I2CSCL/I2CSDA and one of the following is true: The device address is matched.  A general call (GC = 0000_0000) code is received and GC is enabled.  A high speed (HS = 0000_1XXX) code is received. A start byte (0000_0001) is received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="comment">/* I2CSSTA[REPSTART] - Repeated start and matching address. (Can drive an interrupt). */</span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf1fbcaaa60db0861be88a4cb5df4b02"> 5492</a></span>&#160;<span class="preprocessor">#define I2CSSTA_REPSTART_BBA           (*(volatile unsigned long *) 0x420605B4)</span></div><div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8544564b2478279772b4ec6c6f184fe"> 5493</a></span>&#160;<span class="preprocessor">#define I2CSSTA_REPSTART_MSK           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga260a55d90cae54a0200ddc3be57cce89"> 5494</a></span>&#160;<span class="preprocessor">#define I2CSSTA_REPSTART               (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa278c5d62e920de35d435ea7b7516bd8"> 5495</a></span>&#160;<span class="preprocessor">#define I2CSSTA_REPSTART_CLR           (0x0   &lt;&lt; 13 ) </span><span class="comment">/* CLR. Cleared when read or on receipt of a stop condition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37075b69cce5d029d57985a3d8b6ed0c"> 5496</a></span>&#160;<span class="preprocessor">#define I2CSSTA_REPSTART_SET           (0x1   &lt;&lt; 13 ) </span><span class="comment">/* SET. Set if START (I2CSSTA[14]) is already asserted and then a repeated start is detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;</div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment">/* I2CSSTA[IDMAT] - Device ID matched. */</span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a88519c4f84de6759c46ba864108882"> 5499</a></span>&#160;<span class="preprocessor">#define I2CSSTA_IDMAT_MSK              (0x3   &lt;&lt; 11 )</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;</div><div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="comment">/* I2CSSTA[STOP] - Stop after start and matching address. (Can drive an interrupt). */</span></div><div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69d09117537100fbd752faff286f2311"> 5502</a></span>&#160;<span class="preprocessor">#define I2CSSTA_STOP_BBA               (*(volatile unsigned long *) 0x420605A8)</span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadadb1e18d01b2b7adaa4a9848ca0120e"> 5503</a></span>&#160;<span class="preprocessor">#define I2CSSTA_STOP_MSK               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3bda8f865b29372a5404b8d8aaba38e"> 5504</a></span>&#160;<span class="preprocessor">#define I2CSSTA_STOP                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafe43f282cbc77ec4f301efa5ba81887"> 5505</a></span>&#160;<span class="preprocessor">#define I2CSSTA_STOP_CLR               (0x0   &lt;&lt; 10 ) </span><span class="comment">/* CLR. Cleared by a read of the status register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0372dab786c9e4cc8c315617697ee0a9"> 5506</a></span>&#160;<span class="preprocessor">#define I2CSSTA_STOP_SET               (0x1   &lt;&lt; 10 ) </span><span class="comment">/* SET. Set if the slave device received a stop condition after a previous start condition and a matching address. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;</div><div class="line"><a name="l05508"></a><span class="lineno"> 5508</span>&#160;<span class="comment">/* I2CSSTA[GCID] - General call ID. Cleared when the GCSBCLR (I2CSCON[4]) is written to 1. These status bits are not cleared by a general call reset. */</span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3def457fb4166aa59d77bb07c18c7a9"> 5509</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCID_MSK               (0x3   &lt;&lt; 8  )</span></div><div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;</div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;<span class="comment">/* I2CSSTA[GCINT] - General call interrupt. (Always drives an interrupt). */</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52fbad79c2906ff7bb1b93b21e6335c4"> 5512</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCINT_BBA              (*(volatile unsigned long *) 0x4206059C)</span></div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6be5915a2c5ca805dd3bbb49b7cf4fb"> 5513</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCINT_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcc05205ce1b715e6d7e1d0f2397b985"> 5514</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCINT                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41244002fe7214a717319f8d3431d7d3"> 5515</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCINT_CLR              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. To clear this bit, write 1 to the I2CSCON[4].  If it was a general call reset, all registers are at their default values. If it was a hardware general call, the Rx FIFO holds the second byte of the general call and this can be compared with the ALT register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f03afa58dc994d5561a5cde6df50773"> 5516</a></span>&#160;<span class="preprocessor">#define I2CSSTA_GCINT_SET              (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set if the slave device receives a general call of any type. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;</div><div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="comment">/* I2CSSTA[BUSY] - Slave busy. */</span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga214da7bdb73bad34314da2fe03c9972a"> 5519</a></span>&#160;<span class="preprocessor">#define I2CSSTA_BUSY_BBA               (*(volatile unsigned long *) 0x42060598)</span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe4f8c6ec2d1cf0128c5a7123c4a6d76"> 5520</a></span>&#160;<span class="preprocessor">#define I2CSSTA_BUSY_MSK               (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ac11dcee3c63284aa359fdc1f0a0407"> 5521</a></span>&#160;<span class="preprocessor">#define I2CSSTA_BUSY                   (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fdc2e8c85ddaadde308b5d951af4e7e"> 5522</a></span>&#160;<span class="preprocessor">#define I2CSSTA_BUSY_CLR               (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared by hardware on any of the following conditions: The address does not match an ID register, the slave device receives a I2C stop condition or if a repeated start address doesnt match. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ed0e79ee532e5ed8c60461d45735b19"> 5523</a></span>&#160;<span class="preprocessor">#define I2CSSTA_BUSY_SET               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set if the slave device receives an I2C start condition. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;</div><div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="comment">/* I2CSSTA[NOACK] - NACK generated by the slave. */</span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga390cadad22799587ae9f9a82b741cb90"> 5526</a></span>&#160;<span class="preprocessor">#define I2CSSTA_NOACK_BBA              (*(volatile unsigned long *) 0x42060594)</span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf66eae4259b91afee713e2dd82d67982"> 5527</a></span>&#160;<span class="preprocessor">#define I2CSSTA_NOACK_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f50d1063b7d752b356510e55c7ceef9"> 5528</a></span>&#160;<span class="preprocessor">#define I2CSSTA_NOACK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b18df8f2c7f2d1ac67fecd0a8249d14"> 5529</a></span>&#160;<span class="preprocessor">#define I2CSSTA_NOACK_CLR              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared on a read of the I2CSSTA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf83c4c093557401af7cdc2ed65390692"> 5530</a></span>&#160;<span class="preprocessor">#define I2CSSTA_NOACK_SET              (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set to indicate that the slave responded to its device address with a NACK. Set under any of the following conditions: If there was no data to transmit and sequence was a slave read, the device address is NACK&#39;ed or if the NACK bit was set in the slave control register and the device was addressed. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;</div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="comment">/* I2CSSTA[RXOF] - Receive FIFO overflow. */</span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78f3c30eaee61d6f4df05948bfe2882b"> 5533</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXOF_BBA               (*(volatile unsigned long *) 0x42060590)</span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabaed226a968475f3d5a46444f8b6ee94"> 5534</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXOF_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9460799b7556d8bbf2c606f88c74b1e2"> 5535</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXOF                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fc802cd9469335ac74da18c22e64096"> 5536</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXOF_CLR               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbb5614026dcf6dfe392417dbf20e97e"> 5537</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXOF_SET               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set when a byte is written to the receive FIFO when the FIFO is already full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;</div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="comment">/* I2CSSTA[RXREQ] - Receive request. (Can drive an interrupt). */</span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6af49cc93873e5fd6647d3c22b5cb0f1"> 5540</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXREQ_BBA              (*(volatile unsigned long *) 0x4206058C)</span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga574c4fea5fa4a141379d4d909d01522d"> 5541</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXREQ_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d3e86cc79f86bf5f5ef3e1946ad5b39"> 5542</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXREQ                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94df2cf92df68a7a6159d8977dd503d3"> 5543</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXREQ_CLR              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared when the receive FIFO is read or flushed. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga356bfdcb3b2e51851b2cc9c5393d19c0"> 5544</a></span>&#160;<span class="preprocessor">#define I2CSSTA_RXREQ_SET              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set when the receive FIFO is not empty. Set on the falling edge of the I2CSCL clock pulse that clocks in the last data bit of a byte. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;<span class="comment">/* I2CSSTA[TXREQ] - Transmit request. (Can drive an interrupt). */</span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c5af9d9a976a2b4a643316d8663f9b8"> 5547</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXREQ_BBA              (*(volatile unsigned long *) 0x42060588)</span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98d4c97f8547995dcf704a3942c18ff3"> 5548</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXREQ_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c26934be5bb0302725de0f3de75e06d"> 5549</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXREQ                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe415f597c97109f18ab7399a3415fec"> 5550</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXREQ_CLR              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. This bit is cleared on a read of the I2CSSTA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae19b1bdf7941b8a39005eb5f842fcbe4"> 5551</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXREQ_SET              (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. If EARLYTXR = 0, TXREQ is set when the direction bit for a transfer is received high. Thereafter, as long as the transmit FIFO is not full, this bit remains asserted. Initially, it is asserted on the negative edge of the SCL pulse that clocks in the direction bit (if the device address matched also). If EARLYTXR = 1, TXREQ is set when the direction bit for a transfer is received high. Thereafter, as long as the transmit FIFO is not full, this bit will remain asserted. Initially, it is asserted after the positive edge of the SCL pulse that clocks in the direction bit (if the device address matched also). */</span><span class="preprocessor"></span></div><div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;</div><div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;<span class="comment">/* I2CSSTA[TXUR] - Transmit FIFO underflow. */</span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1189e91735221b9c15781543ecae336b"> 5554</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXUR_BBA               (*(volatile unsigned long *) 0x42060584)</span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1cd8269752562ddb910c99450104164f"> 5555</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXUR_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ef8bbd0260ef1ae86f136793f47ab97"> 5556</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXUR                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4943a3d70f803092d6dfc6c4a8571490"> 5557</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXUR_CLR               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39c105aec20d14ec51b83288ea7d60e9"> 5558</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXUR_SET               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set to 1 if a master requests data from the device and the Tx FIFO is empty for the rising edge of SCL. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;</div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="comment">/* I2CSSTA[TXFSEREQ] - Tx FIFO status. */</span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga260bfe958307cacae12caa5afdebfc1f"> 5561</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXFSEREQ_BBA           (*(volatile unsigned long *) 0x42060580)</span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23cb5f612389426bb0a97d57c4deb63b"> 5562</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXFSEREQ_MSK           (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb725c27ca7963ecd123d56c04a77baf"> 5563</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXFSEREQ               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga936ac0cffe510797aae47f1ad58b8389"> 5564</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXFSEREQ_CLR           (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga342a006a6c0f5315b3e9211bdb926068"> 5565</a></span>&#160;<span class="preprocessor">#define I2CSSTA_TXFSEREQ_SET           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set whenever the slave Tx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;</div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="comment">/* Reset Value for I2CSRX*/</span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54c3067852dc6f4e3e794e0e85603496"> 5568</a></span>&#160;<span class="preprocessor">#define I2CSRX_RVAL                    0x0</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;</div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="comment">/* I2CSRX[VALUE] - Receive register. */</span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac82ac1e616eb2c1b7a68f85b935e7ac9"> 5571</a></span>&#160;<span class="preprocessor">#define I2CSRX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;</div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="comment">/* Reset Value for I2CSTX*/</span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58cfcf56a11d0d5241748a3ebc4ea412"> 5574</a></span>&#160;<span class="preprocessor">#define I2CSTX_RVAL                    0x0</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;</div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="comment">/* I2CSTX[VALUE] - Transmit register. */</span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad673724c8c7d0af1e045af63f1feee16"> 5577</a></span>&#160;<span class="preprocessor">#define I2CSTX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;</div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="comment">/* Reset Value for I2CALT*/</span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0815547608fa4a71994feda8fd14d6fb"> 5580</a></span>&#160;<span class="preprocessor">#define I2CALT_RVAL                    0x0</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;</div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="comment">/* I2CALT[VALUE] - ALT register.This register is used in conjunction with HGC (I2CSCON[3]) to match a master generating a hardware general call. It is used in the case where a master device cannot be programmed with a slaves address and, instead, the slave must recognize the masters address. */</span></div><div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e11e091db0db4ca919d346cd22ea8cf"> 5583</a></span>&#160;<span class="preprocessor">#define I2CALT_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;</div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="comment">/* Reset Value for I2CID0*/</span></div><div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75354b03ab3efd4cb1883fd19c72cae1"> 5586</a></span>&#160;<span class="preprocessor">#define I2CID0_RVAL                    0x0</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;</div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/* I2CID0[VALUE] - Slave ID. */</span></div><div class="line"><a name="l05589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga166ac49e438ed8a313db6df693722093"> 5589</a></span>&#160;<span class="preprocessor">#define I2CID0_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;</div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/* Reset Value for I2CID1*/</span></div><div class="line"><a name="l05592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3caf4b86d81c335484bd0d162fa9bdc"> 5592</a></span>&#160;<span class="preprocessor">#define I2CID1_RVAL                    0x0</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;</div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">/* I2CID1[VALUE] - Slave ID. */</span></div><div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e161e2e55d19a0a38366e5eb61e3f9c"> 5595</a></span>&#160;<span class="preprocessor">#define I2CID1_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/* Reset Value for I2CID2*/</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9099c7c0a701df0ff5eeb320a477bc9f"> 5598</a></span>&#160;<span class="preprocessor">#define I2CID2_RVAL                    0x0</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;</div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="comment">/* I2CID2[VALUE] - Slave ID. */</span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7aa7427dfd80f39d16149434494ab97"> 5601</a></span>&#160;<span class="preprocessor">#define I2CID2_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;</div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="comment">/* Reset Value for I2CID3*/</span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bfe2dfbacc7ac379c2958ebb4bb52ea"> 5604</a></span>&#160;<span class="preprocessor">#define I2CID3_RVAL                    0x0</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;</div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="comment">/* I2CID3[VALUE] - Slave ID. */</span></div><div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab48e0344dcbe3ad08a3805d4b06bb78a"> 5607</a></span>&#160;<span class="preprocessor">#define I2CID3_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;</div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="comment">/* Reset Value for I2CFSTA*/</span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99c327ac78be97f0797084fd7aabb419"> 5610</a></span>&#160;<span class="preprocessor">#define I2CFSTA_RVAL                   0x0</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;</div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="comment">/* I2CFSTA[MFLUSH] - Master Transmit FIFO Flush. */</span></div><div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6962118988ab96c997584c2f34b35c2"> 5613</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MFLUSH_BBA             (*(volatile unsigned long *) 0x420609A4)</span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56c23610149db91b23c6f6099feb0398"> 5614</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MFLUSH_MSK             (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f6795f13f04f35e8e532f33a44aa7fe"> 5615</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MFLUSH                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga627aea128d14cb6f66c0a141be6ad0a5"> 5616</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MFLUSH_DIS             (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. For normal FIFO operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6ace561b2ff1e1a14745a6eeb2ab9ec"> 5617</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MFLUSH_EN              (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. FIFO flush enabled, to keep the FIFO empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;</div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="comment">/* I2CFSTA[SFLUSH] - Slave Transmit FIFO Flush. */</span></div><div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2790ff0a700f1cc94b99d8b1c8d576fd"> 5620</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SFLUSH_BBA             (*(volatile unsigned long *) 0x420609A0)</span></div><div class="line"><a name="l05621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfe0db62dcffe4d0d113a7499744ff74"> 5621</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SFLUSH_MSK             (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga32cf638f4889eadc6a5b4446b6ea9242"> 5622</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SFLUSH                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ef47127bb1a189bf501c1667c8a9c47"> 5623</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SFLUSH_DIS             (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. For normal FIFO operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad11898076a22187ec711828829ed2a2b"> 5624</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SFLUSH_EN              (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. FIFO flush enabled, to keep the FIFO empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;</div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="comment">/* I2CFSTA[MRXFSTA] - Master Receive FIFO status. */</span></div><div class="line"><a name="l05627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga351f2633a4960fb4de1c195b4813004d"> 5627</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MRXFSTA_MSK            (0x3   &lt;&lt; 6  )</span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae394ed5480c375c3c44226aae1d100ba"> 5628</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MRXFSTA_EMPTY          (0x0   &lt;&lt; 6  ) </span><span class="comment">/* EMPTY                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ef2096a386db9a4fdd969d0058c10ec"> 5629</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MRXFSTA_ONEBYTE        (0x1   &lt;&lt; 6  ) </span><span class="comment">/* ONEBYTE                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2244009ae8b21c213854dc8f901c6c6"> 5630</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MRXFSTA_TWOBYTES       (0x2   &lt;&lt; 6  ) </span><span class="comment">/* TWOBYTES                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;</div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="comment">/* I2CFSTA[MTXFSTA] - Master Transmit FIFO status. */</span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98ef7544dd501845f013e46367c5a89c"> 5633</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MTXFSTA_MSK            (0x3   &lt;&lt; 4  )</span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea1416d3361998c255e97389ecd3ea89"> 5634</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MTXFSTA_EMPTY          (0x0   &lt;&lt; 4  ) </span><span class="comment">/* EMPTY                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6858a965473a1ad90ea13a192fabaf1"> 5635</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MTXFSTA_ONEBYTE        (0x1   &lt;&lt; 4  ) </span><span class="comment">/* ONEBYTE                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98f5ffb78fe5743643a67e3d2455e455"> 5636</a></span>&#160;<span class="preprocessor">#define I2CFSTA_MTXFSTA_TWOBYTES       (0x2   &lt;&lt; 4  ) </span><span class="comment">/* TWOBYTES                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;</div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="comment">/* I2CFSTA[SRXFSTA] - Slave Receive FIFO status. */</span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7995d81b8094a94e0a9dbe986379dfcf"> 5639</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SRXFSTA_MSK            (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga092f162c343fd5f3c8f3a0765e59ac37"> 5640</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SRXFSTA_EMPTY          (0x0   &lt;&lt; 2  ) </span><span class="comment">/* EMPTY                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05641"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad97c4dbc68d51cb3fd9097580a961fa"> 5641</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SRXFSTA_ONEBYTE        (0x1   &lt;&lt; 2  ) </span><span class="comment">/* ONEBYTE                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac10157f5bc8d11ddbc03b5b3249f979f"> 5642</a></span>&#160;<span class="preprocessor">#define I2CFSTA_SRXFSTA_TWOBYTES       (0x2   &lt;&lt; 2  ) </span><span class="comment">/* TWOBYTES                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;</div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="comment">/* I2CFSTA[STXFSTA] - Slave Transmit FIFO status. */</span></div><div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6352dc0632242899f11639c53e1a7eff"> 5645</a></span>&#160;<span class="preprocessor">#define I2CFSTA_STXFSTA_MSK            (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04fbd9e706da6c63b402dab577bdd608"> 5646</a></span>&#160;<span class="preprocessor">#define I2CFSTA_STXFSTA_EMPTY          (0x0   &lt;&lt; 0  ) </span><span class="comment">/* EMPTY                    */</span><span class="preprocessor"></span></div><div class="line"><a name="l05647"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafa9db5a807d3df15de63413338fc8fe"> 5647</a></span>&#160;<span class="preprocessor">#define I2CFSTA_STXFSTA_ONEBYTE        (0x1   &lt;&lt; 0  ) </span><span class="comment">/* ONEBYTE                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76b805aa709c28d0aa33429297ba2772"> 5648</a></span>&#160;<span class="preprocessor">#define I2CFSTA_STXFSTA_TWOBYTES       (0x2   &lt;&lt; 0  ) </span><span class="comment">/* TWOBYTES                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="comment">// -----                                        INTERRUPT                                        -----</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;</div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;</div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05659"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html"> 5659</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#acf3ae29e2cc6ca813277e59046220d5f"> 5660</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#acf3ae29e2cc6ca813277e59046220d5f">EI0CFG</a>;                    </div><div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a8d4e833f9b7d0946a745a07845f086a4"> 5661</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#a8d4e833f9b7d0946a745a07845f086a4">RESERVED0</a>;</div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#ae5ba74d08b5a51e00d33100968964094"> 5662</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#ae5ba74d08b5a51e00d33100968964094">EI1CFG</a>;                    </div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a5b1abb06b245ce362e6dfaf30ab367bc"> 5663</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#a5b1abb06b245ce362e6dfaf30ab367bc">RESERVED1</a>;</div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a7601118270ffe1ee2eb43dad4ad3ad0c"> 5664</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#a7601118270ffe1ee2eb43dad4ad3ad0c">EI2CFG</a>;                    </div><div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a12388ea58261cdf8e0d93c00c1a76d49"> 5665</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED2[3];</div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a4d5978995683a1e60530c1e7df3a277c"> 5666</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#a4d5978995683a1e60530c1e7df3a277c">EICLR</a>;                     </div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#ae3f2d0fbd9cbd79666cf02899ebb049b"> 5667</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__INTERRUPT__TypeDef.html#ae3f2d0fbd9cbd79666cf02899ebb049b">RESERVED3</a>;</div><div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="structADI__INTERRUPT__TypeDef.html#a8f394068d7fe6989413c7f97944ee27f"> 5668</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__INTERRUPT__TypeDef.html#a8f394068d7fe6989413c7f97944ee27f">NMICLR</a>;                    </div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;} <a class="code" href="structADI__INTERRUPT__TypeDef.html">ADI_INTERRUPT_TypeDef</a>;</div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define          EI0CFG                                     (*(volatile unsigned short int *) 0x40002420)</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define          EI1CFG                                     (*(volatile unsigned short int *) 0x40002424)</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define          EI2CFG                                     (*(volatile unsigned short int *) 0x40002428)</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define          EICLR                                      (*(volatile unsigned short int *) 0x40002430)</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define          NMICLR                                     (*(volatile unsigned char      *) 0x40002434)</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;</div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="comment">/* Reset Value for EI0CFG*/</span></div><div class="line"><a name="l05679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dba59747d436c161e2746c4e6b44542"> 5679</a></span>&#160;<span class="preprocessor">#define EI0CFG_RVAL                    0x0</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;</div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">/* EI0CFG[IRQ3EN] - External interrupt 3 enable bit. */</span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3edd5011294037fcd0924b3fedd2b67e"> 5682</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3EN_BBA              (*(volatile unsigned long *) 0x4204843C)</span></div><div class="line"><a name="l05683"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga140edd0d93076aab3d73b9b8b200dc70"> 5683</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3EN_MSK              (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2eb633436b3302e4f98a7af98699fbbb"> 5684</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3EN                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l05685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0403d3671a7f86d232c2f3d1b133e2f2"> 5685</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3EN_DIS              (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. External interrupt 3 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c7ca9b2517d1cd7b8d9313047b11ff5"> 5686</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3EN_EN               (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. External Interrupt 3 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="comment">/* EI0CFG[IRQ3MDE] - External interrupt 3 detection mode. */</span></div><div class="line"><a name="l05689"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga843b7303e487a9f268d2c280ab63d0ad"> 5689</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_MSK             (0x7   &lt;&lt; 12 )</span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab125d63e9caca7fa784fd851807291c8"> 5690</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_RISE            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga499e17625e64aea73faedf8536ab56ef"> 5691</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_FALL            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d238e63340c080b41017f5173deb58e"> 5692</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_RISEORFALL      (0x2   &lt;&lt; 12 ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadced5d8431bb59b752a3184f300ed7f3"> 5693</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_HIGHLEVEL       (0x3   &lt;&lt; 12 ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63235efd5a54d761a9fb625985f4c645"> 5694</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ3MDE_LOWLEVEL        (0x4   &lt;&lt; 12 ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"> 5696</span>&#160;<span class="comment">/* EI0CFG[IRQ2EN] - External interrupt 2 enable bit. */</span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ad0267879aa0dbf9339cd2483a56453"> 5697</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2EN_BBA              (*(volatile unsigned long *) 0x4204842C)</span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ae3bf050e0afe87811f174b2c50d82a"> 5698</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2EN_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d4653af7e22fd420c0afd66ab223be0"> 5699</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2EN                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38f5750b25251c3172b446373edfe666"> 5700</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2EN_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. External interrupt 2 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf55251d92938a92c0950a1ee7002dec4"> 5701</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2EN_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. External Interrupt 2 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;</div><div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="comment">/* EI0CFG[IRQ2MDE] - External interrupt 2 detection mode. */</span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55326d75897adc13a2e0ab38c52859a1"> 5704</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_MSK             (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga094136dd3d164620141a274e0894fcae"> 5705</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_RISE            (0x0   &lt;&lt; 8  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8685ec79d8599d82c89d9cc55fa72b24"> 5706</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_FALL            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16b0838694478c3b06c1f5f2a68034cf"> 5707</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_RISEORFALL      (0x2   &lt;&lt; 8  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9f9086cd094f751cb780e95c4427261"> 5708</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_HIGHLEVEL       (0x3   &lt;&lt; 8  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dbd5752e2dced33264b8bf1f9996bd3"> 5709</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ2MDE_LOWLEVEL        (0x4   &lt;&lt; 8  ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;</div><div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<span class="comment">/* EI0CFG[IRQ1EN] - External interrupt 1 enable bit. */</span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19026bd029dbf9e28749c3b85bb31001"> 5712</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1EN_BBA              (*(volatile unsigned long *) 0x4204841C)</span></div><div class="line"><a name="l05713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9c7aad00abb3c091d8bd6138a6d5a34"> 5713</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1EN_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c6ee2d60cec13358bf13e1d7d2b04b4"> 5714</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1EN                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a0d083a3933f8ed584cd488f3d59aa1"> 5715</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1EN_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. External interrupt 1 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8411b570abb53b1f0546e6f682340c95"> 5716</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1EN_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. External Interrupt 1 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;</div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="comment">/* EI0CFG[IRQ1MDE] - External interrupt 1 detection mode. */</span></div><div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8133c3f416ec602318657f92ce6f02ea"> 5719</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_MSK             (0x7   &lt;&lt; 4  )</span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga899217136aa512951f98a9faad1e9484"> 5720</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_RISE            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6c18851c39a52a217a39bfd47dcbcde"> 5721</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_FALL            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4242636e3cf16f6cf3de898a4681f7c9"> 5722</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_RISEORFALL      (0x2   &lt;&lt; 4  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a2948fd45777160de0bef7b99952819"> 5723</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_HIGHLEVEL       (0x3   &lt;&lt; 4  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2f8378b5609b309eabe7426f2a626be"> 5724</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ1MDE_LOWLEVEL        (0x4   &lt;&lt; 4  ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;</div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="comment">/* EI0CFG[IRQ0EN] - RF transceiver clock IRQ enable bit. */</span></div><div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ab09420fb2a65385433326dacdf08f0"> 5727</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0EN_BBA              (*(volatile unsigned long *) 0x4204840C)</span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1e62b632da16a9e32d2ac8755d69891"> 5728</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0EN_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab3d06646082add4d74ac5a613f92635"> 5729</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0EN                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ebea2bceecfce3843c97493fae6f07b"> 5730</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0EN_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. RF transceiver clock IRQ disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3d83dea41d3fbe2be76faac3383be3c"> 5731</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0EN_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. RF transceiver clock IRQ enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;</div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="comment">/* EI0CFG[IRQ0MDE] - RF transceiver clock detection mode. */</span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4cd991724072f0e5b7c45e3aaaa218e"> 5734</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_MSK             (0x7   &lt;&lt; 0  )</span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a2e3c0865ce764059257eab847fe49b"> 5735</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_RISE            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga114ae19f2c084eead2183412e3e7ea86"> 5736</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_FALL            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a94aa852e2caa4e2dc410f4bdff4d3d"> 5737</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_RISEORFALL      (0x2   &lt;&lt; 0  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c0b08a4f2016c46cfe6fe0597b4b8dc"> 5738</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_HIGHLEVEL       (0x3   &lt;&lt; 0  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f3916ecf2dc6dfc82827090cf66a5df"> 5739</a></span>&#160;<span class="preprocessor">#define EI0CFG_IRQ0MDE_LOWLEVEL        (0x4   &lt;&lt; 0  ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;</div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="comment">/* Reset Value for EI1CFG*/</span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40f227661bfd222a3fc6ab99e32aa5e8"> 5742</a></span>&#160;<span class="preprocessor">#define EI1CFG_RVAL                    0x0</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;</div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;<span class="comment">/* EI1CFG[IRQ7EN] - External interrupt 7 enable bit. */</span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6461026dc3ce2671f0e8591226b26498"> 5745</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7EN_BBA              (*(volatile unsigned long *) 0x420484BC)</span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3c45714d19cf3ef0d4544e2a6bad143"> 5746</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7EN_MSK              (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42cf693ea02d8a61c400194a00c4dae0"> 5747</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7EN                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6548e549a5ad0c9d64733cd0c37bcad4"> 5748</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7EN_DIS              (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. External interrupt 7 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5739e3af62bb044f5d44e421cef98791"> 5749</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7EN_EN               (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. External interrupt 7 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;</div><div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="comment">/* EI1CFG[IRQ7MDE] - External interrupt 7 detection mode. */</span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdbec007f3a3c11e9c1b31984d4aa245"> 5752</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_MSK             (0x7   &lt;&lt; 12 )</span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad3f8ff4eb82a2530e28a6b1aff2adb9"> 5753</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_RISE            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c17f8a3fb6e66f8e85e99c61b6f895c"> 5754</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_FALL            (0x1   &lt;&lt; 12 ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05755"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga239c6cef98347e4e49a68695fd6c4d53"> 5755</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_RISEORFALL      (0x2   &lt;&lt; 12 ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07c601715d865eb4c76b0fbfac45bf09"> 5756</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_HIGHLEVEL       (0x3   &lt;&lt; 12 ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga297af93169e3175a9a94a21dbd431e87"> 5757</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ7MDE_LOWLEVEL        (0x4   &lt;&lt; 12 ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;</div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="comment">/* EI1CFG[IRQ6EN] - External interrupt 6 enable bit. */</span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e6e68eb14acaca5f1e374734a8a9fe5"> 5760</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6EN_BBA              (*(volatile unsigned long *) 0x420484AC)</span></div><div class="line"><a name="l05761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafadf3ccd40b9a6167bca144e2dcd1373"> 5761</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6EN_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffc843b0c6eaf7ca74d2d855fde84bc7"> 5762</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6EN                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcf5942343d1d2baa82b7ee91a06cd09"> 5763</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6EN_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. External interrupt 6 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a960704a7a91667e2626934e2d2db6b"> 5764</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6EN_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. External Interrupt 6 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;</div><div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160;<span class="comment">/* EI1CFG[IRQ6MDE] - External interrupt 6 detection mode. */</span></div><div class="line"><a name="l05767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4702bf5f3af9e2f00fb3f6d1fa381566"> 5767</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_MSK             (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ab3fa1f9d610312794260e4aa7a3dc6"> 5768</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_RISE            (0x0   &lt;&lt; 8  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab51000f0e14e837d4db622e1b1c32f42"> 5769</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_FALL            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53cd9185c5a69d45a4e7270365336829"> 5770</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_RISEORFALL      (0x2   &lt;&lt; 8  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fbdf56bb72a797859e464c6daa3335d"> 5771</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_HIGHLEVEL       (0x3   &lt;&lt; 8  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd176831dcf7d20e88b4c4f849dcfcaa"> 5772</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ6MDE_LOWLEVEL        (0x4   &lt;&lt; 8  ) </span><span class="comment">/* LOWLEVEL. Low Level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;</div><div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="comment">/* EI1CFG[IRQ5EN] - External interrupt 5 enable bit. */</span></div><div class="line"><a name="l05775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac301199d46da633c47e2367f1e67e5f7"> 5775</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5EN_BBA              (*(volatile unsigned long *) 0x4204849C)</span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab10c836a0fc37a2b3bbde172f0587e4f"> 5776</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5EN_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e9a678d5c585d871d1ca73f96d25d09"> 5777</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5EN                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1be6f6dd84d79cd0c6fd97ec38fc0306"> 5778</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5EN_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. External interrupt 5 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8aaf8c69ad00d1097ab2d4be941569e"> 5779</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5EN_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. External Interrupt 5 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;</div><div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="comment">/* EI1CFG[IRQ5MDE] - External interrupt 5 detection mode. */</span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga86b32ff862615fc9ea7ad3d27b99cfc9"> 5782</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_MSK             (0x7   &lt;&lt; 4  )</span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5f2ad6eeb06130c3501d0f6a0161b32"> 5783</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_RISE            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga982abf816b17514604fb51da784819d4"> 5784</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_FALL            (0x1   &lt;&lt; 4  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga642823e48843245dba8f850ef49969da"> 5785</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_RISEORFALL      (0x2   &lt;&lt; 4  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe32edae772e5be1e75cc2fe02895464"> 5786</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_HIGHLEVEL       (0x3   &lt;&lt; 4  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9476137167c3e99198c96dd5d479192"> 5787</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ5MDE_LOWLEVEL        (0x4   &lt;&lt; 4  ) </span><span class="comment">/* LOWLEVEL. Low Level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;</div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="comment">/* EI1CFG[IRQ4EN] - External interrupt 4 enable bit. */</span></div><div class="line"><a name="l05790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac50784e156dcdfe3b23560079025cd1b"> 5790</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4EN_BBA              (*(volatile unsigned long *) 0x4204848C)</span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9fc5f62e5666445bf3c64802d9e1ced"> 5791</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4EN_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f85a37db794158adb157c1d75be3dab"> 5792</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4EN                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf239c47fc0f35ce59bdcbc9526ae3126"> 5793</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4EN_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. External interrupt 4 disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23c98296fd2161a2b4a2a592bc2b39bc"> 5794</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4EN_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. External Interrupt 4 enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;<span class="comment">/* EI1CFG[IRQ4MDE] - External interrupt 4 detection mode. */</span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga270ca6ad90f38b637b51ec7c8521faee"> 5797</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_MSK             (0x7   &lt;&lt; 0  )</span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1d77c5872dba4bea39fcd69050f19fb"> 5798</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_RISE            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78bfca23c408664e687e6ff2e6dd9229"> 5799</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_FALL            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7cb327e276d9c0252af147ee2fe6331"> 5800</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_RISEORFALL      (0x2   &lt;&lt; 0  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65542282736eb158127a8bc88f492b34"> 5801</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_HIGHLEVEL       (0x3   &lt;&lt; 0  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0016dcd39180cbec6257eb08c567f75e"> 5802</a></span>&#160;<span class="preprocessor">#define EI1CFG_IRQ4MDE_LOWLEVEL        (0x4   &lt;&lt; 0  ) </span><span class="comment">/* LOWLEVEL. Low Level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;</div><div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;<span class="comment">/* Reset Value for EI2CFG*/</span></div><div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f69353e17b3b7aab7aed53b8a6a801b"> 5805</a></span>&#160;<span class="preprocessor">#define EI2CFG_RVAL                    0x0</span></div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;</div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">/* EI2CFG[IRQ8EN] - RF transceiver IRQ enable bit. */</span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga192ff763088f62dd84b90b31cbb24c8f"> 5808</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8EN_BBA              (*(volatile unsigned long *) 0x4204850C)</span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5519b2e8db269074188d48b17f48f0ff"> 5809</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8EN_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ffd2f8b14d19629e9ba5dc31a0e87c5"> 5810</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8EN                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga157af2d30087c556c8ddc1dd890ca73e"> 5811</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8EN_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. RF transceiver IRQ disabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0af4e3320bc1b1f1d8e0ed2202913165"> 5812</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8EN_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN.  RF transceiver IRQ enabled. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;</div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="comment">/* EI2CFG[IRQ8MDE] - RF transceiver IRQ detection mode. */</span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7995389eb2c53dfe9db8d968168e0951"> 5815</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_MSK             (0x7   &lt;&lt; 0  )</span></div><div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd1bb4aeb51ee268446797915ad71733"> 5816</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_RISE            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* RISE. Rising edge.       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64f8b9b6ec1af9eb65338b838a80bf3b"> 5817</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_FALL            (0x1   &lt;&lt; 0  ) </span><span class="comment">/* FALL. Falling edge.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f7758e8cf192e0cb51837392c0e3000"> 5818</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_RISEORFALL      (0x2   &lt;&lt; 0  ) </span><span class="comment">/* RISEORFALL. Rising or falling edge. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc4629602e980cf731e8e7866f8f57e2"> 5819</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_HIGHLEVEL       (0x3   &lt;&lt; 0  ) </span><span class="comment">/* HIGHLEVEL. High level.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1dc904a50c85a2d8dc7e22920826217"> 5820</a></span>&#160;<span class="preprocessor">#define EI2CFG_IRQ8MDE_LOWLEVEL        (0x4   &lt;&lt; 0  ) </span><span class="comment">/* LOWLEVEL. Low level.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;</div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="comment">/* Reset Value for EICLR*/</span></div><div class="line"><a name="l05823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c7f8761372d798d78bf81154286a56f"> 5823</a></span>&#160;<span class="preprocessor">#define EICLR_RVAL                     0x0</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;</div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="comment">/* EICLR[IRQ8] - External interrupt 8 (RF transceiver) clear bit. */</span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffca271f9225109ccc960953b96d6124"> 5826</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ8_BBA                 (*(volatile unsigned long *) 0x42048620)</span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaad17f18f53d4e04db9a269bfeddd516"> 5827</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ8_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1299db338bf0ae3d3a397a2402e3cd1"> 5828</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ8                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d5c84358172533eeb03714843d2d160"> 5829</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ8_CLR                 (0x1   &lt;&lt; 8  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;</div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="comment">/* EICLR[IRQ7] - External interrupt 7 clear bit. */</span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga245a4f6c76bdef3189f25db96ebda79d"> 5832</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ7_BBA                 (*(volatile unsigned long *) 0x4204861C)</span></div><div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad440a1494c13688303bb8402615c5938"> 5833</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ7_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55d47528f42ac715f3d3b03bca4fa55e"> 5834</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ7                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l05835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5feabc95972dae0931e2e4fafe1a020e"> 5835</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ7_CLR                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;</div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="comment">/* EICLR[IRQ6] - External interrupt 6 clear bit. */</span></div><div class="line"><a name="l05838"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga433da9a1027ab0bba23196d603455c8c"> 5838</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ6_BBA                 (*(volatile unsigned long *) 0x42048618)</span></div><div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2cb50a6428521652c861d3d2b722886"> 5839</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ6_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39edd51099157587c0d7685bb89b9fc7"> 5840</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ6                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e4ff8fd8be5b8fb50f7ff74d7f0cd2f"> 5841</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ6_CLR                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;</div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="comment">/* EICLR[IRQ5] - External interrupt 5 clear bit. */</span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa50836db4ee4b25ade19eed38453f5ce"> 5844</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ5_BBA                 (*(volatile unsigned long *) 0x42048614)</span></div><div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0aa7ab9cfc83abdc6848b9cec425ba15"> 5845</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ5_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad7782060bc3cc8db505051fc23af1fc"> 5846</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ5                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga508e2a0a7b1b872e003a5832fb158a3e"> 5847</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ5_CLR                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;</div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="comment">/* EICLR[IRQ4] - External interrupt 4 clear bit. */</span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab36168e6434eb2c7afdd73171877ce5c"> 5850</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ4_BBA                 (*(volatile unsigned long *) 0x42048610)</span></div><div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2021ef4eaa6d75777b0d6b9c4d51646"> 5851</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ4_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91e26270128faa9b27450cb1f71aa6ea"> 5852</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ4                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga010bbfa123b53e54b7f2e53a6cbf5704"> 5853</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ4_CLR                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;</div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="comment">/* EICLR[IRQ3] - External interrupt 3 clear bit. */</span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5720e8f5688192051d683040bf12aa0"> 5856</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ3_BBA                 (*(volatile unsigned long *) 0x4204860C)</span></div><div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga318103fadd58b9f3a4c3bc13b02e9740"> 5857</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ3_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e554649f62e3557491dfca464e316c4"> 5858</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ3                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68f38ebefe2e1dbf03d434d2107abe49"> 5859</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ3_CLR                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;</div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">/* EICLR[IRQ2] - External interrupt 2 clear bit. */</span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f9c41bc6f42c4c0b8aebc42403616b4"> 5862</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ2_BBA                 (*(volatile unsigned long *) 0x42048608)</span></div><div class="line"><a name="l05863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa5c5aba304aef4d938935df5c851e61"> 5863</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ2_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f77465e89c98789d766fe23056a0fe2"> 5864</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ2                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05865"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a3276c1d8493f2fffc5f6f03e2af846"> 5865</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ2_CLR                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;</div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/* EICLR[IRQ1] - External interrupt 1 clear bit. */</span></div><div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73fcbc2e6ccf0788bffdc3b9e5cea8c5"> 5868</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ1_BBA                 (*(volatile unsigned long *) 0x42048604)</span></div><div class="line"><a name="l05869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a1a7819c0681fd3eeb8ac6712b7c2ee"> 5869</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ1_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae409b8ba986d06a77c075febc67ec4e0"> 5870</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ1                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70d9f9540de0cb86e518dff54a66d4b0"> 5871</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ1_CLR                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;</div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="comment">/* EICLR[IRQ0] - External interrupt 0 clear bit. */</span></div><div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4680c2592bbe066eddcb4035edb7c9ec"> 5874</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ0_BBA                 (*(volatile unsigned long *) 0x42048600)</span></div><div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1aa5bbb4eff1262eec58bb2ef1553ea3"> 5875</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ0_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3ba60057a98908330e634450fe4fdda"> 5876</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ0                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae74885e2a3603691ac356fcf62db8e9a"> 5877</a></span>&#160;<span class="preprocessor">#define EICLR_IRQ0_CLR                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Clear an internal interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;</div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="comment">/* Reset Value for NMICLR*/</span></div><div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54b720a69977cba86d58bc5a1bdd2777"> 5880</a></span>&#160;<span class="preprocessor">#define NMICLR_RVAL                    0x0</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;</div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="comment">/* NMICLR[CLEAR] - NMI clear bit. */</span></div><div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61b12409f48dbfb18249cba344caa1cf"> 5883</a></span>&#160;<span class="preprocessor">#define NMICLR_CLEAR_BBA               (*(volatile unsigned long *) 0x42048680)</span></div><div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88491a1a9e38da582636fe9e099bc764"> 5884</a></span>&#160;<span class="preprocessor">#define NMICLR_CLEAR_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48a1c71d13e8b9e119454dfdad245a6e"> 5885</a></span>&#160;<span class="preprocessor">#define NMICLR_CLEAR                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3ece98ff12e3a5e03e62be2d533ca32"> 5886</a></span>&#160;<span class="preprocessor">#define NMICLR_CLEAR_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Clear an internal interrupt flag when the NMI interrupt is set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="comment">// -----                                        NVIC                                        -----</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;</div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor">#define          ICTR                                       (*(volatile unsigned long      *) 0xE000E004)</span></div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor">#define          STCSR                                      (*(volatile unsigned long      *) 0xE000E010)</span></div><div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define          STRVR                                      (*(volatile unsigned long      *) 0xE000E014)</span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor">#define          STCVR                                      (*(volatile unsigned long      *) 0xE000E018)</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;<span class="preprocessor">#define          STCR                                       (*(volatile unsigned long      *) 0xE000E01C)</span></div><div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor">#define          ISER0                                      (*(volatile unsigned long      *) 0xE000E100)</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define          ISER1                                      (*(volatile unsigned long      *) 0xE000E104)</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#define          ICER0                                      (*(volatile unsigned long      *) 0xE000E180)</span></div><div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160;<span class="preprocessor">#define          ICER1                                      (*(volatile unsigned long      *) 0xE000E184)</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#define          ISPR0                                      (*(volatile unsigned long      *) 0xE000E200)</span></div><div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160;<span class="preprocessor">#define          ISPR1                                      (*(volatile unsigned long      *) 0xE000E204)</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;<span class="preprocessor">#define          ICPR0                                      (*(volatile unsigned long      *) 0xE000E280)</span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define          ICPR1                                      (*(volatile unsigned long      *) 0xE000E284)</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="preprocessor">#define          IABR0                                      (*(volatile unsigned long      *) 0xE000E300)</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="preprocessor">#define          IABR1                                      (*(volatile unsigned long      *) 0xE000E304)</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define          IPR0                                       (*(volatile unsigned long      *) 0xE000E400)</span></div><div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;<span class="preprocessor">#define          IPR1                                       (*(volatile unsigned long      *) 0xE000E404)</span></div><div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;<span class="preprocessor">#define          IPR2                                       (*(volatile unsigned long      *) 0xE000E408)</span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define          IPR3                                       (*(volatile unsigned long      *) 0xE000E40C)</span></div><div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#define          IPR4                                       (*(volatile unsigned long      *) 0xE000E410)</span></div><div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160;<span class="preprocessor">#define          IPR5                                       (*(volatile unsigned long      *) 0xE000E414)</span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define          IPR6                                       (*(volatile unsigned long      *) 0xE000E418)</span></div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="preprocessor">#define          IPR7                                       (*(volatile unsigned long      *) 0xE000E41C)</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor">#define          IPR8                                       (*(volatile unsigned long      *) 0xE000E420)</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define          IPR9                                       (*(volatile unsigned long      *) 0xE000E424)</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define          IPR10                                      (*(volatile unsigned long      *) 0xE000E428)</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define          CPUID                                      (*(volatile unsigned long      *) 0xE000ED00)</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define          ICSR                                       (*(volatile unsigned long      *) 0xE000ED04)</span></div><div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;<span class="preprocessor">#define          VTOR                                       (*(volatile unsigned long      *) 0xE000ED08)</span></div><div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor">#define          AIRCR                                      (*(volatile unsigned long      *) 0xE000ED0C)</span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define          SCR                                        (*(volatile unsigned long      *) 0xE000ED10)</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#define          CCR                                        (*(volatile unsigned long      *) 0xE000ED14)</span></div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160;<span class="preprocessor">#define          SHPR1                                      (*(volatile unsigned long      *) 0xE000ED18)</span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define          SHPR2                                      (*(volatile unsigned long      *) 0xE000ED1C)</span></div><div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#define          SHPR3                                      (*(volatile unsigned long      *) 0xE000ED20)</span></div><div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor">#define          SHCSR                                      (*(volatile unsigned long      *) 0xE000ED24)</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define          CFSR                                       (*(volatile unsigned long      *) 0xE000ED28)</span></div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;<span class="preprocessor">#define          HFSR                                       (*(volatile unsigned long      *) 0xE000ED2C)</span></div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="preprocessor">#define          MMFAR                                      (*(volatile unsigned long      *) 0xE000ED34)</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define          BFAR                                       (*(volatile unsigned long      *) 0xE000ED38)</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="preprocessor">#define          STIR                                       (*(volatile unsigned long      *) 0xE000EF00)</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;</div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;<span class="comment">/* Reset Value for ICTR*/</span></div><div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5947ba62fc414c8c0b8ab41fe846e2f8"> 5942</a></span>&#160;<span class="preprocessor">#define ICTR_RVAL                      0x1</span></div><div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;</div><div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;<span class="comment">/* ICTR[INTLINESNUM] - Total number of interrupt lines in groups of 32 */</span></div><div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4043037f93ff1c2025491e130131d0e9"> 5945</a></span>&#160;<span class="preprocessor">#define ICTR_INTLINESNUM_MSK           (0xF   &lt;&lt; 0  )</span></div><div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;</div><div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;<span class="comment">/* Reset Value for STCSR*/</span></div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5160f05d2ce04b8b6db33f137c54644"> 5948</a></span>&#160;<span class="preprocessor">#define STCSR_RVAL                     0x0</span></div><div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;</div><div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;<span class="comment">/* STCSR[COUNTFLAG] - Returns 1 if timer counted to 0 since last time this register was read */</span></div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacebc6eea073622082bf4feb61cee5cf6"> 5951</a></span>&#160;<span class="preprocessor">#define STCSR_COUNTFLAG_MSK            (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadea823c3e33bf87dbb33a9058407b58e"> 5952</a></span>&#160;<span class="preprocessor">#define STCSR_COUNTFLAG                (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6101ba56cf105b95d83edb69d13130b"> 5953</a></span>&#160;<span class="preprocessor">#define STCSR_COUNTFLAG_DIS            (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cc60ebfd51f80294bf0f77fc14050e8"> 5954</a></span>&#160;<span class="preprocessor">#define STCSR_COUNTFLAG_EN             (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;</div><div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment">/* STCSR[CLKSOURCE] - clock source used for SysTick */</span></div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac031d5fd1b7bdb2edabf3a645af848da"> 5957</a></span>&#160;<span class="preprocessor">#define STCSR_CLKSOURCE_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20f4adefb55d1025097cf402c4d36a58"> 5958</a></span>&#160;<span class="preprocessor">#define STCSR_CLKSOURCE                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l05959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada04974f5905fa2b981880e264fcadb3"> 5959</a></span>&#160;<span class="preprocessor">#define STCSR_CLKSOURCE_DIS            (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5eb886b2fa5df65ad64b5bd45d066541"> 5960</a></span>&#160;<span class="preprocessor">#define STCSR_CLKSOURCE_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;</div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="comment">/* STCSR[TICKINT] - If 1, counting down to 0 will cause the SysTick exception to pended. */</span></div><div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf97312bdc575a9f8bcac4214bd2223ff"> 5963</a></span>&#160;<span class="preprocessor">#define STCSR_TICKINT_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64fbff0f5c5e9c9df741d91e4bea85fc"> 5964</a></span>&#160;<span class="preprocessor">#define STCSR_TICKINT                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l05965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed92ead97b5ab132a9e324733fca1980"> 5965</a></span>&#160;<span class="preprocessor">#define STCSR_TICKINT_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a9450b1a188b195dd3270d640446bb1"> 5966</a></span>&#160;<span class="preprocessor">#define STCSR_TICKINT_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/* STCSR[ENABLE] - Enable bit */</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdfc610300b7ad1e6aafc57039b73359"> 5969</a></span>&#160;<span class="preprocessor">#define STCSR_ENABLE_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78611187668d859c196e9623888b25ef"> 5970</a></span>&#160;<span class="preprocessor">#define STCSR_ENABLE                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45b3f89f583eb209fb95057aae8995ea"> 5971</a></span>&#160;<span class="preprocessor">#define STCSR_ENABLE_DIS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1723dd128c98dc9c7b472c2ebce4b4bb"> 5972</a></span>&#160;<span class="preprocessor">#define STCSR_ENABLE_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;</div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="comment">/* Reset Value for STRVR*/</span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f9bed9687f90b02917d3410693dadce"> 5975</a></span>&#160;<span class="preprocessor">#define STRVR_RVAL                     0x0</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;</div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="comment">/* STRVR[RELOAD] - Value to load into the Current Value register when the counter reaches 0 */</span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga490548d60fc5bea574f65bac0c4ef892"> 5978</a></span>&#160;<span class="preprocessor">#define STRVR_RELOAD_MSK               (0xFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;</div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="comment">/* Reset Value for STCVR*/</span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54409d7d2b5c2b47357b358785eb424e"> 5981</a></span>&#160;<span class="preprocessor">#define STCVR_RVAL                     0x0</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;</div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="comment">/* STCVR[CURRENT] - Current counter value */</span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58f9da7138561e38aa66c45b08c02611"> 5984</a></span>&#160;<span class="preprocessor">#define STCVR_CURRENT_MSK              (0xFFFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l05985"></a><span class="lineno"> 5985</span>&#160;</div><div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<span class="comment">/* Reset Value for STCR*/</span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa867532cd3896d3f218b3b68e788cef2"> 5987</a></span>&#160;<span class="preprocessor">#define STCR_RVAL                      0x0</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;<span class="comment">/* STCR[NOREF] - If reads as 1, the Reference clock is not provided */</span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb6eb1e3538d567e7ddbb9782fc5ef48"> 5990</a></span>&#160;<span class="preprocessor">#define STCR_NOREF_MSK                 (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l05991"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15ec56abe842c42b6fcc4590b906ec79"> 5991</a></span>&#160;<span class="preprocessor">#define STCR_NOREF                     (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l05992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4dfaafd4cf80e8eb742ecd979eee16ef"> 5992</a></span>&#160;<span class="preprocessor">#define STCR_NOREF_DIS                 (0x0   &lt;&lt; 31 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67ba46d44898027e848e42f797508705"> 5993</a></span>&#160;<span class="preprocessor">#define STCR_NOREF_EN                  (0x1   &lt;&lt; 31 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160;</div><div class="line"><a name="l05995"></a><span class="lineno"> 5995</span>&#160;<span class="comment">/* STCR[SKEW] - If reads as 1, the calibration value for 10ms is inexact */</span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc659fe93ed6bb6031ab1666faffe1d2"> 5996</a></span>&#160;<span class="preprocessor">#define STCR_SKEW_MSK                  (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c54ffdf04f5dfc0f5b62f467df5cdda"> 5997</a></span>&#160;<span class="preprocessor">#define STCR_SKEW                      (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a3639944181a61dd2e29491bfa1edd0"> 5998</a></span>&#160;<span class="preprocessor">#define STCR_SKEW_DIS                  (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafee3c4277b0b6856d7c2a676986cdc5b"> 5999</a></span>&#160;<span class="preprocessor">#define STCR_SKEW_EN                   (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;</div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="comment">/* STCR[TENMS] - An optional Reload value to be used for 10ms (100Hz) timing */</span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62da9bac5bd3bd2f053c70c897d0bd8c"> 6002</a></span>&#160;<span class="preprocessor">#define STCR_TENMS_MSK                 (0xFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;</div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="comment">/* Reset Value for ISER0*/</span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga994b66b5e57418b3a1b5ef127cb83d52"> 6005</a></span>&#160;<span class="preprocessor">#define ISER0_RVAL                     0x0</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;</div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="comment">/* ISER0[DMAI2CMRX] -  */</span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f90e254906534e1cf360cb8cb85992c"> 6008</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMRX_MSK            (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fad025194e14899de40169992b34d5e"> 6009</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMRX                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee3f3bff7a11623b7a038a9a798ef77d"> 6010</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMRX_DIS            (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1c19bbc95e06f3cdadb8eb50a0e968c"> 6011</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMRX_EN             (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;</div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">/* ISER0[DMAI2CMTX] -  */</span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac157b1583f715930e6318f94c437223"> 6014</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMTX_MSK            (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c4500bdfbc849c3cc83d01c420fe2e0"> 6015</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMTX                (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b4d83ceb53e49ef8e6feacb03e6ebe4"> 6016</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMTX_DIS            (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac144b324fbce53f78289fdab827a5e53"> 6017</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CMTX_EN             (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;</div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="comment">/* ISER0[DMAI2CSRX] -  */</span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01a24067b5de6ea9e52af82e271094fa"> 6020</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSRX_MSK            (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27947106e5e31472d4ec7b918f0e4c3c"> 6021</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSRX                (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9ccc1b8d655831204823c1044ee0b00"> 6022</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSRX_DIS            (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa77b6a82c8764e59479bd9454dc23305"> 6023</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSRX_EN             (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;</div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="comment">/* ISER0[DMAI2CSTX] -  */</span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4aed24cd5f429c0672d6299d2e1e9ba0"> 6026</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSTX_MSK            (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57982f17e07ed5f98db554d9c8700125"> 6027</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSTX                (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga955f830409f9ecae8ce7319827f6d456"> 6028</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSTX_DIS            (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf4ac74a13c97bb97bc6e4b3edde35d6"> 6029</a></span>&#160;<span class="preprocessor">#define ISER0_DMAI2CSTX_EN             (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;</div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="comment">/* ISER0[DMAUARTRX] -  */</span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea89faddadea4efe95b638f0095b953e"> 6032</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTRX_MSK            (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd772d83d1213968d9e34c3d2b24b846"> 6033</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTRX                (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac08161017061ee6aeab5f36aad629e7f"> 6034</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTRX_DIS            (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd5c365428ea0c5acdb51316fb69b188"> 6035</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTRX_EN             (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;</div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="comment">/* ISER0[DMAUARTTX] -  */</span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa608b988b0662e0dea405c8c685aa6fe"> 6038</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTTX_MSK            (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga251594c04cad433a4516420d304f2a1f"> 6039</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTTX                (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1171c2a5e942bdf685dc85c6b16be98c"> 6040</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTTX_DIS            (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d1aceb7b489d2f0a71b652b598c9356"> 6041</a></span>&#160;<span class="preprocessor">#define ISER0_DMAUARTTX_EN             (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;</div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="comment">/* ISER0[DMASPI1RX] -  */</span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17f29e79c1b4cd8d87f7a71b4edaaa81"> 6044</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1RX_MSK            (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3dda32719d8184c3d469d6b0709ab7ab"> 6045</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1RX                (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc03445638d5436143c32c8a82dae461"> 6046</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1RX_DIS            (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5945ca858b961ce78f87b1d86af1833b"> 6047</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1RX_EN             (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;</div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="comment">/* ISER0[DMASPI1TX] -  */</span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga548baacc75fd3906ccc487f7007e9949"> 6050</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1TX_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06051"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7364b912978500b34730100b07066a20"> 6051</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1TX                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga822c4677c30c9ed8cb9a26fd118c3257"> 6052</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1TX_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f7eb5dd0a94ccbad32cf88c00b0d978"> 6053</a></span>&#160;<span class="preprocessor">#define ISER0_DMASPI1TX_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;</div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="comment">/* ISER0[DMAERROR] -  */</span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f3857777881f16bb8b411f0b99d3245"> 6056</a></span>&#160;<span class="preprocessor">#define ISER0_DMAERROR_MSK             (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25146c57b6b4dbfa4b5c843398b4b16e"> 6057</a></span>&#160;<span class="preprocessor">#define ISER0_DMAERROR                 (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c3555ca4640d9c3689e9ce517ffe70f"> 6058</a></span>&#160;<span class="preprocessor">#define ISER0_DMAERROR_DIS             (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab84ba349e8f8b56f072da9799ac9cb9f"> 6059</a></span>&#160;<span class="preprocessor">#define ISER0_DMAERROR_EN              (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;</div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="comment">/* ISER0[I2CM] -  */</span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2f5faf384714320c5ce2fe6bf3d686f"> 6062</a></span>&#160;<span class="preprocessor">#define ISER0_I2CM_MSK                 (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga237b0939cc8f93aaae9731e0b5696d0a"> 6063</a></span>&#160;<span class="preprocessor">#define ISER0_I2CM                     (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05a503dea44cab25ddc858c0167722f7"> 6064</a></span>&#160;<span class="preprocessor">#define ISER0_I2CM_DIS                 (0x0   &lt;&lt; 20 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6fb1dd27bbc39be1fb04e6ed914f6fb"> 6065</a></span>&#160;<span class="preprocessor">#define ISER0_I2CM_EN                  (0x1   &lt;&lt; 20 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;</div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="comment">/* ISER0[I2CS] -  */</span></div><div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13d0d1c982ee7c6575e957306b87774b"> 6068</a></span>&#160;<span class="preprocessor">#define ISER0_I2CS_MSK                 (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga650d56801eda2d791c01f7cc25b7c6d6"> 6069</a></span>&#160;<span class="preprocessor">#define ISER0_I2CS                     (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67edf439879637146b174851da8b5519"> 6070</a></span>&#160;<span class="preprocessor">#define ISER0_I2CS_DIS                 (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga284cf28bc922ecbc73cd091df0c6ccc4"> 6071</a></span>&#160;<span class="preprocessor">#define ISER0_I2CS_EN                  (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;</div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="comment">/* ISER0[SPI1] -  */</span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a1f7ecf789411b93e64a6bc3c34de59"> 6074</a></span>&#160;<span class="preprocessor">#define ISER0_SPI1_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f4c1b8bc8bb447c5e3cdd93518d07fc"> 6075</a></span>&#160;<span class="preprocessor">#define ISER0_SPI1                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ebf7630e8fd9a4f3c54452647267517"> 6076</a></span>&#160;<span class="preprocessor">#define ISER0_SPI1_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f94ec827b060ead253384f72a078d4f"> 6077</a></span>&#160;<span class="preprocessor">#define ISER0_SPI1_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;</div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="comment">/* ISER0[SPI0] -  */</span></div><div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37158262ca4f90ac0d1ab943d8d1456d"> 6080</a></span>&#160;<span class="preprocessor">#define ISER0_SPI0_MSK                 (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96a369a0ab4d8d321e56f52a3fb7d927"> 6081</a></span>&#160;<span class="preprocessor">#define ISER0_SPI0                     (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54339d94b3a919ce229b9930c007966d"> 6082</a></span>&#160;<span class="preprocessor">#define ISER0_SPI0_DIS                 (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2648168468ad4291c2141d50254e46d9"> 6083</a></span>&#160;<span class="preprocessor">#define ISER0_SPI0_EN                  (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;</div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="comment">/* ISER0[UART] -  */</span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade7048644cb225ae07c670638e78ac44"> 6086</a></span>&#160;<span class="preprocessor">#define ISER0_UART_MSK                 (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e3fcda7e0b92852936e2f2dc78f23ca"> 6087</a></span>&#160;<span class="preprocessor">#define ISER0_UART                     (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bc7a65ab48b04f442bcb2cc0eee9065"> 6088</a></span>&#160;<span class="preprocessor">#define ISER0_UART_DIS                 (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga517a0a539c27757f063d31550dd9d395"> 6089</a></span>&#160;<span class="preprocessor">#define ISER0_UART_EN                  (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;</div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="comment">/* ISER0[FEE] -  */</span></div><div class="line"><a name="l06092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab13d5894f1552253b3d5cd7ed21025"> 6092</a></span>&#160;<span class="preprocessor">#define ISER0_FEE_MSK                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebacb531dbf1703108f66deae961fce6"> 6093</a></span>&#160;<span class="preprocessor">#define ISER0_FEE                      (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8a11ab40a95488f60b59e8a49e941ee"> 6094</a></span>&#160;<span class="preprocessor">#define ISER0_FEE_DIS                  (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf270ce4af84039d88242453c2c3eda14"> 6095</a></span>&#160;<span class="preprocessor">#define ISER0_FEE_EN                   (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;</div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="comment">/* ISER0[ADC] -  */</span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5f6cae4e9574deb29383603ab2475fd8"> 6098</a></span>&#160;<span class="preprocessor">#define ISER0_ADC_MSK                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbc3c8d7a69190b353fdd5330d2c8a8f"> 6099</a></span>&#160;<span class="preprocessor">#define ISER0_ADC                      (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ba83da4bf4c37ef589e22cd0031ffa3"> 6100</a></span>&#160;<span class="preprocessor">#define ISER0_ADC_DIS                  (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06101"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8183c58f20a6c069d48396f25fe80dbf"> 6101</a></span>&#160;<span class="preprocessor">#define ISER0_ADC_EN                   (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;</div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="comment">/* ISER0[T1] -  */</span></div><div class="line"><a name="l06104"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bcb2d30dfc4ab3837504983f83a6d69"> 6104</a></span>&#160;<span class="preprocessor">#define ISER0_T1_MSK                   (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacde771422faf9bfeb90777e699e62030"> 6105</a></span>&#160;<span class="preprocessor">#define ISER0_T1                       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab26535d6711aa9b4f2e9486c1e49ba75"> 6106</a></span>&#160;<span class="preprocessor">#define ISER0_T1_DIS                   (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a761ce8ee5407677ec4b1b26794eae4"> 6107</a></span>&#160;<span class="preprocessor">#define ISER0_T1_EN                    (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;</div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="comment">/* ISER0[T0] -  */</span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bf92132f34dc4457dfe9e66a3cb9b68"> 6110</a></span>&#160;<span class="preprocessor">#define ISER0_T0_MSK                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1160713aef7ba2fe4198ecc3eb63ef53"> 6111</a></span>&#160;<span class="preprocessor">#define ISER0_T0                       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b0b64eeb8ed76ed98248cef4af221fd"> 6112</a></span>&#160;<span class="preprocessor">#define ISER0_T0_DIS                   (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6be39b620c370ac9b0a97bd2c77dd447"> 6113</a></span>&#160;<span class="preprocessor">#define ISER0_T0_EN                    (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;</div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="comment">/* ISER0[T3] -  */</span></div><div class="line"><a name="l06116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4156052551959b83315e08fd36a891bc"> 6116</a></span>&#160;<span class="preprocessor">#define ISER0_T3_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c8797494934bd411525beaf8aa4b17f"> 6117</a></span>&#160;<span class="preprocessor">#define ISER0_T3                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade090b913f03e757e8b45900c7d7065e"> 6118</a></span>&#160;<span class="preprocessor">#define ISER0_T3_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa33c9534ec7bc4cf7810ea3f9c7b005c"> 6119</a></span>&#160;<span class="preprocessor">#define ISER0_T3_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;</div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="comment">/* ISER0[EXTINT8] -  */</span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f5cebe587c2ef7c25ad03f7eb4b8fd8"> 6122</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT8_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab80a6f8c26c5e2d0b7b7217d31ba2e07"> 6123</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT8                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e2f836760800fb10f9aaece82a2ee3c"> 6124</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT8_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06125"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0b1029ba493d74b3772dbc5661eba24"> 6125</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT8_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;</div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="comment">/* ISER0[EXTINT7] -  */</span></div><div class="line"><a name="l06128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab392b1a1e2813c820781ffbb03e326c"> 6128</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT7_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69a236c42fe8402fd03af085d842ddf4"> 6129</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT7                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd29865a126ff102bc85f3826c983f7e"> 6130</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT7_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7049f127971e5a791d692a25729aab28"> 6131</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT7_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;</div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="comment">/* ISER0[EXTINT6] -  */</span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6edcb13363ccf936261edd2a2f6e5389"> 6134</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT6_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3aa8a63f92e5edb8ce0132488348464a"> 6135</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT6                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf925d249a303f3b59c9e519437f94de8"> 6136</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT6_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb4bf4d3b4d14d2a0699bf829e81c263"> 6137</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT6_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;</div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="comment">/* ISER0[EXTINT5] -  */</span></div><div class="line"><a name="l06140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e281c0b38e387886db8da1d3354a11e"> 6140</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT5_MSK              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6980ff974e28dbb75cac8584aa72b08b"> 6141</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT5                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e84aa4cab86789f2b9065f6a2f38e10"> 6142</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT5_DIS              (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc297a31199584cb78ee0731cc6da15f"> 6143</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT5_EN               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;</div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="comment">/* ISER0[EXTINT4] -  */</span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77e4536098ffbf05227a9634526964fc"> 6146</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT4_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06147"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab61af83ed20fef56b4db52a77edb4281"> 6147</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT4                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a3a03bf9421aa53271391faff0ca340"> 6148</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT4_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06149"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac864c218b28e9d869f7384e1f34f5fe9"> 6149</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT4_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;</div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="comment">/* ISER0[EXTINT3] -  */</span></div><div class="line"><a name="l06152"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d1d75e79d52e634a0c66cab622ab305"> 6152</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT3_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c7b5da2d214f49a199c13b272f536d8"> 6153</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT3                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga119b52eba57f3729c409de2f11212853"> 6154</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT3_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91f922b381e66b9adb3235e322215af1"> 6155</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT3_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;</div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="comment">/* ISER0[EXTINT2] -  */</span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9adff9fe71ba78adc23ef2cca762bba2"> 6158</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT2_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06159"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77a8c55ead590b359ddd45a4d6be166c"> 6159</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT2                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10ab4014378abd8b32bbb2686bd2762f"> 6160</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT2_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06161"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9be6452d0c1a05f3514e2d48d51849e"> 6161</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT2_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;</div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="comment">/* ISER0[EXTINT1] -  */</span></div><div class="line"><a name="l06164"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3f4a928b1be8b714936edf4b4af1e87"> 6164</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT1_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d74241be6529911826537982c9a0558"> 6165</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT1                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga089cacfa611559bfe197f146f8e73e28"> 6166</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT1_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga839639e9f31bfde5b0625fabda44bf47"> 6167</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT1_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;</div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">/* ISER0[EXTINT0] -  */</span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdac5d61c5b8c45e0a32c46674195de4"> 6170</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT0_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06171"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ff3d849ec9240d3f0faf34c690c4391"> 6171</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT0                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09bc903492ac66973650cfe3a58ebedf"> 6172</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT0_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad10e9000531ab3fd32da071458d037ab"> 6173</a></span>&#160;<span class="preprocessor">#define ISER0_EXTINT0_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;</div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment">/* ISER0[T2] -  */</span></div><div class="line"><a name="l06176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa115d02874d28e7ae3479c68422833a1"> 6176</a></span>&#160;<span class="preprocessor">#define ISER0_T2_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac96afb044e368ad8ef66a7ebaf9b3bf6"> 6177</a></span>&#160;<span class="preprocessor">#define ISER0_T2                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92ce859b09594722f28bd5e5be8bf18b"> 6178</a></span>&#160;<span class="preprocessor">#define ISER0_T2_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc171e7c9d82e887932bc8adf6cdf364"> 6179</a></span>&#160;<span class="preprocessor">#define ISER0_T2_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;</div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="comment">/* Reset Value for ISER1*/</span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e4e739ceb333849257d143f0c5b8204"> 6182</a></span>&#160;<span class="preprocessor">#define ISER1_RVAL                     0x0</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;</div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="comment">/* ISER1[PWM3] -  */</span></div><div class="line"><a name="l06185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga318db4034c1f9d198c7e095432004e8b"> 6185</a></span>&#160;<span class="preprocessor">#define ISER1_PWM3_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06186"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e39f38ea95777056117cd719c6beff1"> 6186</a></span>&#160;<span class="preprocessor">#define ISER1_PWM3                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb924a1e7abda76e9f3eebaa18655be0"> 6187</a></span>&#160;<span class="preprocessor">#define ISER1_PWM3_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4708c1e5f0db86c0662ea8f9fc7ff6cf"> 6188</a></span>&#160;<span class="preprocessor">#define ISER1_PWM3_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;</div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="comment">/* ISER1[PWM2] -  */</span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b40361153cbdf93603fb2cac39f37ce"> 6191</a></span>&#160;<span class="preprocessor">#define ISER1_PWM2_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a9ea7385442ff6aebec96256faed229"> 6192</a></span>&#160;<span class="preprocessor">#define ISER1_PWM2                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88143f63293ff64d4c346200eb4dd6c6"> 6193</a></span>&#160;<span class="preprocessor">#define ISER1_PWM2_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7faf7785fc150dd03889eddb2eba4309"> 6194</a></span>&#160;<span class="preprocessor">#define ISER1_PWM2_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;</div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="comment">/* ISER1[PWM1] -  */</span></div><div class="line"><a name="l06197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad85bda54c54401b533ec0bc2a3f2212c"> 6197</a></span>&#160;<span class="preprocessor">#define ISER1_PWM1_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06198"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6560dcffd79cca0e30a4878a98241720"> 6198</a></span>&#160;<span class="preprocessor">#define ISER1_PWM1                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga188dcbf7be85d6e3f0b65c99438c243b"> 6199</a></span>&#160;<span class="preprocessor">#define ISER1_PWM1_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06200"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6adb77f3c6fb42b3ed5b8a1138fe2f40"> 6200</a></span>&#160;<span class="preprocessor">#define ISER1_PWM1_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;</div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="comment">/* ISER1[PWM0] -  */</span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa543e2f16b101ddb320bf96ebc029100"> 6203</a></span>&#160;<span class="preprocessor">#define ISER1_PWM0_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d5a2caab3d3506d503a5b24c892fada"> 6204</a></span>&#160;<span class="preprocessor">#define ISER1_PWM0                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2f2af12dc24e96bb22fd1e18da96253"> 6205</a></span>&#160;<span class="preprocessor">#define ISER1_PWM0_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa27ef1b99ee83d9c2273e7cff717cc1"> 6206</a></span>&#160;<span class="preprocessor">#define ISER1_PWM0_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;</div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">/* ISER1[PWMTRIP] -  */</span></div><div class="line"><a name="l06209"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09f1666c79bc00ec239254d25568709b"> 6209</a></span>&#160;<span class="preprocessor">#define ISER1_PWMTRIP_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ecef0d46181603b752930e020a832b5"> 6210</a></span>&#160;<span class="preprocessor">#define ISER1_PWMTRIP                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8a173a5cc9efae0d72a4c4c51f55576"> 6211</a></span>&#160;<span class="preprocessor">#define ISER1_PWMTRIP_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06212"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadf05b75bb66eedebe46c34677ae6072"> 6212</a></span>&#160;<span class="preprocessor">#define ISER1_PWMTRIP_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;</div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="comment">/* ISER1[DMASPI0RX] -  */</span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0730bde9c394991feb4b76fcd8bf2ce4"> 6215</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0RX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33cee0003dd8cd25a8d9cb982f9871f4"> 6216</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0RX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga434aeba8c9d756b181cd4109577e37aa"> 6217</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0RX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ca4c731727e4a27bbff2ee4f2867fb8"> 6218</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0RX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;</div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="comment">/* ISER1[DMASPI0TX] -  */</span></div><div class="line"><a name="l06221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf132a4c909e0a30f6eba5f51ef124c0d"> 6221</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0TX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3ab04759c9dc34922445dfdebcc344f"> 6222</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0TX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec03c29c63ad8c4a175ff6cb071cb707"> 6223</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0TX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb4eac35a444e4f159f3370b5069a14e"> 6224</a></span>&#160;<span class="preprocessor">#define ISER1_DMASPI0TX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;</div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="comment">/* ISER1[DMAADC] -  */</span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga206dc5f3918fda5b89703ef2c5e3ac9d"> 6227</a></span>&#160;<span class="preprocessor">#define ISER1_DMAADC_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29fee0c5a1a00a131fcf5a530163f383"> 6228</a></span>&#160;<span class="preprocessor">#define ISER1_DMAADC                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga486a2b629a932d911645a6d541eb3d6a"> 6229</a></span>&#160;<span class="preprocessor">#define ISER1_DMAADC_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga026f39ace33b8bf698707e4bf7147ea6"> 6230</a></span>&#160;<span class="preprocessor">#define ISER1_DMAADC_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;</div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="comment">/* Reset Value for ICER0*/</span></div><div class="line"><a name="l06233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a48f2000363e7c9ce8611f0779e82a2"> 6233</a></span>&#160;<span class="preprocessor">#define ICER0_RVAL                     0x0</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;</div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="comment">/* ICER0[DMAI2CMRX] -  */</span></div><div class="line"><a name="l06236"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6cd769b4513a6b02a09fe3b49001912"> 6236</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMRX_MSK            (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40718bbb5d0af75e044c5abac193ddbb"> 6237</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMRX                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac232dd85f70093be86bfe0ed04c63c7"> 6238</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMRX_DIS            (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacb4f7dd6a71823c6aee38ea8d691f278"> 6239</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMRX_EN             (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;</div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="comment">/* ICER0[DMAI2CMTX] -  */</span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf73e5bfd0cb01cb4dceb6fe9525dece6"> 6242</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMTX_MSK            (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga870517ce38c081f5d116324f528215ce"> 6243</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMTX                (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8edc1fd27791ecd40754519d31ebe94"> 6244</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMTX_DIS            (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbeadf6e39796361a70b84043bd7af5e"> 6245</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CMTX_EN             (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;</div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="comment">/* ICER0[DMAI2CSRX] -  */</span></div><div class="line"><a name="l06248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56ba27f1837e74dfb8c4638e291e9738"> 6248</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSRX_MSK            (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga932b0d1a31dd8bd764cd89eba1adb87e"> 6249</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSRX                (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7dbbaefb6acfc4be902f7d73700f42fe"> 6250</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSRX_DIS            (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1bc8d356967af77103290de16270c2fb"> 6251</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSRX_EN             (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;</div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="comment">/* ICER0[DMAI2CSTX] -  */</span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee512612ab89ecf649b35580b95e9c96"> 6254</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSTX_MSK            (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ce32313694760340778a332ad438e91"> 6255</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSTX                (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8e3773689ebf86304a26119f8c6fb2b"> 6256</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSTX_DIS            (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf5a8d1c5c14b67fb0394a0a101e722d"> 6257</a></span>&#160;<span class="preprocessor">#define ICER0_DMAI2CSTX_EN             (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;</div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">/* ICER0[DMAUARTRX] -  */</span></div><div class="line"><a name="l06260"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5373319e7224b85d45c7f7121067a9bc"> 6260</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTRX_MSK            (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06261"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f4c642930c773eef04763224c941570"> 6261</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTRX                (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac599b9d17ae5dbd6053204c5b06ed28"> 6262</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTRX_DIS            (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47cf0d0a517b56c31b8afb7124426531"> 6263</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTRX_EN             (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160;</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">/* ICER0[DMAUARTTX] -  */</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafbf3071ff02370ec7bee130d462664ed"> 6266</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTTX_MSK            (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1ae05b4038ff3ab3ba00e609300afb6"> 6267</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTTX                (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66093d9fe0fb10a75086607eccc1a928"> 6268</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTTX_DIS            (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c0b227d3fe6f4c1198a333c729c4a81"> 6269</a></span>&#160;<span class="preprocessor">#define ICER0_DMAUARTTX_EN             (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;</div><div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="comment">/* ICER0[DMASPI1RX] -  */</span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed230220c847a697b6bc382563576687"> 6272</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1RX_MSK            (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae07fee5a1510a855dd66e05d7e70ee1e"> 6273</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1RX                (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa22a263fde6b1c0a72eee69ce2896d02"> 6274</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1RX_DIS            (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3c2d23e0eac00e2f8fef4f71fc0a0ee"> 6275</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1RX_EN             (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;</div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="comment">/* ICER0[DMASPI1TX] -  */</span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga979a8cc1460efbb122c54a45dd485144"> 6278</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1TX_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d3c3d18d5d197fe7c471e10b988c572"> 6279</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1TX                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe7187b85c9d79e3e2a26f761a7a158d"> 6280</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1TX_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f5e82a7cb41aa1ac4bf12a159f84ca1"> 6281</a></span>&#160;<span class="preprocessor">#define ICER0_DMASPI1TX_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;</div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="comment">/* ICER0[DMAERROR] -  */</span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17bdc3c130ba89dbb3a85e9e9ad17829"> 6284</a></span>&#160;<span class="preprocessor">#define ICER0_DMAERROR_MSK             (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe2ce7284fe4d60555d6afda0577c378"> 6285</a></span>&#160;<span class="preprocessor">#define ICER0_DMAERROR                 (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7675b0451f59386d52d9786d7f7bd89"> 6286</a></span>&#160;<span class="preprocessor">#define ICER0_DMAERROR_DIS             (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91250e2a28420813cbabdf81f64107fe"> 6287</a></span>&#160;<span class="preprocessor">#define ICER0_DMAERROR_EN              (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160;</div><div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="comment">/* ICER0[I2CM] -  */</span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ad725ec2ab979bbfcc875ee0e6fa929"> 6290</a></span>&#160;<span class="preprocessor">#define ICER0_I2CM_MSK                 (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c52575407a4bb714caca30297233681"> 6291</a></span>&#160;<span class="preprocessor">#define ICER0_I2CM                     (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3997880b82d99b0f3173b2a0bd2b774"> 6292</a></span>&#160;<span class="preprocessor">#define ICER0_I2CM_DIS                 (0x0   &lt;&lt; 20 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb34f36e62695592cfdeea8d078acbfa"> 6293</a></span>&#160;<span class="preprocessor">#define ICER0_I2CM_EN                  (0x1   &lt;&lt; 20 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;</div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="comment">/* ICER0[I2CS] -  */</span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0744a2f27bcfaa9737e2374ebb06563"> 6296</a></span>&#160;<span class="preprocessor">#define ICER0_I2CS_MSK                 (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ae48e5c89e53bbd78fa0d41490855f3"> 6297</a></span>&#160;<span class="preprocessor">#define ICER0_I2CS                     (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4f71e61d3accf8067eac35385d42728"> 6298</a></span>&#160;<span class="preprocessor">#define ICER0_I2CS_DIS                 (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92460555cc1e31b7510630f5f4bb123c"> 6299</a></span>&#160;<span class="preprocessor">#define ICER0_I2CS_EN                  (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;</div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="comment">/* ICER0[SPI1] -  */</span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa33591299008fe5fc20485262762ece9"> 6302</a></span>&#160;<span class="preprocessor">#define ICER0_SPI1_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab72d3dd99cb6f1116fdcf9547dcbf105"> 6303</a></span>&#160;<span class="preprocessor">#define ICER0_SPI1                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada00a909089f77fd8a11d432b8506c36"> 6304</a></span>&#160;<span class="preprocessor">#define ICER0_SPI1_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0a421dbdc7be54c18da30189f977ae6"> 6305</a></span>&#160;<span class="preprocessor">#define ICER0_SPI1_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;</div><div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="comment">/* ICER0[SPI0] -  */</span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedfbf5b06f1d5a91fa393183c7adfe22"> 6308</a></span>&#160;<span class="preprocessor">#define ICER0_SPI0_MSK                 (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2161be571a2fc218d2ed54ca80870fa6"> 6309</a></span>&#160;<span class="preprocessor">#define ICER0_SPI0                     (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c18e83980c90f0b18cc3678ad60046f"> 6310</a></span>&#160;<span class="preprocessor">#define ICER0_SPI0_DIS                 (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35e75bc9cd76fb3eeb277cfd193ae778"> 6311</a></span>&#160;<span class="preprocessor">#define ICER0_SPI0_EN                  (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;</div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="comment">/* ICER0[UART] -  */</span></div><div class="line"><a name="l06314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5de76a9523d7a1fb20089dccb421b34e"> 6314</a></span>&#160;<span class="preprocessor">#define ICER0_UART_MSK                 (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d2e7f3af0a42113dd175e07c53f1dff"> 6315</a></span>&#160;<span class="preprocessor">#define ICER0_UART                     (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb32a57f3788555e1ca402bd1445420d"> 6316</a></span>&#160;<span class="preprocessor">#define ICER0_UART_DIS                 (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad93fe94c44bd00bbefb07ab4c15c3557"> 6317</a></span>&#160;<span class="preprocessor">#define ICER0_UART_EN                  (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="comment">/* ICER0[FEE] -  */</span></div><div class="line"><a name="l06320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed356d93d9d9b3d36d6a4afbc544b388"> 6320</a></span>&#160;<span class="preprocessor">#define ICER0_FEE_MSK                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6db4b99f626bb5ba65cd145372b1dfca"> 6321</a></span>&#160;<span class="preprocessor">#define ICER0_FEE                      (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81c4cf9e8c2d90ddcac5c09cfefa5245"> 6322</a></span>&#160;<span class="preprocessor">#define ICER0_FEE_DIS                  (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf4e48de973bde29f185a0ab3d33db7e"> 6323</a></span>&#160;<span class="preprocessor">#define ICER0_FEE_EN                   (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;</div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="comment">/* ICER0[ADC] -  */</span></div><div class="line"><a name="l06326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bf111e17fd6f26f871b8c884166ca06"> 6326</a></span>&#160;<span class="preprocessor">#define ICER0_ADC_MSK                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd0d5a85cd27908b0c0f8c27e079b02f"> 6327</a></span>&#160;<span class="preprocessor">#define ICER0_ADC                      (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ead50a4f7d27ad5167b6561e2e0c677"> 6328</a></span>&#160;<span class="preprocessor">#define ICER0_ADC_DIS                  (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga961954b80910076c262a6e3579898400"> 6329</a></span>&#160;<span class="preprocessor">#define ICER0_ADC_EN                   (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;</div><div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="comment">/* ICER0[T1] -  */</span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b898b108c70068b3570c5eeeeab45af"> 6332</a></span>&#160;<span class="preprocessor">#define ICER0_T1_MSK                   (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga924c76540824b3682eb401c993e767a5"> 6333</a></span>&#160;<span class="preprocessor">#define ICER0_T1                       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19a05d33e911bd6e6daf03d55a7c2c4c"> 6334</a></span>&#160;<span class="preprocessor">#define ICER0_T1_DIS                   (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3db70f8fbb5875b34e2c04680fa0a728"> 6335</a></span>&#160;<span class="preprocessor">#define ICER0_T1_EN                    (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;</div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">/* ICER0[T0] -  */</span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ed25f55fae0088adb7c6e4a0ab45ffa"> 6338</a></span>&#160;<span class="preprocessor">#define ICER0_T0_MSK                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa498a2f7de22501385128a656127acd0"> 6339</a></span>&#160;<span class="preprocessor">#define ICER0_T0                       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga122bc86f7c406a7d809ceee0482732bd"> 6340</a></span>&#160;<span class="preprocessor">#define ICER0_T0_DIS                   (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga02d42da5e13644a143d7b1affa6df757"> 6341</a></span>&#160;<span class="preprocessor">#define ICER0_T0_EN                    (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;</div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="comment">/* ICER0[T3] -  */</span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ea87fb50729ac3ce820f31ad902a15a"> 6344</a></span>&#160;<span class="preprocessor">#define ICER0_T3_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dcb9b4a6933d917fded1851a9f5b026"> 6345</a></span>&#160;<span class="preprocessor">#define ICER0_T3                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63dec1ff662f9fbc23421c33d702ca21"> 6346</a></span>&#160;<span class="preprocessor">#define ICER0_T3_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fd3fe32c5bcaff4526934eeb8b8f091"> 6347</a></span>&#160;<span class="preprocessor">#define ICER0_T3_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;</div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="comment">/* ICER0[EXTINT8] -  */</span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf63121f17d9849b8af65034ae0c8d0e"> 6350</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT8_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c76de3fd6f80b8af6a3ff43c5806c52"> 6351</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT8                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e38be5ccb450aa859e80fefb9825b57"> 6352</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT8_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a9176f360d0d225d00d9caed298f5cf"> 6353</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT8_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;</div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="comment">/* ICER0[EXTINT7] -  */</span></div><div class="line"><a name="l06356"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8eeb0f94d29a3c2bec38afd78498d510"> 6356</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT7_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e32f6a2a99e0d97a2c826bf7ac7f170"> 6357</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT7                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22c4ee46ecc72a8c1537ecdadf8c3485"> 6358</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT7_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga070aed0ab6fbb1fb5a9addaa952d6edf"> 6359</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT7_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;</div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="comment">/* ICER0[EXTINT6] -  */</span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa4c7a8b5cac15f07806deae294b59cd"> 6362</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT6_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06363"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a86bbdd87f11148471cf71f15486a2e"> 6363</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT6                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafce8e8ea1a370757285051000b5bd209"> 6364</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT6_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06365"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf23453188456cbf2b941a35e62f0877d"> 6365</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT6_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;</div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="comment">/* ICER0[EXTINT5] -  */</span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13f622ecf81f82f553a5ec8e59770a5f"> 6368</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT5_MSK              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50550ec6242dbbf3cf53b546e620a272"> 6369</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT5                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49cdd5d637e9f9b5da77a55e33d12e4f"> 6370</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT5_DIS              (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06371"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga628565650a3861935ad0d976b333af7f"> 6371</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT5_EN               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;</div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="comment">/* ICER0[EXTINT4] -  */</span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28dcfa82d0ae5ca1d329d299b764ccec"> 6374</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT4_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace378d42f29a1d15ca43fb2f99385001"> 6375</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT4                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5f8bfac2787e6e5612c63f029cc0be5"> 6376</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT4_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06377"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5d48f2dea2150d7c92f2d7b892020fe"> 6377</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT4_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;</div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="comment">/* ICER0[EXTINT3] -  */</span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga86bfebc88dc0b0b10c14509e8a489bfc"> 6380</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT3_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf41fbfdcf5a270d8c71bf0140fb0ed76"> 6381</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT3                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf93c19a32fb8ea22fd1670b25f5d4c68"> 6382</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT3_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06383"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46e3dd67eefd67f42de55c38a40ec314"> 6383</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT3_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;</div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="comment">/* ICER0[EXTINT2] -  */</span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae0c7a1eb32e27d668690a2cb7ed06f0"> 6386</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT2_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9db1dfc0d26812c1bf4b39fa6510b600"> 6387</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT2                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3ac71d80cc36cb37c6e0abffffdc007"> 6388</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT2_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaa8fe10e4d84f8fdeb4d6185069af79"> 6389</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT2_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;</div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="comment">/* ICER0[EXTINT1] -  */</span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ffe148dce4a3f2deaa10f72d0f93e50"> 6392</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT1_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06fac8c542bdde1eaacc8b57fc951c82"> 6393</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT1                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d1d1c9eddc28fb80d44ab20850ca48a"> 6394</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT1_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c36811d58e861dba462f502a379dd94"> 6395</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT1_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;</div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="comment">/* ICER0[EXTINT0] -  */</span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9b2f2ccc490d713bbfcb76c5f85f975"> 6398</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT0_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga635c6a8bb40ab94d831bc0a77a78d7b4"> 6399</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT0                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga510d3eb8bcb8c5728fb67c3e2c2d0276"> 6400</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT0_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga131185707dce5f677c27f1580e2d1d18"> 6401</a></span>&#160;<span class="preprocessor">#define ICER0_EXTINT0_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;</div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="comment">/* ICER0[T2] -  */</span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5b8a356edfb3a667b7a4de9b82c87b7b"> 6404</a></span>&#160;<span class="preprocessor">#define ICER0_T2_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcfefaa3cd5dedb5389c4a29d94c7dd0"> 6405</a></span>&#160;<span class="preprocessor">#define ICER0_T2                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bd7a04c42ec6986d3355016cdf30250"> 6406</a></span>&#160;<span class="preprocessor">#define ICER0_T2_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe7feabab788d710f22c1c0f5d575caf"> 6407</a></span>&#160;<span class="preprocessor">#define ICER0_T2_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;</div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="comment">/* Reset Value for ICER1*/</span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10cf8a9b436974f53111af8e4502c2d1"> 6410</a></span>&#160;<span class="preprocessor">#define ICER1_RVAL                     0x0</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;</div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="comment">/* ICER1[PWM3] -  */</span></div><div class="line"><a name="l06413"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0fc52a7848c02e4ba7dbef1f2cae464b"> 6413</a></span>&#160;<span class="preprocessor">#define ICER1_PWM3_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9f54c8ddeb4bbd9273b11d07fa737ce"> 6414</a></span>&#160;<span class="preprocessor">#define ICER1_PWM3                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6dd06b1de5bfeb8f0a7f3ba78101d4df"> 6415</a></span>&#160;<span class="preprocessor">#define ICER1_PWM3_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd1ce9395ce56639809535baaf361633"> 6416</a></span>&#160;<span class="preprocessor">#define ICER1_PWM3_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;</div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="comment">/* ICER1[PWM2] -  */</span></div><div class="line"><a name="l06419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ab696235984ed0912301e3c01887e21"> 6419</a></span>&#160;<span class="preprocessor">#define ICER1_PWM2_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06420"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38c0f58eb3097629c8ab62172dc3f8d4"> 6420</a></span>&#160;<span class="preprocessor">#define ICER1_PWM2                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga564f9f505d695271be84ab0e87d0d7e0"> 6421</a></span>&#160;<span class="preprocessor">#define ICER1_PWM2_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad1892c91b6cfec1651ea5d7d2bc720c2"> 6422</a></span>&#160;<span class="preprocessor">#define ICER1_PWM2_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;</div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="comment">/* ICER1[PWM1] -  */</span></div><div class="line"><a name="l06425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e37e5dd3858d8e77e31b78ad7847e30"> 6425</a></span>&#160;<span class="preprocessor">#define ICER1_PWM1_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaceca5139b6d7a8975300fc22f1074be9"> 6426</a></span>&#160;<span class="preprocessor">#define ICER1_PWM1                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d12f3cf8fac553f9b26f0418a02395d"> 6427</a></span>&#160;<span class="preprocessor">#define ICER1_PWM1_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd9520b9434a96b9b69f515ccdfba2ff"> 6428</a></span>&#160;<span class="preprocessor">#define ICER1_PWM1_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;</div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="comment">/* ICER1[PWM0] -  */</span></div><div class="line"><a name="l06431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88426766e5ee772f54500ccc45d634e1"> 6431</a></span>&#160;<span class="preprocessor">#define ICER1_PWM0_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec866663c4cedca8935c6a797b8f8d95"> 6432</a></span>&#160;<span class="preprocessor">#define ICER1_PWM0                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4dea0201760e9839a7b86dbdd1b332bb"> 6433</a></span>&#160;<span class="preprocessor">#define ICER1_PWM0_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f23c6e9f0dda43498e85259bcdb9951"> 6434</a></span>&#160;<span class="preprocessor">#define ICER1_PWM0_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;</div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="comment">/* ICER1[PWMTRIP] -  */</span></div><div class="line"><a name="l06437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62ad15f98a0a95f3f3bd2f3e6244fb18"> 6437</a></span>&#160;<span class="preprocessor">#define ICER1_PWMTRIP_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga374ea848783cac078cf07eb014621740"> 6438</a></span>&#160;<span class="preprocessor">#define ICER1_PWMTRIP                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2df932c6df5772f49d6ecdb28e0d24f9"> 6439</a></span>&#160;<span class="preprocessor">#define ICER1_PWMTRIP_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b73ed01e1e3699c200a65179096dd46"> 6440</a></span>&#160;<span class="preprocessor">#define ICER1_PWMTRIP_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;</div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="comment">/* ICER1[DMASPI0RX] -  */</span></div><div class="line"><a name="l06443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25c04c4253a814fd8b2e09c6f0f2f925"> 6443</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0RX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf648f4c6ec3b975322c043d02395328a"> 6444</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0RX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefddbad41a168cc17c8b1c9033db735b"> 6445</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0RX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bb4686d7ec9d1f873e1d68fbe890611"> 6446</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0RX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;</div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="comment">/* ICER1[DMASPI0TX] -  */</span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa10024bafc01ef1f98b02df275de337d"> 6449</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0TX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e371808c44e9ba8e3b70f95ef8ae398"> 6450</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0TX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7f30c0aecfeb50d1157eda6ac588486"> 6451</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0TX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38dd5c4dbfe3f5577a5951b9357b9218"> 6452</a></span>&#160;<span class="preprocessor">#define ICER1_DMASPI0TX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;</div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/* ICER1[DMAADC] -  */</span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac77ea4c064663d534ad5f10db4701f12"> 6455</a></span>&#160;<span class="preprocessor">#define ICER1_DMAADC_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga752f4c907c2cc2c12e37c2e911be106c"> 6456</a></span>&#160;<span class="preprocessor">#define ICER1_DMAADC                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga434786710989493fb09eba86440e797e"> 6457</a></span>&#160;<span class="preprocessor">#define ICER1_DMAADC_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga497e9c18b15d3ee0ed4c358a4aeaee22"> 6458</a></span>&#160;<span class="preprocessor">#define ICER1_DMAADC_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;</div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="comment">/* Reset Value for ISPR0*/</span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7ad32ab10aa0759ccba07490a9d7892"> 6461</a></span>&#160;<span class="preprocessor">#define ISPR0_RVAL                     0x0</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;</div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="comment">/* ISPR0[DMAI2CMRX] -  */</span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d1d5411b87066cececbc63a629ce9d3"> 6464</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMRX_MSK            (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga736c8ab443649edbfa613f3c1167dc49"> 6465</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMRX                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28a592d04ecc857d1c552f0e83a083e5"> 6466</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMRX_DIS            (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84e1678884d81c9ab088e5c922c74a0a"> 6467</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMRX_EN             (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;</div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">/* ISPR0[DMAI2CMTX] -  */</span></div><div class="line"><a name="l06470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81fbb56b984727e16ed7a58434cf66fe"> 6470</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMTX_MSK            (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e02563073107aeb7369e411af3af576"> 6471</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMTX                (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7aa8634812e92134b0d28c46fced7f90"> 6472</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMTX_DIS            (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c5c286d96398ffe09eead17bb12f9dc"> 6473</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CMTX_EN             (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;</div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="comment">/* ISPR0[DMAI2CSRX] -  */</span></div><div class="line"><a name="l06476"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga815603dbe3c3e4f1ddaeebc11058b001"> 6476</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSRX_MSK            (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf607eae276cca1d10e668b41352235dd"> 6477</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSRX                (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac186fb518ee472277df3209c2d23c912"> 6478</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSRX_DIS            (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafd4038efbeaa0b09976d6176d6f56ab"> 6479</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSRX_EN             (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;</div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="comment">/* ISPR0[DMAI2CSTX] -  */</span></div><div class="line"><a name="l06482"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47bb8bfb4635a8150a600cf28aeb5496"> 6482</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSTX_MSK            (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06483"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga972aab496f5682b56ebc5f6a5ebf09ad"> 6483</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSTX                (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf32d0a996110d3970a8a14a3574c3058"> 6484</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSTX_DIS            (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d0d1c3f3ae28cb10b2bea90c2e1c2c7"> 6485</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAI2CSTX_EN             (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;</div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="comment">/* ISPR0[DMAUARTRX] -  */</span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41b6dfb05e26cbccc47bbb3035f925be"> 6488</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTRX_MSK            (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c392ebe27fa81206106e3544a4185fd"> 6489</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTRX                (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b7af6c64cdf20ba43ef188223c95256"> 6490</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTRX_DIS            (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04e19cb0eb4efb26bd8d146ca567e730"> 6491</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTRX_EN             (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;</div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="comment">/* ISPR0[DMAUARTTX] -  */</span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3a04eb2641909b755ec968c1e1718e3"> 6494</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTTX_MSK            (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ce0c6d4886589d2d3a3d1bec1231624"> 6495</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTTX                (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e33f96311845b835201662d8b8d37ed"> 6496</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTTX_DIS            (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ea4e3dd3551cfd5463f8007731c5aaa"> 6497</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAUARTTX_EN             (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;</div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="comment">/* ISPR0[DMASPI1RX] -  */</span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadac8e64c480bd1c67a517e21180868aa"> 6500</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1RX_MSK            (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga805ee62ce0f7673ec1714196b001f91f"> 6501</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1RX                (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab48d4fd38677553d70f4bb509b34df05"> 6502</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1RX_DIS            (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8c9e9be32e7421ee754328aef677830"> 6503</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1RX_EN             (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;</div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">/* ISPR0[DMASPI1TX] -  */</span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7bcc0a6effd241b3a4f45644dfabd9e"> 6506</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1TX_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae99b14d0fdcd4faeeeadc539c6364343"> 6507</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1TX                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98a49a31180ec711d4da916b0f4c5be6"> 6508</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1TX_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0732da4da03cfa6a2c6c31bdd2bd9d30"> 6509</a></span>&#160;<span class="preprocessor">#define ISPR0_DMASPI1TX_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;</div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="comment">/* ISPR0[DMAERROR] -  */</span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ee1fa0e34366f8c2f2c68c4a5ccf3a1"> 6512</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAERROR_MSK             (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45ca91f8476deebc7667f90cb8ea81a6"> 6513</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAERROR                 (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ddb5569095243251a6cc4bc9bd689c3"> 6514</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAERROR_DIS             (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb304afa3e655276ff33b6050881a57d"> 6515</a></span>&#160;<span class="preprocessor">#define ISPR0_DMAERROR_EN              (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;</div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="comment">/* ISPR0[I2CM] -  */</span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8a065242bbaf2d01b4d084e5a3ded02"> 6518</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CM_MSK                 (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad72325b5fe18623f64569a48f497aa47"> 6519</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CM                     (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad13ea388974d743f7492b400481f98b5"> 6520</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CM_DIS                 (0x0   &lt;&lt; 20 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab707fb30c637fe213164c1deff43f15b"> 6521</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CM_EN                  (0x1   &lt;&lt; 20 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;</div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="comment">/* ISPR0[I2CS] -  */</span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e062d3f7f8ea7c6aa685fc30552085a"> 6524</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CS_MSK                 (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga983d00fd29d5a44ada0a1361f8ddeaaa"> 6525</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CS                     (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39b21af467615201d5f8e2e5ecb4aac2"> 6526</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CS_DIS                 (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9641c26f8660d478854527998da51522"> 6527</a></span>&#160;<span class="preprocessor">#define ISPR0_I2CS_EN                  (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;</div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="comment">/* ISPR0[SPI1] -  */</span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1078dbbc43968a6e39dc8a0919e191e"> 6530</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI1_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11fac11b456d78f30a3a72eef18447dd"> 6531</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI1                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga05c47a8a360ec16a8c5b404d01b501b7"> 6532</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI1_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c74891d46e3a2b3e500e1dab05de2f8"> 6533</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI1_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;</div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="comment">/* ISPR0[SPI0] -  */</span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b3a1c13b3bf0d5c57ef1c907108b617"> 6536</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI0_MSK                 (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab37c9d3680f9f7188628cfed73fafd13"> 6537</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI0                     (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d63010cdefef220e884fcb25b560ebf"> 6538</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI0_DIS                 (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd6ded2ab9d861dcf085aa38a3cf22c3"> 6539</a></span>&#160;<span class="preprocessor">#define ISPR0_SPI0_EN                  (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;</div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="comment">/* ISPR0[UART] -  */</span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f7d4f998aefb5d5696ac71a6a788c06"> 6542</a></span>&#160;<span class="preprocessor">#define ISPR0_UART_MSK                 (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7935ddb6e101172c1ade7a64292f8b8a"> 6543</a></span>&#160;<span class="preprocessor">#define ISPR0_UART                     (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a2528f5e22de41097dd5229d8b41c1d"> 6544</a></span>&#160;<span class="preprocessor">#define ISPR0_UART_DIS                 (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga322181e5d3af851b631009d14506e40b"> 6545</a></span>&#160;<span class="preprocessor">#define ISPR0_UART_EN                  (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;</div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="comment">/* ISPR0[FEE] -  */</span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2a0b9c5f68c1b3623afe3e79906bdc2"> 6548</a></span>&#160;<span class="preprocessor">#define ISPR0_FEE_MSK                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8722d2900c91e36cb439d57e5778acaf"> 6549</a></span>&#160;<span class="preprocessor">#define ISPR0_FEE                      (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f5771bd3937c751ba2de28c11c77cd5"> 6550</a></span>&#160;<span class="preprocessor">#define ISPR0_FEE_DIS                  (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55061b2ad40205e9dbbf081630ea455c"> 6551</a></span>&#160;<span class="preprocessor">#define ISPR0_FEE_EN                   (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;</div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="comment">/* ISPR0[ADC] -  */</span></div><div class="line"><a name="l06554"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga508a8cb6e3e6478189e09b9450d50aa6"> 6554</a></span>&#160;<span class="preprocessor">#define ISPR0_ADC_MSK                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cf86b0eb9ee1c3cb2f9a5bf008b3ea7"> 6555</a></span>&#160;<span class="preprocessor">#define ISPR0_ADC                      (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0bf6ba41e317d15978fda7dadaa72fca"> 6556</a></span>&#160;<span class="preprocessor">#define ISPR0_ADC_DIS                  (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga574baa86ffa4c9f0e5a7af3e419610f5"> 6557</a></span>&#160;<span class="preprocessor">#define ISPR0_ADC_EN                   (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;</div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="comment">/* ISPR0[T1] -  */</span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7679b8ef5d9a8df4496e26cff1a9214"> 6560</a></span>&#160;<span class="preprocessor">#define ISPR0_T1_MSK                   (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a2d60d13ca43247a733821f68fc5d2f"> 6561</a></span>&#160;<span class="preprocessor">#define ISPR0_T1                       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga461596ac517f250827e3118988c1d294"> 6562</a></span>&#160;<span class="preprocessor">#define ISPR0_T1_DIS                   (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ee3b9e54bdec0daab0823c9f86dcb87"> 6563</a></span>&#160;<span class="preprocessor">#define ISPR0_T1_EN                    (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;</div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="comment">/* ISPR0[T0] -  */</span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cef294a6441e316d3c9d34cd31b74a4"> 6566</a></span>&#160;<span class="preprocessor">#define ISPR0_T0_MSK                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac285b44378257cae41b06f5c8132c8f6"> 6567</a></span>&#160;<span class="preprocessor">#define ISPR0_T0                       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4395bdf64d198990ca4298ea5d3d3796"> 6568</a></span>&#160;<span class="preprocessor">#define ISPR0_T0_DIS                   (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ad50838521a3bd65301b87ba94e769f"> 6569</a></span>&#160;<span class="preprocessor">#define ISPR0_T0_EN                    (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;</div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="comment">/* ISPR0[T3] -  */</span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabd897200d3fb6f7c6039913fd480525"> 6572</a></span>&#160;<span class="preprocessor">#define ISPR0_T3_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf29112960e4888a966e9f25ab98af6a5"> 6573</a></span>&#160;<span class="preprocessor">#define ISPR0_T3                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4139452c82dcc0c35e328d6ab6ed1b40"> 6574</a></span>&#160;<span class="preprocessor">#define ISPR0_T3_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6091e2ef16d06d7347db4fff6f85550"> 6575</a></span>&#160;<span class="preprocessor">#define ISPR0_T3_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06576"></a><span class="lineno"> 6576</span>&#160;</div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;<span class="comment">/* ISPR0[EXTINT8] -  */</span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9551131da05ae16ccad8b6795831973"> 6578</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT8_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad82d67dd7f4bd032fc952fd88dcfbd38"> 6579</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT8                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e104822e82067a86d59bf155c2fd6c6"> 6580</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT8_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cf027b0a82a1f7bf0a46a9c326570c3"> 6581</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT8_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;</div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="comment">/* ISPR0[EXTINT7] -  */</span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ba679a29761f1d0971317afc1345988"> 6584</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT7_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf096a141c12d49c747f2d510551cbfbb"> 6585</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT7                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga116d253e67a3328305b5ff4dc3ffd380"> 6586</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT7_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41e23e9bfdff330f31a62b67f391c18f"> 6587</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT7_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;</div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="comment">/* ISPR0[EXTINT6] -  */</span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae93fe3036f1ff93746873ce8af5a4ccf"> 6590</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT6_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7234c4004f34b94bc75610c5657b4615"> 6591</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT6                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a61d98eaf0de2d7ced171c4b4c565fc"> 6592</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT6_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28adf3d893922f431d69d631a6b1cdb1"> 6593</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT6_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06594"></a><span class="lineno"> 6594</span>&#160;</div><div class="line"><a name="l06595"></a><span class="lineno"> 6595</span>&#160;<span class="comment">/* ISPR0[EXTINT5] -  */</span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e2ab232dba606df83f42c5a575b7b28"> 6596</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT5_MSK              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8531ea6c03b19326370bde9a384e1918"> 6597</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT5                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6a0affca7c39db0b109c7cad90317cf"> 6598</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT5_DIS              (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae27214ecab91d1f281eb0ead446c2ea0"> 6599</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT5_EN               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;</div><div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;<span class="comment">/* ISPR0[EXTINT4] -  */</span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada932e60b1b102b7e123e48da27eb6e5"> 6602</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT4_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54a84cfa817310d89cdbc52a44747f67"> 6603</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT4                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1aeea33f1e5fbd55f7c9c636799d16db"> 6604</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT4_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cf81266a2b5ec2ad297881dfed197ad"> 6605</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT4_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06606"></a><span class="lineno"> 6606</span>&#160;</div><div class="line"><a name="l06607"></a><span class="lineno"> 6607</span>&#160;<span class="comment">/* ISPR0[EXTINT3] -  */</span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga793c6920a97f64c5efb1c8d228296aeb"> 6608</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT3_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga248089852c254a99304b9eb5dd1b2a32"> 6609</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT3                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf185d716a3bdc80f97c5cfeafeef01d1"> 6610</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT3_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga896f965e4419ff6583f7c98f233b8b39"> 6611</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT3_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;</div><div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;<span class="comment">/* ISPR0[EXTINT2] -  */</span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1e1fa0b183ce747b344d931a6fa68c4"> 6614</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT2_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ae752ab66794c478cab83a8e0bff4af"> 6615</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT2                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga871f4b505fb288f4256c627baf03b3ed"> 6616</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT2_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad624e1f5808156f1ee7f639e1e97f6c8"> 6617</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT2_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06618"></a><span class="lineno"> 6618</span>&#160;</div><div class="line"><a name="l06619"></a><span class="lineno"> 6619</span>&#160;<span class="comment">/* ISPR0[EXTINT1] -  */</span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65bdb3e01c167480ff560b66d3bf79de"> 6620</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT1_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb6cadd3ce4d9ffc4bc275da32daeffa"> 6621</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT1                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6327a3eb052ef7194a4e03fda012fd85"> 6622</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT1_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4ac209a625fb944837c8410c4243837"> 6623</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT1_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;</div><div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;<span class="comment">/* ISPR0[EXTINT0] -  */</span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga903f2ac961f6ebd4fa01cd4439a62ce7"> 6626</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT0_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2fa129aafad65ad88701ce5a77b4d45"> 6627</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT0                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a94ef1bfa0db79b60a8f1cb59c790fe"> 6628</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT0_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7c28f406ae967087806728c3d37dacd"> 6629</a></span>&#160;<span class="preprocessor">#define ISPR0_EXTINT0_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06630"></a><span class="lineno"> 6630</span>&#160;</div><div class="line"><a name="l06631"></a><span class="lineno"> 6631</span>&#160;<span class="comment">/* ISPR0[T2] -  */</span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ae5e0513f0696b7c99473902b22eee1"> 6632</a></span>&#160;<span class="preprocessor">#define ISPR0_T2_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96921efd6946f1006cee3fe8d728398d"> 6633</a></span>&#160;<span class="preprocessor">#define ISPR0_T2                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c5e014171f60fd252266b053b90843d"> 6634</a></span>&#160;<span class="preprocessor">#define ISPR0_T2_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga489aa4f5df53de7d53253d4312be74c7"> 6635</a></span>&#160;<span class="preprocessor">#define ISPR0_T2_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;</div><div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160;<span class="comment">/* Reset Value for ISPR1*/</span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga711aeeb951e97654e0cc44718e036107"> 6638</a></span>&#160;<span class="preprocessor">#define ISPR1_RVAL                     0x0</span></div><div class="line"><a name="l06639"></a><span class="lineno"> 6639</span>&#160;</div><div class="line"><a name="l06640"></a><span class="lineno"> 6640</span>&#160;<span class="comment">/* ISPR1[PWM3] -  */</span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga146d2d6777a6b4abbe60ca7abeea1c95"> 6641</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM3_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4279c6d3f3eb3fff4b1f2f8953f181b1"> 6642</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM3                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18f87e37702934469e70472c52cf2270"> 6643</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM3_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga891d0311f1bcf90e30fae95c92350fc9"> 6644</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM3_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;</div><div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;<span class="comment">/* ISPR1[PWM2] -  */</span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdaddf1ec4fe57a1399994496ea1f145"> 6647</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM2_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf81713bc1ff205d6fbc4bcaa7c66b51d"> 6648</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM2                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8be25f9867e6f8bb8400e84181a086d2"> 6649</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM2_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7625f5fac1b3a73b8b0c8d7b8ff8b6d2"> 6650</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM2_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06651"></a><span class="lineno"> 6651</span>&#160;</div><div class="line"><a name="l06652"></a><span class="lineno"> 6652</span>&#160;<span class="comment">/* ISPR1[PWM1] -  */</span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga069093096e0ea2eb6ff27f199752ac79"> 6653</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM1_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58a9cca1c47260bc0f51a4865755a4fe"> 6654</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM1                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38f8c6614033970ffa75dc7528d2b6a9"> 6655</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM1_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga128153fd83bf4569e0d297c02279c26c"> 6656</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM1_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;</div><div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;<span class="comment">/* ISPR1[PWM0] -  */</span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga294d03c1c79e240793a6416538ad5501"> 6659</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM0_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa82b09d9a9d4cd7afe28a80e03a63821"> 6660</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM0                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34822f9c01661aadf373d6f66d14e10e"> 6661</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM0_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92c6fe26d68e704d3e423a656ec788d9"> 6662</a></span>&#160;<span class="preprocessor">#define ISPR1_PWM0_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06663"></a><span class="lineno"> 6663</span>&#160;</div><div class="line"><a name="l06664"></a><span class="lineno"> 6664</span>&#160;<span class="comment">/* ISPR1[PWMTRIP] -  */</span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga351b49266ea762cdbc3f0568a860dca4"> 6665</a></span>&#160;<span class="preprocessor">#define ISPR1_PWMTRIP_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb5f864647ef9e65ef1f3d7d11b88578"> 6666</a></span>&#160;<span class="preprocessor">#define ISPR1_PWMTRIP                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga109c5cf8ba0e9c9720c1f666472b846b"> 6667</a></span>&#160;<span class="preprocessor">#define ISPR1_PWMTRIP_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07ce03e332ee6f6b0c1b8a7102cffd19"> 6668</a></span>&#160;<span class="preprocessor">#define ISPR1_PWMTRIP_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;</div><div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160;<span class="comment">/* ISPR1[DMASPI0RX] -  */</span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga253ad9153d6deba237a99b047065caca"> 6671</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0RX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66c28756138c292f7eefaefee082e6fb"> 6672</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0RX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga894ffd77549633f54cc3aa82db988c8c"> 6673</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0RX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62c9011b3f0b0610f0f27e03db02ba1a"> 6674</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0RX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;</div><div class="line"><a name="l06676"></a><span class="lineno"> 6676</span>&#160;<span class="comment">/* ISPR1[DMASPI0TX] -  */</span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabafd4753a700eccf1c8b431b3aa0b676"> 6677</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0TX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4cff5add51b2a1131af797ec5b628721"> 6678</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0TX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a30640dc965ca2d435671a6680282af"> 6679</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0TX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1fdc8fa769fa0145f24fd668d3b0827"> 6680</a></span>&#160;<span class="preprocessor">#define ISPR1_DMASPI0TX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;</div><div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;<span class="comment">/* ISPR1[DMAADC] -  */</span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9f93af5aceae8d3f0626970fe5a3179"> 6683</a></span>&#160;<span class="preprocessor">#define ISPR1_DMAADC_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73d5839db801eed3184d5c9221e7b54d"> 6684</a></span>&#160;<span class="preprocessor">#define ISPR1_DMAADC                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada2e3cc38443a78b12b38049b2d691ae"> 6685</a></span>&#160;<span class="preprocessor">#define ISPR1_DMAADC_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c982cb98072a5601f5522d5b1a97169"> 6686</a></span>&#160;<span class="preprocessor">#define ISPR1_DMAADC_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;</div><div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;<span class="comment">/* Reset Value for ICPR0*/</span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0af80eb2ef043d7c365ddae4e9968e6d"> 6689</a></span>&#160;<span class="preprocessor">#define ICPR0_RVAL                     0x0</span></div><div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;</div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="comment">/* ICPR0[DMAI2CMRX] -  */</span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga434dd22f178b208c09ab8a3487f9c9c0"> 6692</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMRX_MSK            (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa08a9f2e8f59dd915fbf972e3a1a33f1"> 6693</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMRX                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1bb7cae701034e2a04b9d0c35ae23653"> 6694</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMRX_DIS            (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae98a5e1e8abe5ab3578d7012b4171622"> 6695</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMRX_EN             (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;</div><div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160;<span class="comment">/* ICPR0[DMAI2CMTX] -  */</span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85f8125df50906c6d071a9729b8353ed"> 6698</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMTX_MSK            (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0f299cc0bcb32ff074b6925d44ed239"> 6699</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMTX                (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6a1116ade25d884a2412ebad98524a9"> 6700</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMTX_DIS            (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca8430967f150f10cb8f88163e58957e"> 6701</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CMTX_EN             (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06702"></a><span class="lineno"> 6702</span>&#160;</div><div class="line"><a name="l06703"></a><span class="lineno"> 6703</span>&#160;<span class="comment">/* ICPR0[DMAI2CSRX] -  */</span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf31f0fbb4c11633854de14eec3faa2e5"> 6704</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSRX_MSK            (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f0dc6b5160a0bf2ff10b43df4a8ba4d"> 6705</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSRX                (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc2db75b27e0d8db0c427cf641da7047"> 6706</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSRX_DIS            (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ea806dd57ed279a86346151e1435947"> 6707</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSRX_EN             (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06708"></a><span class="lineno"> 6708</span>&#160;</div><div class="line"><a name="l06709"></a><span class="lineno"> 6709</span>&#160;<span class="comment">/* ICPR0[DMAI2CSTX] -  */</span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga983b4a687183cb7c12c8255485941314"> 6710</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSTX_MSK            (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8ada435f38d62af2b386eae40de6e86e"> 6711</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSTX                (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fdb234812e9e885de961cfa27d6cc83"> 6712</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSTX_DIS            (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0dd0e4d63fe85778993f7de1663f8c3"> 6713</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAI2CSTX_EN             (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;</div><div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160;<span class="comment">/* ICPR0[DMAUARTRX] -  */</span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fd8569a1bb1f8a6ee09459284e05d64"> 6716</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTRX_MSK            (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac267c967c291d583b1dbc089f9e34e3a"> 6717</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTRX                (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3177c9f1d9c01a985b25a52cf1445b2b"> 6718</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTRX_DIS            (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2bc0936c804ae584b1b5baaf3a103c4"> 6719</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTRX_EN             (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06720"></a><span class="lineno"> 6720</span>&#160;</div><div class="line"><a name="l06721"></a><span class="lineno"> 6721</span>&#160;<span class="comment">/* ICPR0[DMAUARTTX] -  */</span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94fbf97d263f228bd173dac37b8f24cd"> 6722</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTTX_MSK            (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a73ffaad46bf405b873a37f455f0956"> 6723</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTTX                (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08f1e865c8007259766a10d43a752497"> 6724</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTTX_DIS            (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06725"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3617d601c54b9d9a1212b5a2a154f43"> 6725</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAUARTTX_EN             (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06726"></a><span class="lineno"> 6726</span>&#160;</div><div class="line"><a name="l06727"></a><span class="lineno"> 6727</span>&#160;<span class="comment">/* ICPR0[DMASPI1RX] -  */</span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7996d80447fff0c5f4ea93658a127765"> 6728</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1RX_MSK            (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa49661d3951e9ee97ee971aa258cb69d"> 6729</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1RX                (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d33d1de025c74d0131b8e800f5c2b43"> 6730</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1RX_DIS            (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga236d0e33b4e5bb8c768e0acfd07c8504"> 6731</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1RX_EN             (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06732"></a><span class="lineno"> 6732</span>&#160;</div><div class="line"><a name="l06733"></a><span class="lineno"> 6733</span>&#160;<span class="comment">/* ICPR0[DMASPI1TX] -  */</span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23965676b97e299a07b6ff7bde9292b4"> 6734</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1TX_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61b78d54bd45254ac83b195ff3089303"> 6735</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1TX                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c461fb2b466bff4abd6ac1831cd1613"> 6736</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1TX_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4893e543dc0a14aa2bcbefd5f2c24182"> 6737</a></span>&#160;<span class="preprocessor">#define ICPR0_DMASPI1TX_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06738"></a><span class="lineno"> 6738</span>&#160;</div><div class="line"><a name="l06739"></a><span class="lineno"> 6739</span>&#160;<span class="comment">/* ICPR0[DMAERROR] -  */</span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45543263caac18b38b4346020dbbe8be"> 6740</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAERROR_MSK             (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35c6c4ebf354a037105678b8e707bd3f"> 6741</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAERROR                 (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad55232c652c59fa4dc62749d6c4fde7c"> 6742</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAERROR_DIS             (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48361aa9a6bd64865c8e0a2c6eaac77e"> 6743</a></span>&#160;<span class="preprocessor">#define ICPR0_DMAERROR_EN              (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06744"></a><span class="lineno"> 6744</span>&#160;</div><div class="line"><a name="l06745"></a><span class="lineno"> 6745</span>&#160;<span class="comment">/* ICPR0[I2CM] -  */</span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ce46383fa50bb3385dcd371d437068f"> 6746</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CM_MSK                 (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadeef264668c0875b59129ff3ded17309"> 6747</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CM                     (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7263b544500a590bd31c53dbbb523a6b"> 6748</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CM_DIS                 (0x0   &lt;&lt; 20 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4789cc479a57e4e539d30e1e8a688292"> 6749</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CM_EN                  (0x1   &lt;&lt; 20 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06750"></a><span class="lineno"> 6750</span>&#160;</div><div class="line"><a name="l06751"></a><span class="lineno"> 6751</span>&#160;<span class="comment">/* ICPR0[I2CS] -  */</span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdef16ed9249a2eee9b8cecd69004c9e"> 6752</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CS_MSK                 (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad242a98ec451eec6aaf8255abd9b465c"> 6753</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CS                     (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5098b29359d2c83781cec10b9f3215da"> 6754</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CS_DIS                 (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga846bf5e00016506ec9d91448071d374b"> 6755</a></span>&#160;<span class="preprocessor">#define ICPR0_I2CS_EN                  (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06756"></a><span class="lineno"> 6756</span>&#160;</div><div class="line"><a name="l06757"></a><span class="lineno"> 6757</span>&#160;<span class="comment">/* ICPR0[SPI1] -  */</span></div><div class="line"><a name="l06758"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1eb24de46e8456be3d18976443bebf18"> 6758</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI1_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06759"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5943ab090e5c89ab6272515412f4e896"> 6759</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI1                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb39dd253fa8f8a67890f64f9e47096f"> 6760</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI1_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9bd81ace31ff45039ec2627e25251b15"> 6761</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI1_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06762"></a><span class="lineno"> 6762</span>&#160;</div><div class="line"><a name="l06763"></a><span class="lineno"> 6763</span>&#160;<span class="comment">/* ICPR0[SPI0] -  */</span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga223b98574ba5426e8c2aed8a77903778"> 6764</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI0_MSK                 (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeaadeb056f280e9f335c58ee20ce9221"> 6765</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI0                     (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94c882605f6dcb053c17c3c39f248630"> 6766</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI0_DIS                 (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8bcd289bd31b0c69c1695995e270251"> 6767</a></span>&#160;<span class="preprocessor">#define ICPR0_SPI0_EN                  (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06768"></a><span class="lineno"> 6768</span>&#160;</div><div class="line"><a name="l06769"></a><span class="lineno"> 6769</span>&#160;<span class="comment">/* ICPR0[UART] -  */</span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2adb57e21a84ad78b429446338e8de52"> 6770</a></span>&#160;<span class="preprocessor">#define ICPR0_UART_MSK                 (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga405586709110514577c34abd58fff1b7"> 6771</a></span>&#160;<span class="preprocessor">#define ICPR0_UART                     (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5b624aad3166c9c10fc5441ab6c8e37"> 6772</a></span>&#160;<span class="preprocessor">#define ICPR0_UART_DIS                 (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2da1048d2b753233259df82500b0048"> 6773</a></span>&#160;<span class="preprocessor">#define ICPR0_UART_EN                  (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06774"></a><span class="lineno"> 6774</span>&#160;</div><div class="line"><a name="l06775"></a><span class="lineno"> 6775</span>&#160;<span class="comment">/* ICPR0[FEE] -  */</span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a3e182fcd41213f6d5745e0816fa0a0"> 6776</a></span>&#160;<span class="preprocessor">#define ICPR0_FEE_MSK                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95b99c58a7bede8f8982268ba92fc19d"> 6777</a></span>&#160;<span class="preprocessor">#define ICPR0_FEE                      (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga473c8d1341777cd157e61521d9d4d0ae"> 6778</a></span>&#160;<span class="preprocessor">#define ICPR0_FEE_DIS                  (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb2f8e1d038faf958843d6fcac8ebdf6"> 6779</a></span>&#160;<span class="preprocessor">#define ICPR0_FEE_EN                   (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06780"></a><span class="lineno"> 6780</span>&#160;</div><div class="line"><a name="l06781"></a><span class="lineno"> 6781</span>&#160;<span class="comment">/* ICPR0[ADC] -  */</span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89e6bee106383a77dc030a02ead9c638"> 6782</a></span>&#160;<span class="preprocessor">#define ICPR0_ADC_MSK                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8bde8986f42cf020e4f6571b4df34cfd"> 6783</a></span>&#160;<span class="preprocessor">#define ICPR0_ADC                      (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40acde95d06ca84c8534b4420054cf2d"> 6784</a></span>&#160;<span class="preprocessor">#define ICPR0_ADC_DIS                  (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad54cbc67a7604bd3bb693dc2bca779d7"> 6785</a></span>&#160;<span class="preprocessor">#define ICPR0_ADC_EN                   (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06786"></a><span class="lineno"> 6786</span>&#160;</div><div class="line"><a name="l06787"></a><span class="lineno"> 6787</span>&#160;<span class="comment">/* ICPR0[T1] -  */</span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcfac2cd641f79bfa379c1aafe0ed046"> 6788</a></span>&#160;<span class="preprocessor">#define ICPR0_T1_MSK                   (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaabf9f0fc8e8193ca5a5694f36e1899"> 6789</a></span>&#160;<span class="preprocessor">#define ICPR0_T1                       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0261ecd54dfdc61b2b58216beb4c8546"> 6790</a></span>&#160;<span class="preprocessor">#define ICPR0_T1_DIS                   (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf18e6c49f663ecf56cf5557452364d57"> 6791</a></span>&#160;<span class="preprocessor">#define ICPR0_T1_EN                    (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06792"></a><span class="lineno"> 6792</span>&#160;</div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="comment">/* ICPR0[T0] -  */</span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b3a2b77ddee54291f5913848393dc7f"> 6794</a></span>&#160;<span class="preprocessor">#define ICPR0_T0_MSK                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25db65a845e00f20eb3f8cd694801282"> 6795</a></span>&#160;<span class="preprocessor">#define ICPR0_T0                       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26e688906d5ee8afdae8aab8a31dfd40"> 6796</a></span>&#160;<span class="preprocessor">#define ICPR0_T0_DIS                   (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d91529010602e5e289734c8e04b306e"> 6797</a></span>&#160;<span class="preprocessor">#define ICPR0_T0_EN                    (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06798"></a><span class="lineno"> 6798</span>&#160;</div><div class="line"><a name="l06799"></a><span class="lineno"> 6799</span>&#160;<span class="comment">/* ICPR0[T3] -  */</span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cd902fa66e340cc5d1c23e2f6edab33"> 6800</a></span>&#160;<span class="preprocessor">#define ICPR0_T3_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca75d314b946f5b148bb59eacdc650b2"> 6801</a></span>&#160;<span class="preprocessor">#define ICPR0_T3                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e8173e7d96d583713dd518e1aff3a1d"> 6802</a></span>&#160;<span class="preprocessor">#define ICPR0_T3_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad22dde23af87f643be09d87704ff6336"> 6803</a></span>&#160;<span class="preprocessor">#define ICPR0_T3_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06804"></a><span class="lineno"> 6804</span>&#160;</div><div class="line"><a name="l06805"></a><span class="lineno"> 6805</span>&#160;<span class="comment">/* ICPR0[EXTINT8] -  */</span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39e09e8a5f6796b984b996807cf7d4b6"> 6806</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT8_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab20bbeb57c289b4cc633689578253c7c"> 6807</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT8                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab65f11b90de7709e99616af5b5f74db6"> 6808</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT8_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6962e069aa58c63ee277ef0beb23fc4a"> 6809</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT8_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06810"></a><span class="lineno"> 6810</span>&#160;</div><div class="line"><a name="l06811"></a><span class="lineno"> 6811</span>&#160;<span class="comment">/* ICPR0[EXTINT7] -  */</span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab96b39ef2c2871ba842341e9e300cb63"> 6812</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT7_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb6905acb0cd01e3cac7a4805eadef32"> 6813</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT7                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50f840c2a1c2f62a6df51f7e361fa3b4"> 6814</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT7_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5152bb6b56974cbcac123324f2a321d3"> 6815</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT7_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06816"></a><span class="lineno"> 6816</span>&#160;</div><div class="line"><a name="l06817"></a><span class="lineno"> 6817</span>&#160;<span class="comment">/* ICPR0[EXTINT6] -  */</span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga914d392c192a9e64b4c89122c0254741"> 6818</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT6_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga376d68740d4b882f0becbf5b82782153"> 6819</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT6                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4b86eb318842074635bc7e2bcf130c4"> 6820</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT6_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98734bc05ebeb96b1811a8b862f5bc2e"> 6821</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT6_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06822"></a><span class="lineno"> 6822</span>&#160;</div><div class="line"><a name="l06823"></a><span class="lineno"> 6823</span>&#160;<span class="comment">/* ICPR0[EXTINT5] -  */</span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf51de076da1c16a908a416fe617c586f"> 6824</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT5_MSK              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f8f05f462605e6555a0b5ca0ecfb725"> 6825</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT5                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78c2e9195796fbbf3315c359ee659768"> 6826</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT5_DIS              (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5054f3a919a2976323e2d962206fe855"> 6827</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT5_EN               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06828"></a><span class="lineno"> 6828</span>&#160;</div><div class="line"><a name="l06829"></a><span class="lineno"> 6829</span>&#160;<span class="comment">/* ICPR0[EXTINT4] -  */</span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa17f08ebe7c04f99bf87af628576d864"> 6830</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT4_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab824da99aa170f5b609471cef47f7fbe"> 6831</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT4                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee6dda100f0a389cf25985525ab38fec"> 6832</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT4_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga332ae7c49fdde6551f4966286ce13feb"> 6833</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT4_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06834"></a><span class="lineno"> 6834</span>&#160;</div><div class="line"><a name="l06835"></a><span class="lineno"> 6835</span>&#160;<span class="comment">/* ICPR0[EXTINT3] -  */</span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3836c8fec48e6437b9c90f9ba7fe1bf9"> 6836</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT3_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89f7a0fe30e9d3767c391943d6261dad"> 6837</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT3                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e4957f93c2c96f1e31ec3a23f84afcc"> 6838</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT3_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac107e5c0b7afacd27dac9144beec623c"> 6839</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT3_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06840"></a><span class="lineno"> 6840</span>&#160;</div><div class="line"><a name="l06841"></a><span class="lineno"> 6841</span>&#160;<span class="comment">/* ICPR0[EXTINT2] -  */</span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga278dd5c4145415ee1511352a6c62daa2"> 6842</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT2_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25e4a048ce6a3e71aaaa33b2be0ac664"> 6843</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT2                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46f573e0a67b7019347900daf5b77d84"> 6844</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT2_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ec52a3b688ee6147c1a6dc780314468"> 6845</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT2_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06846"></a><span class="lineno"> 6846</span>&#160;</div><div class="line"><a name="l06847"></a><span class="lineno"> 6847</span>&#160;<span class="comment">/* ICPR0[EXTINT1] -  */</span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48700ce89db3ec06c330044876611f98"> 6848</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT1_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9576c1b44ab4400baf518b78877babe7"> 6849</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT1                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf43f5f72d6e2a6b937105638649ae6f6"> 6850</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT1_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga330d3bdc6b78bf75187159c8764591ac"> 6851</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT1_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06852"></a><span class="lineno"> 6852</span>&#160;</div><div class="line"><a name="l06853"></a><span class="lineno"> 6853</span>&#160;<span class="comment">/* ICPR0[EXTINT0] -  */</span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7073130148fd59c4051889418a544fb8"> 6854</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT0_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab872b936ab09e1049811808c4ebfead2"> 6855</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT0                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78ac304382b1b3a07c2967607d469f37"> 6856</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT0_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd3d9f59f2474fd0eb904f1bcef158a3"> 6857</a></span>&#160;<span class="preprocessor">#define ICPR0_EXTINT0_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06858"></a><span class="lineno"> 6858</span>&#160;</div><div class="line"><a name="l06859"></a><span class="lineno"> 6859</span>&#160;<span class="comment">/* ICPR0[T2] -  */</span></div><div class="line"><a name="l06860"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff3fe10ae427c2954543286c550db14d"> 6860</a></span>&#160;<span class="preprocessor">#define ICPR0_T2_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafed4520055d8154b8eb1ccc259298b9b"> 6861</a></span>&#160;<span class="preprocessor">#define ICPR0_T2                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc346076b8000e4cd0e4dfde6964b503"> 6862</a></span>&#160;<span class="preprocessor">#define ICPR0_T2_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga144b69be64f9ab53da07441a8a6b5152"> 6863</a></span>&#160;<span class="preprocessor">#define ICPR0_T2_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06864"></a><span class="lineno"> 6864</span>&#160;</div><div class="line"><a name="l06865"></a><span class="lineno"> 6865</span>&#160;<span class="comment">/* Reset Value for ICPR1*/</span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacca71551149512c4046c48d03cbd047f"> 6866</a></span>&#160;<span class="preprocessor">#define ICPR1_RVAL                     0x0</span></div><div class="line"><a name="l06867"></a><span class="lineno"> 6867</span>&#160;</div><div class="line"><a name="l06868"></a><span class="lineno"> 6868</span>&#160;<span class="comment">/* ICPR1[PWM3] -  */</span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d1637ddb14e31281bcd94f7033fa1e1"> 6869</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM3_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06717120de34b1399d744fe444ddb84d"> 6870</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM3                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5bec0999ed8224f98b7f4b951d542f2"> 6871</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM3_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0b54d307713125e0480045c15a1f1f7"> 6872</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM3_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06873"></a><span class="lineno"> 6873</span>&#160;</div><div class="line"><a name="l06874"></a><span class="lineno"> 6874</span>&#160;<span class="comment">/* ICPR1[PWM2] -  */</span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6b3c97200c7268e814a7d4c20fe948e3"> 6875</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM2_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga184c067502608b05e6ca27dd5ecef82d"> 6876</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM2                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d3b9b20950d83e1a0fdc2cf0c22c650"> 6877</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM2_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52666988df02d89daeeb39c75289d251"> 6878</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM2_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06879"></a><span class="lineno"> 6879</span>&#160;</div><div class="line"><a name="l06880"></a><span class="lineno"> 6880</span>&#160;<span class="comment">/* ICPR1[PWM1] -  */</span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6ae9455fc4d2745b8f2a2ac1c523349"> 6881</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM1_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa351686e4025d6bcb2a8786bb1351336"> 6882</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM1                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7569cf5ac0c2593dbee77ef993555db8"> 6883</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM1_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa614ffc534cf1d34f2259d8c5e6a02cb"> 6884</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM1_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06885"></a><span class="lineno"> 6885</span>&#160;</div><div class="line"><a name="l06886"></a><span class="lineno"> 6886</span>&#160;<span class="comment">/* ICPR1[PWM0] -  */</span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49189a8579fc62fbb80357f8de66a87d"> 6887</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM0_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2d5124c10a0e6da98abdd7cbcb80688"> 6888</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM0                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7be0294057d0ca1ec021179736a5646"> 6889</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM0_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf29d0cf783f2b6dd2163b1d380f8c2a7"> 6890</a></span>&#160;<span class="preprocessor">#define ICPR1_PWM0_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06891"></a><span class="lineno"> 6891</span>&#160;</div><div class="line"><a name="l06892"></a><span class="lineno"> 6892</span>&#160;<span class="comment">/* ICPR1[PWMTRIP] -  */</span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2ce4b2fdc094c07d667e79fc4846451"> 6893</a></span>&#160;<span class="preprocessor">#define ICPR1_PWMTRIP_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06894"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa939dde876cb30e685ba1dc584c7811d"> 6894</a></span>&#160;<span class="preprocessor">#define ICPR1_PWMTRIP                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l06895"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeecddfa5f3dcdb0e3dbee6ae183a788d"> 6895</a></span>&#160;<span class="preprocessor">#define ICPR1_PWMTRIP_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8050e4fa463ca0f710b5864b4f135eb"> 6896</a></span>&#160;<span class="preprocessor">#define ICPR1_PWMTRIP_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06897"></a><span class="lineno"> 6897</span>&#160;</div><div class="line"><a name="l06898"></a><span class="lineno"> 6898</span>&#160;<span class="comment">/* ICPR1[DMASPI0RX] -  */</span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55d1ce7daff2c63da8ea48fa3e058452"> 6899</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0RX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe516d92893733c2988741e8e9d449b5"> 6900</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0RX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga656fade7b9b68f601b0292ec4105d131"> 6901</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0RX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga545b4199f0c7a883570b0d7e25d9ece7"> 6902</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0RX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06903"></a><span class="lineno"> 6903</span>&#160;</div><div class="line"><a name="l06904"></a><span class="lineno"> 6904</span>&#160;<span class="comment">/* ICPR1[DMASPI0TX] -  */</span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5bb3dea35f8427837e39d0bfdc189c39"> 6905</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0TX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa154d6c1f64e9d0845bf9ad98d9b78c8"> 6906</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0TX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9df5687ce0e66e40f47cda01c29ea2e"> 6907</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0TX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6dca366008c1cf25836f26127e54f34"> 6908</a></span>&#160;<span class="preprocessor">#define ICPR1_DMASPI0TX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06909"></a><span class="lineno"> 6909</span>&#160;</div><div class="line"><a name="l06910"></a><span class="lineno"> 6910</span>&#160;<span class="comment">/* ICPR1[DMAADC] -  */</span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga28988b917ab40d216134a078b14ba831"> 6911</a></span>&#160;<span class="preprocessor">#define ICPR1_DMAADC_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab17e22c8e5264c6c56d7f6d95f83c5e7"> 6912</a></span>&#160;<span class="preprocessor">#define ICPR1_DMAADC                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8394d991544d356afa5d46112aa06d55"> 6913</a></span>&#160;<span class="preprocessor">#define ICPR1_DMAADC_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bdb6a3ed0e6522a00b9c094ff6a0ecb"> 6914</a></span>&#160;<span class="preprocessor">#define ICPR1_DMAADC_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06915"></a><span class="lineno"> 6915</span>&#160;</div><div class="line"><a name="l06916"></a><span class="lineno"> 6916</span>&#160;<span class="comment">/* Reset Value for IABR0*/</span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga949af5b2fd26be65fd7cb59d20964d8a"> 6917</a></span>&#160;<span class="preprocessor">#define IABR0_RVAL                     0x0</span></div><div class="line"><a name="l06918"></a><span class="lineno"> 6918</span>&#160;</div><div class="line"><a name="l06919"></a><span class="lineno"> 6919</span>&#160;<span class="comment">/* IABR0[DMAI2CMRX] -  */</span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga605deb4ed77cad50e77794cf94e1f1d0"> 6920</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMRX_MSK            (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9719cd534c2728ee433b77fbfd7a502"> 6921</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMRX                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2f5eb70f97470b62545fe12f025d5c5"> 6922</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMRX_DIS            (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacabd613b63257ce1be80a67e48480608"> 6923</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMRX_EN             (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06924"></a><span class="lineno"> 6924</span>&#160;</div><div class="line"><a name="l06925"></a><span class="lineno"> 6925</span>&#160;<span class="comment">/* IABR0[DMAI2CMTX] -  */</span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dcf6086a5875231305fd1670e37c130"> 6926</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMTX_MSK            (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d0c619f92176e36fc1980137d49429e"> 6927</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMTX                (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l06928"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga081a17ffbe73173b438a35c9108b8ec4"> 6928</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMTX_DIS            (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2913a911ea9dbeb93a03520c046e46c5"> 6929</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CMTX_EN             (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06930"></a><span class="lineno"> 6930</span>&#160;</div><div class="line"><a name="l06931"></a><span class="lineno"> 6931</span>&#160;<span class="comment">/* IABR0[DMAI2CSRX] -  */</span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06e070e26ca8e294519918e01062f327"> 6932</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSRX_MSK            (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4899603f371aa5222cde31391d9c50e"> 6933</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSRX                (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa34bec4dfca32851ec0f19f07f6b1af0"> 6934</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSRX_DIS            (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga867459763ade11d30a8b73377235b535"> 6935</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSRX_EN             (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06936"></a><span class="lineno"> 6936</span>&#160;</div><div class="line"><a name="l06937"></a><span class="lineno"> 6937</span>&#160;<span class="comment">/* IABR0[DMAI2CSTX] -  */</span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dd97126bb0f41a8394f9c46f35f7c5c"> 6938</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSTX_MSK            (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa22d7841a2ed38d12c2a25555e0bfe17"> 6939</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSTX                (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a8cfd13637caf918f746139040d7e23"> 6940</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSTX_DIS            (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5463e2b79f194fc319c8ba6c91be995"> 6941</a></span>&#160;<span class="preprocessor">#define IABR0_DMAI2CSTX_EN             (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06942"></a><span class="lineno"> 6942</span>&#160;</div><div class="line"><a name="l06943"></a><span class="lineno"> 6943</span>&#160;<span class="comment">/* IABR0[DMAUARTRX] -  */</span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39a9d84c61aebb413694197e3108dbed"> 6944</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTRX_MSK            (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7822a02d87414fb2b13ece02e75aaf72"> 6945</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTRX                (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91ad02a4f8330aca45ac055dc4b91c6f"> 6946</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTRX_DIS            (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga01149677c24963556b24b4e9520842f0"> 6947</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTRX_EN             (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06948"></a><span class="lineno"> 6948</span>&#160;</div><div class="line"><a name="l06949"></a><span class="lineno"> 6949</span>&#160;<span class="comment">/* IABR0[DMAUARTTX] -  */</span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20ac8283c4fd2bbe8949a3924ee24c2e"> 6950</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTTX_MSK            (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga696882efe2cba3c722a419267f8de95f"> 6951</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTTX                (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17b769dea6c22171e6dfee06ae5ae987"> 6952</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTTX_DIS            (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga546cbe36337a59f56269b7fad25aec2f"> 6953</a></span>&#160;<span class="preprocessor">#define IABR0_DMAUARTTX_EN             (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06954"></a><span class="lineno"> 6954</span>&#160;</div><div class="line"><a name="l06955"></a><span class="lineno"> 6955</span>&#160;<span class="comment">/* IABR0[DMASPI1RX] -  */</span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga606b0702c79e7575974f43c85c18629b"> 6956</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1RX_MSK            (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21d0bb5801f13ac64e28cde77af4ded8"> 6957</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1RX                (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6aca432ed31c8ee556bb2e636bbcf31d"> 6958</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1RX_DIS            (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga094c6ecc321583c0a3bf7cee4a30a2fe"> 6959</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1RX_EN             (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06960"></a><span class="lineno"> 6960</span>&#160;</div><div class="line"><a name="l06961"></a><span class="lineno"> 6961</span>&#160;<span class="comment">/* IABR0[DMASPI1TX] -  */</span></div><div class="line"><a name="l06962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5ceaf4f7f9b85db5d432fbfa98060cf"> 6962</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1TX_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf12d36d0a421497698572b5ef65e0f4"> 6963</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1TX                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad30a89b1389a9b09fd958db570af7c6d"> 6964</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1TX_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga439db0929663739230c7ee9199aa6b11"> 6965</a></span>&#160;<span class="preprocessor">#define IABR0_DMASPI1TX_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06966"></a><span class="lineno"> 6966</span>&#160;</div><div class="line"><a name="l06967"></a><span class="lineno"> 6967</span>&#160;<span class="comment">/* IABR0[DMAERROR] -  */</span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58e1ba4657a3edc3286a57ec998ada0d"> 6968</a></span>&#160;<span class="preprocessor">#define IABR0_DMAERROR_MSK             (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaebf303a0aa609c8668a20a30e7b2250f"> 6969</a></span>&#160;<span class="preprocessor">#define IABR0_DMAERROR                 (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac417f2af14651cf27d98c05716350573"> 6970</a></span>&#160;<span class="preprocessor">#define IABR0_DMAERROR_DIS             (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30f1bff54a7ad33728011ebdee4bdbd1"> 6971</a></span>&#160;<span class="preprocessor">#define IABR0_DMAERROR_EN              (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06972"></a><span class="lineno"> 6972</span>&#160;</div><div class="line"><a name="l06973"></a><span class="lineno"> 6973</span>&#160;<span class="comment">/* IABR0[I2CM] -  */</span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4e7126e12c64e706ec6099dbdc40c95"> 6974</a></span>&#160;<span class="preprocessor">#define IABR0_I2CM_MSK                 (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa46d6e43ed392750d33da2794fb9d301"> 6975</a></span>&#160;<span class="preprocessor">#define IABR0_I2CM                     (0x1   &lt;&lt; 20 )</span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8886f9b87f0531cf8e7c6de4d664cb4"> 6976</a></span>&#160;<span class="preprocessor">#define IABR0_I2CM_DIS                 (0x0   &lt;&lt; 20 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8eb486ce6f2b15e852c5497d88fa442e"> 6977</a></span>&#160;<span class="preprocessor">#define IABR0_I2CM_EN                  (0x1   &lt;&lt; 20 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06978"></a><span class="lineno"> 6978</span>&#160;</div><div class="line"><a name="l06979"></a><span class="lineno"> 6979</span>&#160;<span class="comment">/* IABR0[I2CS] -  */</span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26d4661e2da5f865638bc6173e7211d1"> 6980</a></span>&#160;<span class="preprocessor">#define IABR0_I2CS_MSK                 (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f20f400aceb5b13be4c08edb2684601"> 6981</a></span>&#160;<span class="preprocessor">#define IABR0_I2CS                     (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8412b097b3a26c996b533d3b83460e90"> 6982</a></span>&#160;<span class="preprocessor">#define IABR0_I2CS_DIS                 (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2177d494257e2a294122969e70b6989c"> 6983</a></span>&#160;<span class="preprocessor">#define IABR0_I2CS_EN                  (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06984"></a><span class="lineno"> 6984</span>&#160;</div><div class="line"><a name="l06985"></a><span class="lineno"> 6985</span>&#160;<span class="comment">/* IABR0[SPI1] -  */</span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8278678054550645fc779960768af65b"> 6986</a></span>&#160;<span class="preprocessor">#define IABR0_SPI1_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0e6c9af3fce317059b936e2b6783eb4"> 6987</a></span>&#160;<span class="preprocessor">#define IABR0_SPI1                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96cf3279bd1511ceed994430c655bddf"> 6988</a></span>&#160;<span class="preprocessor">#define IABR0_SPI1_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9450229819f66e1dbb1af414d2163307"> 6989</a></span>&#160;<span class="preprocessor">#define IABR0_SPI1_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06990"></a><span class="lineno"> 6990</span>&#160;</div><div class="line"><a name="l06991"></a><span class="lineno"> 6991</span>&#160;<span class="comment">/* IABR0[SPI0] -  */</span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa3d7f4a4ccfbd163f13c8dfb4f648e4"> 6992</a></span>&#160;<span class="preprocessor">#define IABR0_SPI0_MSK                 (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2905592c5b994c76bdafae86e042685"> 6993</a></span>&#160;<span class="preprocessor">#define IABR0_SPI0                     (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73afbfb8c9a7efe279bb5ee2bae0e9e2"> 6994</a></span>&#160;<span class="preprocessor">#define IABR0_SPI0_DIS                 (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5403356f346dae70ad86b19f92bd9c5a"> 6995</a></span>&#160;<span class="preprocessor">#define IABR0_SPI0_EN                  (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l06996"></a><span class="lineno"> 6996</span>&#160;</div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="comment">/* IABR0[UART] -  */</span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fa668cd9e5aba562e3c19c3dcc20481"> 6998</a></span>&#160;<span class="preprocessor">#define IABR0_UART_MSK                 (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c109bcfe2c2e5f57f21b9b8465b18cf"> 6999</a></span>&#160;<span class="preprocessor">#define IABR0_UART                     (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab4a7a460cddf571b60e6ae3896ba35"> 7000</a></span>&#160;<span class="preprocessor">#define IABR0_UART_DIS                 (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9696da020f98a325da5fbd7b293b3658"> 7001</a></span>&#160;<span class="preprocessor">#define IABR0_UART_EN                  (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07002"></a><span class="lineno"> 7002</span>&#160;</div><div class="line"><a name="l07003"></a><span class="lineno"> 7003</span>&#160;<span class="comment">/* IABR0[FEE] -  */</span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1552e5e32dea2ac27963e084337e685b"> 7004</a></span>&#160;<span class="preprocessor">#define IABR0_FEE_MSK                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga16bd583f3822d60353ca3c2d1da3402c"> 7005</a></span>&#160;<span class="preprocessor">#define IABR0_FEE                      (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga300bcbc3850d87075b64a54efdbbb42e"> 7006</a></span>&#160;<span class="preprocessor">#define IABR0_FEE_DIS                  (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd2580a0066e47ed221c7c396dc2ae0b"> 7007</a></span>&#160;<span class="preprocessor">#define IABR0_FEE_EN                   (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07008"></a><span class="lineno"> 7008</span>&#160;</div><div class="line"><a name="l07009"></a><span class="lineno"> 7009</span>&#160;<span class="comment">/* IABR0[ADC] -  */</span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dcf30890a73d1ea4d0797ec7b47968e"> 7010</a></span>&#160;<span class="preprocessor">#define IABR0_ADC_MSK                  (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2490c7f166c1b05103271570d74b42e8"> 7011</a></span>&#160;<span class="preprocessor">#define IABR0_ADC                      (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59b332c1b438e3d6b9aaab56544a260b"> 7012</a></span>&#160;<span class="preprocessor">#define IABR0_ADC_DIS                  (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a705b9d26616d23e7e5d96722bbb2c3"> 7013</a></span>&#160;<span class="preprocessor">#define IABR0_ADC_EN                   (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07014"></a><span class="lineno"> 7014</span>&#160;</div><div class="line"><a name="l07015"></a><span class="lineno"> 7015</span>&#160;<span class="comment">/* IABR0[T1] -  */</span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06d4f396c7e9de0127c00403a3a9346b"> 7016</a></span>&#160;<span class="preprocessor">#define IABR0_T1_MSK                   (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e504a4517090ac7c5916a2d2e95eea9"> 7017</a></span>&#160;<span class="preprocessor">#define IABR0_T1                       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48ebf812b78db3a468f1200ef90eba07"> 7018</a></span>&#160;<span class="preprocessor">#define IABR0_T1_DIS                   (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76f30723d66482357b92b8cb14910039"> 7019</a></span>&#160;<span class="preprocessor">#define IABR0_T1_EN                    (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07020"></a><span class="lineno"> 7020</span>&#160;</div><div class="line"><a name="l07021"></a><span class="lineno"> 7021</span>&#160;<span class="comment">/* IABR0[T0] -  */</span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4651a9d1e7c891dd084814bab6d8d4d4"> 7022</a></span>&#160;<span class="preprocessor">#define IABR0_T0_MSK                   (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73be0fe502d2f060e479746ff90549ad"> 7023</a></span>&#160;<span class="preprocessor">#define IABR0_T0                       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabd22b4ef5f59a58d92eee7475b45e80"> 7024</a></span>&#160;<span class="preprocessor">#define IABR0_T0_DIS                   (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3116f19a52855ab79a8fd7fdc3892c0b"> 7025</a></span>&#160;<span class="preprocessor">#define IABR0_T0_EN                    (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07026"></a><span class="lineno"> 7026</span>&#160;</div><div class="line"><a name="l07027"></a><span class="lineno"> 7027</span>&#160;<span class="comment">/* IABR0[T3] -  */</span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1080b1032dd8150b90a3fafe446aa8b"> 7028</a></span>&#160;<span class="preprocessor">#define IABR0_T3_MSK                   (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc8c8ccef9a13471a7dd1dd4e1126883"> 7029</a></span>&#160;<span class="preprocessor">#define IABR0_T3                       (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07030"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e39af273e43ad02b0317ed11622bec2"> 7030</a></span>&#160;<span class="preprocessor">#define IABR0_T3_DIS                   (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07031"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefc722ffac729d565cd9245bafa3fc21"> 7031</a></span>&#160;<span class="preprocessor">#define IABR0_T3_EN                    (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07032"></a><span class="lineno"> 7032</span>&#160;</div><div class="line"><a name="l07033"></a><span class="lineno"> 7033</span>&#160;<span class="comment">/* IABR0[EXTINT8] -  */</span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga299307b40558f09b4af96590c8942eba"> 7034</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT8_MSK              (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23a936ad427eb980a842696626db1081"> 7035</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT8                  (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae456fdc51ac21df60ee65e26f9ab6994"> 7036</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT8_DIS              (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5906d8d1876f8dfe4f5805329e0d9204"> 7037</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT8_EN               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07038"></a><span class="lineno"> 7038</span>&#160;</div><div class="line"><a name="l07039"></a><span class="lineno"> 7039</span>&#160;<span class="comment">/* IABR0[EXTINT7] -  */</span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5ce0d17848a5982d9b4b583a83d0923"> 7040</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT7_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd4012a13396fdd697320951f4d8c31b"> 7041</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT7                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacefd806eadb5d7f97fcc474edf3c6133"> 7042</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT7_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga873b302a2edc1e15821fa6d2d188d34f"> 7043</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT7_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07044"></a><span class="lineno"> 7044</span>&#160;</div><div class="line"><a name="l07045"></a><span class="lineno"> 7045</span>&#160;<span class="comment">/* IABR0[EXTINT6] -  */</span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac97805e6d883dfe9101773341719f5fd"> 7046</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT6_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7f5c77e20230cd9ef0d29085a7c8b51"> 7047</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT6                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0d2a40431d0dab474e10402d7e5b7ed"> 7048</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT6_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55876179f7aee075b228ca2118f923a9"> 7049</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT6_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07050"></a><span class="lineno"> 7050</span>&#160;</div><div class="line"><a name="l07051"></a><span class="lineno"> 7051</span>&#160;<span class="comment">/* IABR0[EXTINT5] -  */</span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacee5f6ead8144e3add634d2d2db354aa"> 7052</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT5_MSK              (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4af1a437e612b629f3331c47ac0d793"> 7053</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT5                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d24ea561b1a27ff9744076be5e05df0"> 7054</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT5_DIS              (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9c202d6bd72adf83bf445b0850e0f9f"> 7055</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT5_EN               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07056"></a><span class="lineno"> 7056</span>&#160;</div><div class="line"><a name="l07057"></a><span class="lineno"> 7057</span>&#160;<span class="comment">/* IABR0[EXTINT4] -  */</span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34e908c2ca9729da36cd2b6fbc37152b"> 7058</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT4_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b7781c732613c4f0d21f0b551135c5c"> 7059</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT4                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c80f5d1676be4f2d486a28e03bc59e7"> 7060</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT4_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae73e4647844dcad96dd5ef2e737aa963"> 7061</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT4_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07062"></a><span class="lineno"> 7062</span>&#160;</div><div class="line"><a name="l07063"></a><span class="lineno"> 7063</span>&#160;<span class="comment">/* IABR0[EXTINT3] -  */</span></div><div class="line"><a name="l07064"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac370b3aa733a6432a2230bc504187441"> 7064</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT3_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07065"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c9ffebe712d7373e87d529390019e04"> 7065</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT3                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga328744b3bd181eb87375492ef6a17ce2"> 7066</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT3_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7244bf5407abae96aed45c63f762a9ea"> 7067</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT3_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07068"></a><span class="lineno"> 7068</span>&#160;</div><div class="line"><a name="l07069"></a><span class="lineno"> 7069</span>&#160;<span class="comment">/* IABR0[EXTINT2] -  */</span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga833d898ddc0709fc7b437b0aaf5cae4b"> 7070</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT2_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee5c84849b0689bc51742ef04a297689"> 7071</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT2                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21b4782c64804cce1cf367c0c7495813"> 7072</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT2_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3d085955cae190046726fe0a5352973"> 7073</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT2_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07074"></a><span class="lineno"> 7074</span>&#160;</div><div class="line"><a name="l07075"></a><span class="lineno"> 7075</span>&#160;<span class="comment">/* IABR0[EXTINT1] -  */</span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3876d4126a22eb80574768180452b029"> 7076</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT1_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7988e22ccee300c496b12a96862b310"> 7077</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT1                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabaa4403d8330b01413761f249b989b9b"> 7078</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT1_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac88435c6348a452a9976e7ad7da0f508"> 7079</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT1_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07080"></a><span class="lineno"> 7080</span>&#160;</div><div class="line"><a name="l07081"></a><span class="lineno"> 7081</span>&#160;<span class="comment">/* IABR0[EXTINT0] -  */</span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd20ed366baf4b9bc4791745d70af301"> 7082</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT0_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga580b7011e51f7b57be8e7eda33f51191"> 7083</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT0                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22868e3c76984714c56f4145de70fd43"> 7084</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT0_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c6df16cee40ee03987b2e7f4c876523"> 7085</a></span>&#160;<span class="preprocessor">#define IABR0_EXTINT0_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07086"></a><span class="lineno"> 7086</span>&#160;</div><div class="line"><a name="l07087"></a><span class="lineno"> 7087</span>&#160;<span class="comment">/* IABR0[T2] -  */</span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6143292901fbd9137945a86ce3d4250"> 7088</a></span>&#160;<span class="preprocessor">#define IABR0_T2_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0d33797e90f1154f7cbdd4bea7a7674"> 7089</a></span>&#160;<span class="preprocessor">#define IABR0_T2                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga70548f7254a4577bd704613e7646d1d9"> 7090</a></span>&#160;<span class="preprocessor">#define IABR0_T2_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace1b482dd411365da3bb873e7bb352bb"> 7091</a></span>&#160;<span class="preprocessor">#define IABR0_T2_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07092"></a><span class="lineno"> 7092</span>&#160;</div><div class="line"><a name="l07093"></a><span class="lineno"> 7093</span>&#160;<span class="comment">/* Reset Value for IABR1*/</span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c280d05959c906f0a4c9c4f7aa07569"> 7094</a></span>&#160;<span class="preprocessor">#define IABR1_RVAL                     0x0</span></div><div class="line"><a name="l07095"></a><span class="lineno"> 7095</span>&#160;</div><div class="line"><a name="l07096"></a><span class="lineno"> 7096</span>&#160;<span class="comment">/* IABR1[PWM3] -  */</span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5e5846a2fe3ca2f416686c2bd5d4f02"> 7097</a></span>&#160;<span class="preprocessor">#define IABR1_PWM3_MSK                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c846621e6b4769a05a53d4e03aa1df8"> 7098</a></span>&#160;<span class="preprocessor">#define IABR1_PWM3                     (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07099"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d4561df3f899388d2d95c71affb6fa7"> 7099</a></span>&#160;<span class="preprocessor">#define IABR1_PWM3_DIS                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48d319203a06e38190a265b729c6a1ca"> 7100</a></span>&#160;<span class="preprocessor">#define IABR1_PWM3_EN                  (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07101"></a><span class="lineno"> 7101</span>&#160;</div><div class="line"><a name="l07102"></a><span class="lineno"> 7102</span>&#160;<span class="comment">/* IABR1[PWM2] -  */</span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b4ac76859f025b0c62fb98a2a0c8673"> 7103</a></span>&#160;<span class="preprocessor">#define IABR1_PWM2_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga266a2f676bcefd19849cac691ace3f24"> 7104</a></span>&#160;<span class="preprocessor">#define IABR1_PWM2                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b8735706425249c91781ea42f13d703"> 7105</a></span>&#160;<span class="preprocessor">#define IABR1_PWM2_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7515a03ead86f6300eb7c7a73762296"> 7106</a></span>&#160;<span class="preprocessor">#define IABR1_PWM2_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07107"></a><span class="lineno"> 7107</span>&#160;</div><div class="line"><a name="l07108"></a><span class="lineno"> 7108</span>&#160;<span class="comment">/* IABR1[PWM1] -  */</span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47eb394045b8fe45f066a7739c9b3e34"> 7109</a></span>&#160;<span class="preprocessor">#define IABR1_PWM1_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae6fd22233dd1b4eed02175d033e5e3e8"> 7110</a></span>&#160;<span class="preprocessor">#define IABR1_PWM1                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20fed8782c73404c18797679f08652d7"> 7111</a></span>&#160;<span class="preprocessor">#define IABR1_PWM1_DIS                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae4f125ea5467ebf4b280582cf11d4310"> 7112</a></span>&#160;<span class="preprocessor">#define IABR1_PWM1_EN                  (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07113"></a><span class="lineno"> 7113</span>&#160;</div><div class="line"><a name="l07114"></a><span class="lineno"> 7114</span>&#160;<span class="comment">/* IABR1[PWM0] -  */</span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f3c758f31fddafb889c793b194b0c2f"> 7115</a></span>&#160;<span class="preprocessor">#define IABR1_PWM0_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39e4204fc4354edfb6ff7c07187b2bce"> 7116</a></span>&#160;<span class="preprocessor">#define IABR1_PWM0                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga326bf3c4700a3c5c4ed2336b5d0ef3d3"> 7117</a></span>&#160;<span class="preprocessor">#define IABR1_PWM0_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b72e7c5f874cc99b66392f8e456fdc2"> 7118</a></span>&#160;<span class="preprocessor">#define IABR1_PWM0_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07119"></a><span class="lineno"> 7119</span>&#160;</div><div class="line"><a name="l07120"></a><span class="lineno"> 7120</span>&#160;<span class="comment">/* IABR1[PWMTRIP] -  */</span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a312c17b33f32aa6b5473575c4afd87"> 7121</a></span>&#160;<span class="preprocessor">#define IABR1_PWMTRIP_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03eacb3b76a5d82cac6a37608f6ea3b9"> 7122</a></span>&#160;<span class="preprocessor">#define IABR1_PWMTRIP                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7e5cdde387e3371e41308889c77114f"> 7123</a></span>&#160;<span class="preprocessor">#define IABR1_PWMTRIP_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf45b3d720629b341485de5746e306d1f"> 7124</a></span>&#160;<span class="preprocessor">#define IABR1_PWMTRIP_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07125"></a><span class="lineno"> 7125</span>&#160;</div><div class="line"><a name="l07126"></a><span class="lineno"> 7126</span>&#160;<span class="comment">/* IABR1[DMASPI0RX] -  */</span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6285f69da4ef7a17ccc15473104cea05"> 7127</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0RX_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdee8fc986bccdee7502e94374e51c36"> 7128</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0RX                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb19c2258324b6d43c45a192785a096d"> 7129</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0RX_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34ea25ec9c8ca4baae83db98c5be4254"> 7130</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0RX_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07131"></a><span class="lineno"> 7131</span>&#160;</div><div class="line"><a name="l07132"></a><span class="lineno"> 7132</span>&#160;<span class="comment">/* IABR1[DMASPI0TX] -  */</span></div><div class="line"><a name="l07133"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3ae8be95d4d0b91b9f7766ac612b76f"> 7133</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0TX_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddf4bd5b905f279d6f0a9d82daef672d"> 7134</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0TX                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5546aa3f43fb3968ae0b9d5de7b5c9d9"> 7135</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0TX_DIS            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga781bbd5438e4a98da9009e3f55ee0839"> 7136</a></span>&#160;<span class="preprocessor">#define IABR1_DMASPI0TX_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07137"></a><span class="lineno"> 7137</span>&#160;</div><div class="line"><a name="l07138"></a><span class="lineno"> 7138</span>&#160;<span class="comment">/* IABR1[DMAADC] -  */</span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c1a8153875523eb07a9fbb141cc24ba"> 7139</a></span>&#160;<span class="preprocessor">#define IABR1_DMAADC_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5a615a4a3479de16a10e3f669371e41"> 7140</a></span>&#160;<span class="preprocessor">#define IABR1_DMAADC                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga956037efa1947c88055a6c63efa8484a"> 7141</a></span>&#160;<span class="preprocessor">#define IABR1_DMAADC_DIS               (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f0745b34bde42f64dd7ed179b1b4db1"> 7142</a></span>&#160;<span class="preprocessor">#define IABR1_DMAADC_EN                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07143"></a><span class="lineno"> 7143</span>&#160;</div><div class="line"><a name="l07144"></a><span class="lineno"> 7144</span>&#160;<span class="comment">/* Reset Value for IPR0*/</span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22defaea67147a7cfa744ece4fc3c840"> 7145</a></span>&#160;<span class="preprocessor">#define IPR0_RVAL                      0x0</span></div><div class="line"><a name="l07146"></a><span class="lineno"> 7146</span>&#160;</div><div class="line"><a name="l07147"></a><span class="lineno"> 7147</span>&#160;<span class="comment">/* IPR0[EXTINT2] -  */</span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5562b29bc9d5cc4a8f7c2369ef4a11d"> 7148</a></span>&#160;<span class="preprocessor">#define IPR0_EXTINT2_MSK               (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07149"></a><span class="lineno"> 7149</span>&#160;</div><div class="line"><a name="l07150"></a><span class="lineno"> 7150</span>&#160;<span class="comment">/* IPR0[EXTINT1] -  */</span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2a1faa3bdec8ba74117a5aced453ddb"> 7151</a></span>&#160;<span class="preprocessor">#define IPR0_EXTINT1_MSK               (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07152"></a><span class="lineno"> 7152</span>&#160;</div><div class="line"><a name="l07153"></a><span class="lineno"> 7153</span>&#160;<span class="comment">/* IPR0[EXTINT0] - Priority of interrupt number 1 */</span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc894e4aad1c964c56e434ce0995ae1c"> 7154</a></span>&#160;<span class="preprocessor">#define IPR0_EXTINT0_MSK               (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07155"></a><span class="lineno"> 7155</span>&#160;</div><div class="line"><a name="l07156"></a><span class="lineno"> 7156</span>&#160;<span class="comment">/* IPR0[T2] - Priority of interrupt number 0 */</span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga091f4ac2e975eab689cc8c19ccb1ff80"> 7157</a></span>&#160;<span class="preprocessor">#define IPR0_T2_MSK                    (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07158"></a><span class="lineno"> 7158</span>&#160;</div><div class="line"><a name="l07159"></a><span class="lineno"> 7159</span>&#160;<span class="comment">/* Reset Value for IPR1*/</span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga632bed09fd1b210910ef29abe1fa9754"> 7160</a></span>&#160;<span class="preprocessor">#define IPR1_RVAL                      0x0</span></div><div class="line"><a name="l07161"></a><span class="lineno"> 7161</span>&#160;</div><div class="line"><a name="l07162"></a><span class="lineno"> 7162</span>&#160;<span class="comment">/* IPR1[EXTINT6] -  */</span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7809d70ab020005637b0fb827abf58d2"> 7163</a></span>&#160;<span class="preprocessor">#define IPR1_EXTINT6_MSK               (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07164"></a><span class="lineno"> 7164</span>&#160;</div><div class="line"><a name="l07165"></a><span class="lineno"> 7165</span>&#160;<span class="comment">/* IPR1[EXTINT5] -  */</span></div><div class="line"><a name="l07166"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae13171927eedf6198ed886a5ec51ad51"> 7166</a></span>&#160;<span class="preprocessor">#define IPR1_EXTINT5_MSK               (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;</div><div class="line"><a name="l07168"></a><span class="lineno"> 7168</span>&#160;<span class="comment">/* IPR1[EXTINT4] -  */</span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9644ddfa76e18194fc89b1d3020b37a9"> 7169</a></span>&#160;<span class="preprocessor">#define IPR1_EXTINT4_MSK               (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07170"></a><span class="lineno"> 7170</span>&#160;</div><div class="line"><a name="l07171"></a><span class="lineno"> 7171</span>&#160;<span class="comment">/* IPR1[EXTINT3] -  */</span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95425c776722f4ba91a78fabae7ee836"> 7172</a></span>&#160;<span class="preprocessor">#define IPR1_EXTINT3_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07173"></a><span class="lineno"> 7173</span>&#160;</div><div class="line"><a name="l07174"></a><span class="lineno"> 7174</span>&#160;<span class="comment">/* Reset Value for IPR2*/</span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e72634d86a2d877dfb87cc2f3e5899a"> 7175</a></span>&#160;<span class="preprocessor">#define IPR2_RVAL                      0x0</span></div><div class="line"><a name="l07176"></a><span class="lineno"> 7176</span>&#160;</div><div class="line"><a name="l07177"></a><span class="lineno"> 7177</span>&#160;<span class="comment">/* IPR2[T3] -  */</span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50a4adf1c850bd32e8e1eb14343cfdaa"> 7178</a></span>&#160;<span class="preprocessor">#define IPR2_T3_MSK                    (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07179"></a><span class="lineno"> 7179</span>&#160;</div><div class="line"><a name="l07180"></a><span class="lineno"> 7180</span>&#160;<span class="comment">/* IPR2[EXTINT8] -  */</span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c5feef227f9a46a4621845687527266"> 7181</a></span>&#160;<span class="preprocessor">#define IPR2_EXTINT8_MSK               (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07182"></a><span class="lineno"> 7182</span>&#160;</div><div class="line"><a name="l07183"></a><span class="lineno"> 7183</span>&#160;<span class="comment">/* IPR2[EXTINT7] -  */</span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7eb60d73cd88a4ccab52cb5576c5daf"> 7184</a></span>&#160;<span class="preprocessor">#define IPR2_EXTINT7_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07185"></a><span class="lineno"> 7185</span>&#160;</div><div class="line"><a name="l07186"></a><span class="lineno"> 7186</span>&#160;<span class="comment">/* Reset Value for IPR3*/</span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b98a46bc2ff2b21d33bd37a4189f712"> 7187</a></span>&#160;<span class="preprocessor">#define IPR3_RVAL                      0x0</span></div><div class="line"><a name="l07188"></a><span class="lineno"> 7188</span>&#160;</div><div class="line"><a name="l07189"></a><span class="lineno"> 7189</span>&#160;<span class="comment">/* IPR3[FEE] -  */</span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa86bb8f622fe0531cd85beb49879f79b"> 7190</a></span>&#160;<span class="preprocessor">#define IPR3_FEE_MSK                   (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07191"></a><span class="lineno"> 7191</span>&#160;</div><div class="line"><a name="l07192"></a><span class="lineno"> 7192</span>&#160;<span class="comment">/* IPR3[ADC] -  */</span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a5d713076385c287c7274b858beeeb4"> 7193</a></span>&#160;<span class="preprocessor">#define IPR3_ADC_MSK                   (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07194"></a><span class="lineno"> 7194</span>&#160;</div><div class="line"><a name="l07195"></a><span class="lineno"> 7195</span>&#160;<span class="comment">/* IPR3[T1] -  */</span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf60c02d285e1c8fb52310d3c0c3e9b33"> 7196</a></span>&#160;<span class="preprocessor">#define IPR3_T1_MSK                    (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07197"></a><span class="lineno"> 7197</span>&#160;</div><div class="line"><a name="l07198"></a><span class="lineno"> 7198</span>&#160;<span class="comment">/* IPR3[T0] -  */</span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0bca4d3abad21adab3090fa19b15be0"> 7199</a></span>&#160;<span class="preprocessor">#define IPR3_T0_MSK                    (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07200"></a><span class="lineno"> 7200</span>&#160;</div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="comment">/* Reset Value for IPR4*/</span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4dbb4eeb1f5fa03263eb98f7accc9ef"> 7202</a></span>&#160;<span class="preprocessor">#define IPR4_RVAL                      0x0</span></div><div class="line"><a name="l07203"></a><span class="lineno"> 7203</span>&#160;</div><div class="line"><a name="l07204"></a><span class="lineno"> 7204</span>&#160;<span class="comment">/* IPR4[I2CS] -  */</span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga809911bd3611e69eb83355de096266c4"> 7205</a></span>&#160;<span class="preprocessor">#define IPR4_I2CS_MSK                  (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07206"></a><span class="lineno"> 7206</span>&#160;</div><div class="line"><a name="l07207"></a><span class="lineno"> 7207</span>&#160;<span class="comment">/* IPR4[SPI1] -  */</span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71b518708b5107b525482fef023dd807"> 7208</a></span>&#160;<span class="preprocessor">#define IPR4_SPI1_MSK                  (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07209"></a><span class="lineno"> 7209</span>&#160;</div><div class="line"><a name="l07210"></a><span class="lineno"> 7210</span>&#160;<span class="comment">/* IPR4[SPI0] -  */</span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga044e58bed09bc1f2526b9620303e837c"> 7211</a></span>&#160;<span class="preprocessor">#define IPR4_SPI0_MSK                  (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07212"></a><span class="lineno"> 7212</span>&#160;</div><div class="line"><a name="l07213"></a><span class="lineno"> 7213</span>&#160;<span class="comment">/* IPR4[UART] -  */</span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4efe1462e4ebddd42c7fbcd42c43fbc"> 7214</a></span>&#160;<span class="preprocessor">#define IPR4_UART_MSK                  (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07215"></a><span class="lineno"> 7215</span>&#160;</div><div class="line"><a name="l07216"></a><span class="lineno"> 7216</span>&#160;<span class="comment">/* Reset Value for IPR5*/</span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6920d31fefd9d30c35ea3b91be09cb6f"> 7217</a></span>&#160;<span class="preprocessor">#define IPR5_RVAL                      0x0</span></div><div class="line"><a name="l07218"></a><span class="lineno"> 7218</span>&#160;</div><div class="line"><a name="l07219"></a><span class="lineno"> 7219</span>&#160;<span class="comment">/* IPR5[DMASPI1TX] -  */</span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfd5eeb759b065e014d5b1bd7fbc1980"> 7220</a></span>&#160;<span class="preprocessor">#define IPR5_DMASPI1TX_MSK             (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07221"></a><span class="lineno"> 7221</span>&#160;</div><div class="line"><a name="l07222"></a><span class="lineno"> 7222</span>&#160;<span class="comment">/* IPR5[DMAERROR] -  */</span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13f393e54212d5829d8a4f5d677cba6c"> 7223</a></span>&#160;<span class="preprocessor">#define IPR5_DMAERROR_MSK              (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07224"></a><span class="lineno"> 7224</span>&#160;</div><div class="line"><a name="l07225"></a><span class="lineno"> 7225</span>&#160;<span class="comment">/* IPR5[I2CM] - I2CM */</span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b86122bf5815632028349be3e49d056"> 7226</a></span>&#160;<span class="preprocessor">#define IPR5_I2CM_MSK                  (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07227"></a><span class="lineno"> 7227</span>&#160;</div><div class="line"><a name="l07228"></a><span class="lineno"> 7228</span>&#160;<span class="comment">/* Reset Value for IPR6*/</span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe2d754fd59230975f94faa256134b4f"> 7229</a></span>&#160;<span class="preprocessor">#define IPR6_RVAL                      0x0</span></div><div class="line"><a name="l07230"></a><span class="lineno"> 7230</span>&#160;</div><div class="line"><a name="l07231"></a><span class="lineno"> 7231</span>&#160;<span class="comment">/* IPR6[DMAI2CSTX] -  */</span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga137b31217f87ca96678c28b7c36a5d31"> 7232</a></span>&#160;<span class="preprocessor">#define IPR6_DMAI2CSTX_MSK             (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07233"></a><span class="lineno"> 7233</span>&#160;</div><div class="line"><a name="l07234"></a><span class="lineno"> 7234</span>&#160;<span class="comment">/* IPR6[DMAUARTRX] -  */</span></div><div class="line"><a name="l07235"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0933b2a6a232b1edcd192b39fe22d501"> 7235</a></span>&#160;<span class="preprocessor">#define IPR6_DMAUARTRX_MSK             (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07236"></a><span class="lineno"> 7236</span>&#160;</div><div class="line"><a name="l07237"></a><span class="lineno"> 7237</span>&#160;<span class="comment">/* IPR6[DMAUARTTX] -  */</span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga970b763c2c65917283ac17dad3e2c78a"> 7238</a></span>&#160;<span class="preprocessor">#define IPR6_DMAUARTTX_MSK             (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07239"></a><span class="lineno"> 7239</span>&#160;</div><div class="line"><a name="l07240"></a><span class="lineno"> 7240</span>&#160;<span class="comment">/* IPR6[DMASPI1RX] -  */</span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fbd18348fccd5c1f4215f847d8d1ffc"> 7241</a></span>&#160;<span class="preprocessor">#define IPR6_DMASPI1RX_MSK             (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07242"></a><span class="lineno"> 7242</span>&#160;</div><div class="line"><a name="l07243"></a><span class="lineno"> 7243</span>&#160;<span class="comment">/* Reset Value for IPR7*/</span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71813175b411dc83237a0491dec48fd7"> 7244</a></span>&#160;<span class="preprocessor">#define IPR7_RVAL                      0x0</span></div><div class="line"><a name="l07245"></a><span class="lineno"> 7245</span>&#160;</div><div class="line"><a name="l07246"></a><span class="lineno"> 7246</span>&#160;<span class="comment">/* IPR7[DMAI2CMRX] -  */</span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga508ef7190af74c551bf3b087f686dd93"> 7247</a></span>&#160;<span class="preprocessor">#define IPR7_DMAI2CMRX_MSK             (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07248"></a><span class="lineno"> 7248</span>&#160;</div><div class="line"><a name="l07249"></a><span class="lineno"> 7249</span>&#160;<span class="comment">/* IPR7[DMAI2CMTX] -  */</span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6b1dbac47f9f1728021c16aee740559"> 7250</a></span>&#160;<span class="preprocessor">#define IPR7_DMAI2CMTX_MSK             (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07251"></a><span class="lineno"> 7251</span>&#160;</div><div class="line"><a name="l07252"></a><span class="lineno"> 7252</span>&#160;<span class="comment">/* IPR7[DMAI2CSRX] -  */</span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20117f9d689983d6b3999092cbfae451"> 7253</a></span>&#160;<span class="preprocessor">#define IPR7_DMAI2CSRX_MSK             (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07254"></a><span class="lineno"> 7254</span>&#160;</div><div class="line"><a name="l07255"></a><span class="lineno"> 7255</span>&#160;<span class="comment">/* Reset Value for IPR8*/</span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeba7d49a037902beeabd6bffd8162607"> 7256</a></span>&#160;<span class="preprocessor">#define IPR8_RVAL                      0x0</span></div><div class="line"><a name="l07257"></a><span class="lineno"> 7257</span>&#160;</div><div class="line"><a name="l07258"></a><span class="lineno"> 7258</span>&#160;<span class="comment">/* IPR8[DMASPI0TX] -  */</span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga862e2d2e678bd1d8577a1aa20fdaa0ad"> 7259</a></span>&#160;<span class="preprocessor">#define IPR8_DMASPI0TX_MSK             (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07260"></a><span class="lineno"> 7260</span>&#160;</div><div class="line"><a name="l07261"></a><span class="lineno"> 7261</span>&#160;<span class="comment">/* IPR8[DMAADC] -  */</span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga291238ad07ed7a275e3aa0372bea2762"> 7262</a></span>&#160;<span class="preprocessor">#define IPR8_DMAADC_MSK                (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07263"></a><span class="lineno"> 7263</span>&#160;</div><div class="line"><a name="l07264"></a><span class="lineno"> 7264</span>&#160;<span class="comment">/* Reset Value for IPR9*/</span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e6f8806ff39422253d4c19eca9bf593"> 7265</a></span>&#160;<span class="preprocessor">#define IPR9_RVAL                      0x0</span></div><div class="line"><a name="l07266"></a><span class="lineno"> 7266</span>&#160;</div><div class="line"><a name="l07267"></a><span class="lineno"> 7267</span>&#160;<span class="comment">/* IPR9[PWM1] -  */</span></div><div class="line"><a name="l07268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f8a95b2c9dc62bfabc84adcf3765407"> 7268</a></span>&#160;<span class="preprocessor">#define IPR9_PWM1_MSK                  (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;</div><div class="line"><a name="l07270"></a><span class="lineno"> 7270</span>&#160;<span class="comment">/* IPR9[PWM0] -  */</span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga955809e8a97ff151df6b701739d9711f"> 7271</a></span>&#160;<span class="preprocessor">#define IPR9_PWM0_MSK                  (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07272"></a><span class="lineno"> 7272</span>&#160;</div><div class="line"><a name="l07273"></a><span class="lineno"> 7273</span>&#160;<span class="comment">/* IPR9[PWMTRIP] -  */</span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00e0078695d2a222971bd34591937d93"> 7274</a></span>&#160;<span class="preprocessor">#define IPR9_PWMTRIP_MSK               (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07275"></a><span class="lineno"> 7275</span>&#160;</div><div class="line"><a name="l07276"></a><span class="lineno"> 7276</span>&#160;<span class="comment">/* IPR9[DMASPI0RX] -  */</span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20bfe9a5d36ec2289a93754bd161c9e3"> 7277</a></span>&#160;<span class="preprocessor">#define IPR9_DMASPI0RX_MSK             (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07278"></a><span class="lineno"> 7278</span>&#160;</div><div class="line"><a name="l07279"></a><span class="lineno"> 7279</span>&#160;<span class="comment">/* Reset Value for IPR10*/</span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga726a2a7d424307891c183f1ef9fa7ab5"> 7280</a></span>&#160;<span class="preprocessor">#define IPR10_RVAL                     0x0</span></div><div class="line"><a name="l07281"></a><span class="lineno"> 7281</span>&#160;</div><div class="line"><a name="l07282"></a><span class="lineno"> 7282</span>&#160;<span class="comment">/* IPR10[PWM3] -  */</span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3b3f7ac86f9bd5f30ec5f181d4f276b"> 7283</a></span>&#160;<span class="preprocessor">#define IPR10_PWM3_MSK                 (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07284"></a><span class="lineno"> 7284</span>&#160;</div><div class="line"><a name="l07285"></a><span class="lineno"> 7285</span>&#160;<span class="comment">/* IPR10[PWM2] -  */</span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0a43afe536e266ea187f7cfd6f9d8bc2"> 7286</a></span>&#160;<span class="preprocessor">#define IPR10_PWM2_MSK                 (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07287"></a><span class="lineno"> 7287</span>&#160;</div><div class="line"><a name="l07288"></a><span class="lineno"> 7288</span>&#160;<span class="comment">/* Reset Value for CPUID*/</span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga129c944035bb67aadc20626ff7d53cf7"> 7289</a></span>&#160;<span class="preprocessor">#define CPUID_RVAL                     0x412FC230</span></div><div class="line"><a name="l07290"></a><span class="lineno"> 7290</span>&#160;</div><div class="line"><a name="l07291"></a><span class="lineno"> 7291</span>&#160;<span class="comment">/* CPUID[IMPLEMENTER] - Indicates implementor */</span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbac2757869e134dd68d315d4e78dfa7"> 7292</a></span>&#160;<span class="preprocessor">#define CPUID_IMPLEMENTER_MSK          (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07293"></a><span class="lineno"> 7293</span>&#160;</div><div class="line"><a name="l07294"></a><span class="lineno"> 7294</span>&#160;<span class="comment">/* CPUID[VARIANT] - Indicates processor revision */</span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc8061ce9955464012a80cdb1e3ec3d4"> 7295</a></span>&#160;<span class="preprocessor">#define CPUID_VARIANT_MSK              (0xF   &lt;&lt; 20 )</span></div><div class="line"><a name="l07296"></a><span class="lineno"> 7296</span>&#160;</div><div class="line"><a name="l07297"></a><span class="lineno"> 7297</span>&#160;<span class="comment">/* CPUID[PARTNO] - Indicates part number */</span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91c590475fc99c59a65a412c2e38eddc"> 7298</a></span>&#160;<span class="preprocessor">#define CPUID_PARTNO_MSK               (0xFFF &lt;&lt; 4  )</span></div><div class="line"><a name="l07299"></a><span class="lineno"> 7299</span>&#160;</div><div class="line"><a name="l07300"></a><span class="lineno"> 7300</span>&#160;<span class="comment">/* CPUID[REVISION] - Indicates patch release */</span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c8fc0e084a34d6b34c3562d1fee84aa"> 7301</a></span>&#160;<span class="preprocessor">#define CPUID_REVISION_MSK             (0xF   &lt;&lt; 0  )</span></div><div class="line"><a name="l07302"></a><span class="lineno"> 7302</span>&#160;</div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="comment">/* Reset Value for ICSR*/</span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaf19c8db1be4ecbb156cd248aa2840d"> 7304</a></span>&#160;<span class="preprocessor">#define ICSR_RVAL                      0x0</span></div><div class="line"><a name="l07305"></a><span class="lineno"> 7305</span>&#160;</div><div class="line"><a name="l07306"></a><span class="lineno"> 7306</span>&#160;<span class="comment">/* ICSR[NMIPENDSET] - Setting this bit will activate an NMI */</span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1c9f3bace45b7f7b7a01436d7e257f1"> 7307</a></span>&#160;<span class="preprocessor">#define ICSR_NMIPENDSET_MSK            (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d7b63401f7d8ebeaf916379a50ca013"> 7308</a></span>&#160;<span class="preprocessor">#define ICSR_NMIPENDSET                (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cc27aa23701aed8f997812c54fce463"> 7309</a></span>&#160;<span class="preprocessor">#define ICSR_NMIPENDSET_DIS            (0x0   &lt;&lt; 31 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f2f395f4120097b249c076a22f89b16"> 7310</a></span>&#160;<span class="preprocessor">#define ICSR_NMIPENDSET_EN             (0x1   &lt;&lt; 31 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07311"></a><span class="lineno"> 7311</span>&#160;</div><div class="line"><a name="l07312"></a><span class="lineno"> 7312</span>&#160;<span class="comment">/* ICSR[PENDSVSET] - Set a pending PendSV interrupt */</span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e36ccdc2e43edebcbb435218cc5dfda"> 7313</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVSET_MSK             (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6062e8e8532101548276126b193bb305"> 7314</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVSET                 (0x1   &lt;&lt; 28 )</span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca7c7427a9890b0030e85b50bcf93a98"> 7315</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVSET_DIS             (0x0   &lt;&lt; 28 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6382d405d638fad042aaf94bee5b7533"> 7316</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVSET_EN              (0x1   &lt;&lt; 28 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07317"></a><span class="lineno"> 7317</span>&#160;</div><div class="line"><a name="l07318"></a><span class="lineno"> 7318</span>&#160;<span class="comment">/* ICSR[PENDSVCLR] - Clear a pending PendSV interrupt */</span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9faad7f72a76bdaf6bfc1d008d8d3a84"> 7319</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVCLR_MSK             (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga786e211a6ea61ebc4d5e15402431e17d"> 7320</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVCLR                 (0x1   &lt;&lt; 27 )</span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9f2aba23f44dca813dddae332aac8a09"> 7321</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVCLR_DIS             (0x0   &lt;&lt; 27 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaced3db0150635cf1bf68a25fb7b60c21"> 7322</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSVCLR_EN              (0x1   &lt;&lt; 27 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07323"></a><span class="lineno"> 7323</span>&#160;</div><div class="line"><a name="l07324"></a><span class="lineno"> 7324</span>&#160;<span class="comment">/* ICSR[PENDSTSET] - Set a pending SysTick. Reads back with current state */</span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad862996e33a670d9a09791b149fd69fb"> 7325</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTSET_MSK             (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61edddd724c9a33cf23481b2d2959815"> 7326</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTSET                 (0x1   &lt;&lt; 26 )</span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1f6aff00f1fe3cd7c0a0620d4992dbf"> 7327</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTSET_DIS             (0x0   &lt;&lt; 26 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac435dc8b8ef5c40d4286fcc5376f95e0"> 7328</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTSET_EN              (0x1   &lt;&lt; 26 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07329"></a><span class="lineno"> 7329</span>&#160;</div><div class="line"><a name="l07330"></a><span class="lineno"> 7330</span>&#160;<span class="comment">/* ICSR[PENDSTCLR] - Clear a pending SysTick */</span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga073e0620487ac65af0419c375fa84305"> 7331</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTCLR_MSK             (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45390ac702716e6b4f8504d3d1380ca9"> 7332</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTCLR                 (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga469c651e6ce4329a98e096d6561a81ac"> 7333</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTCLR_DIS             (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeca058d2ec90d4715a4c94496a9d39f1"> 7334</a></span>&#160;<span class="preprocessor">#define ICSR_PENDSTCLR_EN              (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07335"></a><span class="lineno"> 7335</span>&#160;</div><div class="line"><a name="l07336"></a><span class="lineno"> 7336</span>&#160;<span class="comment">/* ICSR[ISRPREEMPT] - If set, a pending exception will be serviced on exit from the debug halt state */</span></div><div class="line"><a name="l07337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d91704574f7d006ab94f6258260c50a"> 7337</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPREEMPT_MSK            (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3dffc140abd8e2df3426a75a28f888fa"> 7338</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPREEMPT                (0x1   &lt;&lt; 23 )</span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga881d0b7986a74f0f0d7e3ff850fc8d6d"> 7339</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPREEMPT_DIS            (0x0   &lt;&lt; 23 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe22a279a2c946fe350314f1fe1b1a49"> 7340</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPREEMPT_EN             (0x1   &lt;&lt; 23 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07341"></a><span class="lineno"> 7341</span>&#160;</div><div class="line"><a name="l07342"></a><span class="lineno"> 7342</span>&#160;<span class="comment">/* ICSR[ISRPENDING] - Indicates if an external configurable is pending */</span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac63405adde04dad960405cf95c03caaf"> 7343</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPENDING_MSK            (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33e9c8c0b0345b6a9188ef58ecb68310"> 7344</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPENDING                (0x1   &lt;&lt; 22 )</span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7f0f7c6baadafd681c480c09e8668f1"> 7345</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPENDING_DIS            (0x0   &lt;&lt; 22 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7fc35be57596763758578ad77581679"> 7346</a></span>&#160;<span class="preprocessor">#define ICSR_ISRPENDING_EN             (0x1   &lt;&lt; 22 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07347"></a><span class="lineno"> 7347</span>&#160;</div><div class="line"><a name="l07348"></a><span class="lineno"> 7348</span>&#160;<span class="comment">/* ICSR[VECTPENDING] - Indicates the exception number for the highest priority pending exception */</span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6ae7ee678b7d5d10453f729aeb740dd"> 7349</a></span>&#160;<span class="preprocessor">#define ICSR_VECTPENDING_MSK           (0x1FF &lt;&lt; 12 )</span></div><div class="line"><a name="l07350"></a><span class="lineno"> 7350</span>&#160;</div><div class="line"><a name="l07351"></a><span class="lineno"> 7351</span>&#160;<span class="comment">/* ICSR[RETTOBASE] -  */</span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49f9e945ce9e2a014fe1c6f6779029f4"> 7352</a></span>&#160;<span class="preprocessor">#define ICSR_RETTOBASE_MSK             (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bd8b6bda8054341dbccb9e4a3b48b4f"> 7353</a></span>&#160;<span class="preprocessor">#define ICSR_RETTOBASE                 (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2faac1120d497d127bfcf45bb0780bd4"> 7354</a></span>&#160;<span class="preprocessor">#define ICSR_RETTOBASE_DIS             (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac23908d63aad86f9ce48650668139b7f"> 7355</a></span>&#160;<span class="preprocessor">#define ICSR_RETTOBASE_EN              (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07356"></a><span class="lineno"> 7356</span>&#160;</div><div class="line"><a name="l07357"></a><span class="lineno"> 7357</span>&#160;<span class="comment">/* ICSR[VECTACTIVE] - Thread mode, or exception number */</span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e2c2a2ed1ba4c5bbb848f182f9c29ad"> 7358</a></span>&#160;<span class="preprocessor">#define ICSR_VECTACTIVE_MSK            (0x1FF &lt;&lt; 0  )</span></div><div class="line"><a name="l07359"></a><span class="lineno"> 7359</span>&#160;</div><div class="line"><a name="l07360"></a><span class="lineno"> 7360</span>&#160;<span class="comment">/* Reset Value for VTOR*/</span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga707657783dc687dd167c4b3bcdcf75b2"> 7361</a></span>&#160;<span class="preprocessor">#define VTOR_RVAL                      0x0</span></div><div class="line"><a name="l07362"></a><span class="lineno"> 7362</span>&#160;</div><div class="line"><a name="l07363"></a><span class="lineno"> 7363</span>&#160;<span class="comment">/* VTOR[TBLBASE] -  */</span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0204d2bc4d7417d6e91034408596bc7"> 7364</a></span>&#160;<span class="preprocessor">#define VTOR_TBLBASE_MSK               (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaada6fc56aa6dfd74373fe5c035e8a9a1"> 7365</a></span>&#160;<span class="preprocessor">#define VTOR_TBLBASE                   (0x1   &lt;&lt; 29 )</span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga929eae00382f1043c2fcef24cbf5b728"> 7366</a></span>&#160;<span class="preprocessor">#define VTOR_TBLBASE_DIS               (0x0   &lt;&lt; 29 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76384283ca968a61c8f556a536bc233d"> 7367</a></span>&#160;<span class="preprocessor">#define VTOR_TBLBASE_EN                (0x1   &lt;&lt; 29 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07368"></a><span class="lineno"> 7368</span>&#160;</div><div class="line"><a name="l07369"></a><span class="lineno"> 7369</span>&#160;<span class="comment">/* VTOR[TBLOFF] -  */</span></div><div class="line"><a name="l07370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafadf60ff5eef683aca8d25f49540771b"> 7370</a></span>&#160;<span class="preprocessor">#define VTOR_TBLOFF_MSK                (0x3FFFFF &lt;&lt; 7  )</span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;</div><div class="line"><a name="l07372"></a><span class="lineno"> 7372</span>&#160;<span class="comment">/* Reset Value for AIRCR*/</span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8346ff3e21fc9e5df8f6438d46e869dd"> 7373</a></span>&#160;<span class="preprocessor">#define AIRCR_RVAL                     0xFA050000</span></div><div class="line"><a name="l07374"></a><span class="lineno"> 7374</span>&#160;</div><div class="line"><a name="l07375"></a><span class="lineno"> 7375</span>&#160;<span class="comment">/* AIRCR[VECTKEYSTAT] - Reads as 0xFA05 */</span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa6c9cfbf7f28be65a3c44522f0feafd"> 7376</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTKEYSTAT_MSK          (0xFFFF &lt;&lt; 16 )</span></div><div class="line"><a name="l07377"></a><span class="lineno"> 7377</span>&#160;</div><div class="line"><a name="l07378"></a><span class="lineno"> 7378</span>&#160;<span class="comment">/* AIRCR[ENDIANESS] - This bit is static or configured by a hardware input on reset */</span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21dded762c73812b41ae962045afdb14"> 7379</a></span>&#160;<span class="preprocessor">#define AIRCR_ENDIANESS_MSK            (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7b22a7819ae88f377511d93c39e720a"> 7380</a></span>&#160;<span class="preprocessor">#define AIRCR_ENDIANESS                (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf57213ac11673d2e7f627e0a51a1f258"> 7381</a></span>&#160;<span class="preprocessor">#define AIRCR_ENDIANESS_DIS            (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c9168e07901fc2eb27f89ae73f435ce"> 7382</a></span>&#160;<span class="preprocessor">#define AIRCR_ENDIANESS_EN             (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07383"></a><span class="lineno"> 7383</span>&#160;</div><div class="line"><a name="l07384"></a><span class="lineno"> 7384</span>&#160;<span class="comment">/* AIRCR[PRIGROUP] - Priority grouping position */</span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5c70596145a69e670bd843e8547d5cd"> 7385</a></span>&#160;<span class="preprocessor">#define AIRCR_PRIGROUP_MSK             (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l07386"></a><span class="lineno"> 7386</span>&#160;</div><div class="line"><a name="l07387"></a><span class="lineno"> 7387</span>&#160;<span class="comment">/* AIRCR[SYSRESETREQ] - System Reset Request */</span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab38d65daae3c017cfd41c3d45f6f54a2"> 7388</a></span>&#160;<span class="preprocessor">#define AIRCR_SYSRESETREQ_MSK          (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga672585cafad500ab1872512c00dec3b7"> 7389</a></span>&#160;<span class="preprocessor">#define AIRCR_SYSRESETREQ              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd5bb9ad3c4fb43dcaad1f327b23b632"> 7390</a></span>&#160;<span class="preprocessor">#define AIRCR_SYSRESETREQ_DIS          (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53d7db2e72a5c40d8f68b35ab38e8703"> 7391</a></span>&#160;<span class="preprocessor">#define AIRCR_SYSRESETREQ_EN           (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07392"></a><span class="lineno"> 7392</span>&#160;</div><div class="line"><a name="l07393"></a><span class="lineno"> 7393</span>&#160;<span class="comment">/* AIRCR[VECTCLRACTIVE] - Clears all active state information for fixed and configurable exceptions */</span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ffaa2d00a607568a015c728fd1669b1"> 7394</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTCLRACTIVE_MSK        (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4523d6b5a360797f7665a156e3c14609"> 7395</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTCLRACTIVE            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefcb31e16e4bc167f46b8852186ca423"> 7396</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTCLRACTIVE_DIS        (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50436e6ae9b8dfe48d9f072249d88934"> 7397</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTCLRACTIVE_EN         (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07398"></a><span class="lineno"> 7398</span>&#160;</div><div class="line"><a name="l07399"></a><span class="lineno"> 7399</span>&#160;<span class="comment">/* AIRCR[VECTRESET] - Local system reset */</span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff72a058bb56cc8bdc577df0ab02711c"> 7400</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTRESET_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8335381c289a46395007d81a4e11b36"> 7401</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTRESET                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac955649450ebd8ee7572b79a9ce7b4b8"> 7402</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTRESET_DIS            (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e88a148091cbbf22b6b4e868618dcc2"> 7403</a></span>&#160;<span class="preprocessor">#define AIRCR_VECTRESET_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07404"></a><span class="lineno"> 7404</span>&#160;</div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="comment">/* Reset Value for SCR*/</span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5e4d62ff36144783d0b527feb4b0de4"> 7406</a></span>&#160;<span class="preprocessor">#define SCR_RVAL                       0x0</span></div><div class="line"><a name="l07407"></a><span class="lineno"> 7407</span>&#160;</div><div class="line"><a name="l07408"></a><span class="lineno"> 7408</span>&#160;<span class="comment">/* SCR[SEVONPEND] -  */</span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ab1ce26949a40fdd9081642b11dbe43"> 7409</a></span>&#160;<span class="preprocessor">#define SCR_SEVONPEND_MSK              (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6ccfe42cbe7b8d358145a0bf2629b1e"> 7410</a></span>&#160;<span class="preprocessor">#define SCR_SEVONPEND                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3469cb72a25d135756282b96f3165cef"> 7411</a></span>&#160;<span class="preprocessor">#define SCR_SEVONPEND_DIS              (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f9476f31e9d6c9312356f7521a5cb1c"> 7412</a></span>&#160;<span class="preprocessor">#define SCR_SEVONPEND_EN               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07413"></a><span class="lineno"> 7413</span>&#160;</div><div class="line"><a name="l07414"></a><span class="lineno"> 7414</span>&#160;<span class="comment">/* SCR[SLEEPDEEP] - Sleep deep bit */</span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25822d561ca27ea29d6ba9eb4bc52d71"> 7415</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPDEEP_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga394c84f1e47e0420aa97e671f234a8ed"> 7416</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPDEEP                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78abb13e8f0868ce01f659780b4bb004"> 7417</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPDEEP_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf34f36782ffc4dd0da8a107030935f59"> 7418</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPDEEP_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07419"></a><span class="lineno"> 7419</span>&#160;</div><div class="line"><a name="l07420"></a><span class="lineno"> 7420</span>&#160;<span class="comment">/* SCR[SLEEPONEXIT] - Sleep on exit when returning from handler mode to thread mode */</span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab36157beeec6b3506d191b2acdfac82b"> 7421</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPONEXIT_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0db5f701828d0c69eab57b96e72b3c0"> 7422</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPONEXIT                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdddeb5b2310fe536051dffe61e0ecee"> 7423</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPONEXIT_DIS            (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4d5cc48a2ed9d0afa66f6080f908cfb"> 7424</a></span>&#160;<span class="preprocessor">#define SCR_SLEEPONEXIT_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07425"></a><span class="lineno"> 7425</span>&#160;</div><div class="line"><a name="l07426"></a><span class="lineno"> 7426</span>&#160;<span class="comment">/* Reset Value for CCR*/</span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa17ad07323c15c77efb30bb4c3c0f5a7"> 7427</a></span>&#160;<span class="preprocessor">#define CCR_RVAL                       0x200</span></div><div class="line"><a name="l07428"></a><span class="lineno"> 7428</span>&#160;</div><div class="line"><a name="l07429"></a><span class="lineno"> 7429</span>&#160;<span class="comment">/* CCR[STKALIGN] -  */</span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8a4795efd3b6c2b4d60c0d5f2caecb6"> 7430</a></span>&#160;<span class="preprocessor">#define CCR_STKALIGN_MSK               (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae067845065be3713cb8192c74c5a4bc0"> 7431</a></span>&#160;<span class="preprocessor">#define CCR_STKALIGN                   (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7f66b1ccde9b4e1de0b2f8fdf2f2779"> 7432</a></span>&#160;<span class="preprocessor">#define CCR_STKALIGN_DIS               (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3830ac3653406d807761bb95334aa07d"> 7433</a></span>&#160;<span class="preprocessor">#define CCR_STKALIGN_EN                (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07434"></a><span class="lineno"> 7434</span>&#160;</div><div class="line"><a name="l07435"></a><span class="lineno"> 7435</span>&#160;<span class="comment">/* CCR[BFHFNMIGN] -  */</span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9919c5da4b27a0aec86df27ce1dca678"> 7436</a></span>&#160;<span class="preprocessor">#define CCR_BFHFNMIGN_MSK              (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7efeea5380b32c5102ee7ab3663a19e1"> 7437</a></span>&#160;<span class="preprocessor">#define CCR_BFHFNMIGN                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa838771900d84af239e194bf45df4352"> 7438</a></span>&#160;<span class="preprocessor">#define CCR_BFHFNMIGN_DIS              (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54f1341371bdb14b2bda7e14ff6d979e"> 7439</a></span>&#160;<span class="preprocessor">#define CCR_BFHFNMIGN_EN               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07440"></a><span class="lineno"> 7440</span>&#160;</div><div class="line"><a name="l07441"></a><span class="lineno"> 7441</span>&#160;<span class="comment">/* CCR[DIV0TRP] -  */</span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae3498d3b678c1df2befca78fba2d3e9"> 7442</a></span>&#160;<span class="preprocessor">#define CCR_DIV0TRP_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04cdaeaf3d85eecbc06963b9d9128819"> 7443</a></span>&#160;<span class="preprocessor">#define CCR_DIV0TRP                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fa53faf55f00d4595c27c5384de4074"> 7444</a></span>&#160;<span class="preprocessor">#define CCR_DIV0TRP_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e03b2232e1fd1aaf27df04507dccc38"> 7445</a></span>&#160;<span class="preprocessor">#define CCR_DIV0TRP_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07446"></a><span class="lineno"> 7446</span>&#160;</div><div class="line"><a name="l07447"></a><span class="lineno"> 7447</span>&#160;<span class="comment">/* CCR[UNALIGNTRP] -  */</span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf443bbc239118d81543ed16c1a2d4a0f"> 7448</a></span>&#160;<span class="preprocessor">#define CCR_UNALIGNTRP_MSK             (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7b5785d5ac9808fa984f9b2c3a1cab64"> 7449</a></span>&#160;<span class="preprocessor">#define CCR_UNALIGNTRP                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade6c994693c880a4f077697f54c2ff2f"> 7450</a></span>&#160;<span class="preprocessor">#define CCR_UNALIGNTRP_DIS             (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59a7deae7ef9cb76f3e2ce4fd6e9ef80"> 7451</a></span>&#160;<span class="preprocessor">#define CCR_UNALIGNTRP_EN              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07452"></a><span class="lineno"> 7452</span>&#160;</div><div class="line"><a name="l07453"></a><span class="lineno"> 7453</span>&#160;<span class="comment">/* CCR[USERSETMPEND] -  */</span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbc70cb8b4cc57c64c641e48a702dc50"> 7454</a></span>&#160;<span class="preprocessor">#define CCR_USERSETMPEND_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31ab416c3dd249bb250d3a29e36ba2ee"> 7455</a></span>&#160;<span class="preprocessor">#define CCR_USERSETMPEND               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab71bf9cb1b3a6d0608d9ce2c60b7f44"> 7456</a></span>&#160;<span class="preprocessor">#define CCR_USERSETMPEND_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae44e8bb9d215a229208c75a04a737e50"> 7457</a></span>&#160;<span class="preprocessor">#define CCR_USERSETMPEND_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07458"></a><span class="lineno"> 7458</span>&#160;</div><div class="line"><a name="l07459"></a><span class="lineno"> 7459</span>&#160;<span class="comment">/* CCR[NONBASETHRDENA] -  */</span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae98c939dcd947e862a76d2c467c39489"> 7460</a></span>&#160;<span class="preprocessor">#define CCR_NONBASETHRDENA_MSK         (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0637536248e78b0383527b27dd70065"> 7461</a></span>&#160;<span class="preprocessor">#define CCR_NONBASETHRDENA             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9f0241b500deb775dc0a85450ea7392"> 7462</a></span>&#160;<span class="preprocessor">#define CCR_NONBASETHRDENA_DIS         (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada7684d691df5c7ff3da809018d2e48f"> 7463</a></span>&#160;<span class="preprocessor">#define CCR_NONBASETHRDENA_EN          (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07464"></a><span class="lineno"> 7464</span>&#160;</div><div class="line"><a name="l07465"></a><span class="lineno"> 7465</span>&#160;<span class="comment">/* Reset Value for SHPR1*/</span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92f439a80710d38aedfefc6b703e2add"> 7466</a></span>&#160;<span class="preprocessor">#define SHPR1_RVAL                     0x0</span></div><div class="line"><a name="l07467"></a><span class="lineno"> 7467</span>&#160;</div><div class="line"><a name="l07468"></a><span class="lineno"> 7468</span>&#160;<span class="comment">/* SHPR1[PRI7] - Priority of system handler 7 - reserved */</span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45b6d265a86d542489c3fe52b571c658"> 7469</a></span>&#160;<span class="preprocessor">#define SHPR1_PRI7_MSK                 (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07470"></a><span class="lineno"> 7470</span>&#160;</div><div class="line"><a name="l07471"></a><span class="lineno"> 7471</span>&#160;<span class="comment">/* SHPR1[PRI6] - Priority of system handler 6 - UsageFault */</span></div><div class="line"><a name="l07472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac909b9b234e10d37456e9a92d98f4d5"> 7472</a></span>&#160;<span class="preprocessor">#define SHPR1_PRI6_MSK                 (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;</div><div class="line"><a name="l07474"></a><span class="lineno"> 7474</span>&#160;<span class="comment">/* SHPR1[PRI5] - Priority of system handler 5 - BusFault */</span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7126272012a3b507252637c9f1c20d6f"> 7475</a></span>&#160;<span class="preprocessor">#define SHPR1_PRI5_MSK                 (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07476"></a><span class="lineno"> 7476</span>&#160;</div><div class="line"><a name="l07477"></a><span class="lineno"> 7477</span>&#160;<span class="comment">/* SHPR1[PRI4] - Priority of system handler 4 - MemManage */</span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga770fb0b8c2b095e151129e711e0a6762"> 7478</a></span>&#160;<span class="preprocessor">#define SHPR1_PRI4_MSK                 (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07479"></a><span class="lineno"> 7479</span>&#160;</div><div class="line"><a name="l07480"></a><span class="lineno"> 7480</span>&#160;<span class="comment">/* Reset Value for SHPR2*/</span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30f870dfa060eaeb5feae295b2f548eb"> 7481</a></span>&#160;<span class="preprocessor">#define SHPR2_RVAL                     0x0</span></div><div class="line"><a name="l07482"></a><span class="lineno"> 7482</span>&#160;</div><div class="line"><a name="l07483"></a><span class="lineno"> 7483</span>&#160;<span class="comment">/* SHPR2[PRI11] - Priority of system handler 11 - SVCall */</span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab04f083c56509efee27111af9bc78412"> 7484</a></span>&#160;<span class="preprocessor">#define SHPR2_PRI11_MSK                (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07485"></a><span class="lineno"> 7485</span>&#160;</div><div class="line"><a name="l07486"></a><span class="lineno"> 7486</span>&#160;<span class="comment">/* SHPR2[PRI10] - Priority of system handler 10 - reserved */</span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga86af29683f64f0d38f9ac2fb94dba06a"> 7487</a></span>&#160;<span class="preprocessor">#define SHPR2_PRI10_MSK                (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07488"></a><span class="lineno"> 7488</span>&#160;</div><div class="line"><a name="l07489"></a><span class="lineno"> 7489</span>&#160;<span class="comment">/* SHPR2[PRI9] - Priority of system handler 9 - reserved */</span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40b267ad4f205e9379fb4617e8742d0c"> 7490</a></span>&#160;<span class="preprocessor">#define SHPR2_PRI9_MSK                 (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07491"></a><span class="lineno"> 7491</span>&#160;</div><div class="line"><a name="l07492"></a><span class="lineno"> 7492</span>&#160;<span class="comment">/* SHPR2[PRI8] - Priority of system handler 8 - reserved */</span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab57725d230b9178ac0fba93618745669"> 7493</a></span>&#160;<span class="preprocessor">#define SHPR2_PRI8_MSK                 (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07494"></a><span class="lineno"> 7494</span>&#160;</div><div class="line"><a name="l07495"></a><span class="lineno"> 7495</span>&#160;<span class="comment">/* Reset Value for SHPR3*/</span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c38057116ff36954262a71ba899e702"> 7496</a></span>&#160;<span class="preprocessor">#define SHPR3_RVAL                     0x0</span></div><div class="line"><a name="l07497"></a><span class="lineno"> 7497</span>&#160;</div><div class="line"><a name="l07498"></a><span class="lineno"> 7498</span>&#160;<span class="comment">/* SHPR3[PRI15] - Priority of system handler 15 - SysTick */</span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f17ca6585f08cba72079d1e7dfbe166"> 7499</a></span>&#160;<span class="preprocessor">#define SHPR3_PRI15_MSK                (0xFF  &lt;&lt; 24 )</span></div><div class="line"><a name="l07500"></a><span class="lineno"> 7500</span>&#160;</div><div class="line"><a name="l07501"></a><span class="lineno"> 7501</span>&#160;<span class="comment">/* SHPR3[PRI14] - Priority of system handler 14 - PendSV */</span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga04b47bbdf4b4441f1292b723423f2afd"> 7502</a></span>&#160;<span class="preprocessor">#define SHPR3_PRI14_MSK                (0xFF  &lt;&lt; 16 )</span></div><div class="line"><a name="l07503"></a><span class="lineno"> 7503</span>&#160;</div><div class="line"><a name="l07504"></a><span class="lineno"> 7504</span>&#160;<span class="comment">/* SHPR3[PRI13] - Priority of system handler 13 - reserved */</span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga327646024f614d8f7fad5d68e8830efe"> 7505</a></span>&#160;<span class="preprocessor">#define SHPR3_PRI13_MSK                (0xFF  &lt;&lt; 8  )</span></div><div class="line"><a name="l07506"></a><span class="lineno"> 7506</span>&#160;</div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="comment">/* SHPR3[PRI12] - Priority of system handler 12 - DebugMonitor */</span></div><div class="line"><a name="l07508"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08a668f33205a6401b8e7ca5a390add3"> 7508</a></span>&#160;<span class="preprocessor">#define SHPR3_PRI12_MSK                (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;</div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/* Reset Value for SHCSR*/</span></div><div class="line"><a name="l07511"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e5422a53d24a3427a41c69f88890d5e"> 7511</a></span>&#160;<span class="preprocessor">#define SHCSR_RVAL                     0x0</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">/* SHCSR[USGFAULTENA] - Enable for UsageFault */</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59b2d221ffa66c9937c11bc6b001f3de"> 7514</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTENA_MSK          (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff6198fc0f854b736749b7db9a388d9f"> 7515</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTENA              (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3882568b28857e5c56e9d59962a36488"> 7516</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTENA_DIS          (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15df739338127a0a623b23ae1e734cd1"> 7517</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTENA_EN           (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07518"></a><span class="lineno"> 7518</span>&#160;</div><div class="line"><a name="l07519"></a><span class="lineno"> 7519</span>&#160;<span class="comment">/* SHCSR[BUSFAULTENA] - Enable for BusFault. */</span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac27ceaad97b313ca66a7d54e654b2482"> 7520</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTENA_MSK          (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0d7cf1710851cef671af980e04cb85b"> 7521</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTENA              (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l07522"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9138002f380608e7c476c9bad73d33ff"> 7522</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTENA_DIS          (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad17a88941b007c944f69c12714377289"> 7523</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTENA_EN           (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07524"></a><span class="lineno"> 7524</span>&#160;</div><div class="line"><a name="l07525"></a><span class="lineno"> 7525</span>&#160;<span class="comment">/* SHCSR[MEMFAULTENA] - Enable for MemManage fault. */</span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac86b4964d7f27b513c0ead9311f62b3e"> 7526</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTENA_MSK          (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga428f58abd34dd021484353d8aa6ec439"> 7527</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTENA              (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad41a2c19b61814e8be920c167502cb51"> 7528</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTENA_DIS          (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad74410d8514dedcc4c8ea9c4415a5dc2"> 7529</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTENA_EN           (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07530"></a><span class="lineno"> 7530</span>&#160;</div><div class="line"><a name="l07531"></a><span class="lineno"> 7531</span>&#160;<span class="comment">/* SHCSR[SVCALLPENDED] - Reads as 1 if SVCall is Pending */</span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga362a544d1b16b8f79cec2cb650630694"> 7532</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLPENDED_MSK         (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga173a64ba87fa70b8596f91c82075c200"> 7533</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLPENDED             (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga02a7e8dfe64708efe482395127709591"> 7534</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLPENDED_DIS         (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5f7125d47106cff2b283db633ec4a849"> 7535</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLPENDED_EN          (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07536"></a><span class="lineno"> 7536</span>&#160;</div><div class="line"><a name="l07537"></a><span class="lineno"> 7537</span>&#160;<span class="comment">/* SHCSR[BUSFAULTPENDED] - Reads as 1 if BusFault is Pending */</span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga568ef97840aa592f096cf33befdda9b8"> 7538</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTPENDED_MSK       (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa21d914c6abf6c361f3be5b7350006f4"> 7539</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTPENDED           (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fac70f07699b9626ca7dc952cfad662"> 7540</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTPENDED_DIS       (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga466e333fb3e8006a42042737e7a2b297"> 7541</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTPENDED_EN        (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;</div><div class="line"><a name="l07543"></a><span class="lineno"> 7543</span>&#160;<span class="comment">/* SHCSR[MEMFAULTPENDED] - Reads as 1 if MemManage is Pending */</span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf044c0782631552e48356b582fb8df8"> 7544</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTPENDED_MSK       (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7509f2f6c5745a001272c3cfd502ebde"> 7545</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTPENDED           (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga485c449899f3d13251176f8b717c8cb3"> 7546</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTPENDED_DIS       (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a39d1359c8ecc37922c66d3235da96b"> 7547</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTPENDED_EN        (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07548"></a><span class="lineno"> 7548</span>&#160;</div><div class="line"><a name="l07549"></a><span class="lineno"> 7549</span>&#160;<span class="comment">/* SHCSR[USGFAULTPENDED] - Reads as 1 if UsageFault is Pending */</span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga314ec024c44358858b0783c5d37b268f"> 7550</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTPENDED_MSK       (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7aa172d414da621d102a3c1ffd31c92f"> 7551</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTPENDED           (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07552"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc236b78a264241ca8393545f73cf8b7"> 7552</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTPENDED_DIS       (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab54c1f763fe3fa21f3040a56845608c3"> 7553</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTPENDED_EN        (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07554"></a><span class="lineno"> 7554</span>&#160;</div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="comment">/* SHCSR[SYSTICKACT] - Reads as 1 if SysTick is Active */</span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e88c4b2580e962ea96efca691f88020"> 7556</a></span>&#160;<span class="preprocessor">#define SHCSR_SYSTICKACT_MSK           (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53129b2ddd185d50cac0de43672cae93"> 7557</a></span>&#160;<span class="preprocessor">#define SHCSR_SYSTICKACT               (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fdbb0d15c0a45a292cc3fe30dd438d3"> 7558</a></span>&#160;<span class="preprocessor">#define SHCSR_SYSTICKACT_DIS           (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a53f5ac749cd0e87b71e2e5342e1461"> 7559</a></span>&#160;<span class="preprocessor">#define SHCSR_SYSTICKACT_EN            (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07560"></a><span class="lineno"> 7560</span>&#160;</div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="comment">/* SHCSR[PENDSVACT] - Reads as 1 if PendSV is Active */</span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga503944a4953de7205c33a74f547af33f"> 7562</a></span>&#160;<span class="preprocessor">#define SHCSR_PENDSVACT_MSK            (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7f5756085e57bac81b6a91870bd616d"> 7563</a></span>&#160;<span class="preprocessor">#define SHCSR_PENDSVACT                (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a93c5762e0912f4dc1ab17536f195f3"> 7564</a></span>&#160;<span class="preprocessor">#define SHCSR_PENDSVACT_DIS            (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f828eab1f0aa6e7cd8492f26050f390"> 7565</a></span>&#160;<span class="preprocessor">#define SHCSR_PENDSVACT_EN             (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07566"></a><span class="lineno"> 7566</span>&#160;</div><div class="line"><a name="l07567"></a><span class="lineno"> 7567</span>&#160;<span class="comment">/* SHCSR[MONITORACT] - Reads as 1 if the Monitor is Active */</span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85dbc6273f1cd79b84a554c5acc6dcc8"> 7568</a></span>&#160;<span class="preprocessor">#define SHCSR_MONITORACT_MSK           (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c27645e88eb40119727fb5240df2002"> 7569</a></span>&#160;<span class="preprocessor">#define SHCSR_MONITORACT               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73cf917ab9150cf1572afa8838bbf888"> 7570</a></span>&#160;<span class="preprocessor">#define SHCSR_MONITORACT_DIS           (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1524de01a1a1edd4c11c1c6ab440bcb1"> 7571</a></span>&#160;<span class="preprocessor">#define SHCSR_MONITORACT_EN            (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07572"></a><span class="lineno"> 7572</span>&#160;</div><div class="line"><a name="l07573"></a><span class="lineno"> 7573</span>&#160;<span class="comment">/* SHCSR[SVCALLACT] - Reads as 1 if SVCall is Active */</span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66d7172d8d3f9ed56bf4b9db08d80efa"> 7574</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLACT_MSK            (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga268a8af4fe5941a0da3fee15a549ccee"> 7575</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLACT                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9e1756225a95ab40245efa96756bd6f"> 7576</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLACT_DIS            (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e9619937de4ea49795a1c84d3ed5d62"> 7577</a></span>&#160;<span class="preprocessor">#define SHCSR_SVCALLACT_EN             (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07578"></a><span class="lineno"> 7578</span>&#160;</div><div class="line"><a name="l07579"></a><span class="lineno"> 7579</span>&#160;<span class="comment">/* SHCSR[USGFAULTACT] - Reads as 1 if UsageFault is Active. */</span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d3caac565d1186b23cd6a5d5786c4a5"> 7580</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTACT_MSK          (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5f1abd3898a652ea04d96565d1781850"> 7581</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTACT              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d82f24f2a7a952dbb84fae4dec85c2f"> 7582</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTACT_DIS          (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b33b399f06ce86ace499d8517035f55"> 7583</a></span>&#160;<span class="preprocessor">#define SHCSR_USGFAULTACT_EN           (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07584"></a><span class="lineno"> 7584</span>&#160;</div><div class="line"><a name="l07585"></a><span class="lineno"> 7585</span>&#160;<span class="comment">/* SHCSR[BUSFAULTACT] - Reads as 1 if BusFault is Active. */</span></div><div class="line"><a name="l07586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0ef0555eea3d935071d3905a00493dd"> 7586</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTACT_MSK          (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga843dd4a044bef739f7849bb628971448"> 7587</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTACT              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2916811173f449861a0c4f3b37b0271d"> 7588</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTACT_DIS          (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6934a0b4d0b2f33ff838f066b528e9ec"> 7589</a></span>&#160;<span class="preprocessor">#define SHCSR_BUSFAULTACT_EN           (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07590"></a><span class="lineno"> 7590</span>&#160;</div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="comment">/* SHCSR[MEMFAULTACT] - Reads as 1 if MemManage is Active */</span></div><div class="line"><a name="l07592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f62a9e59cc9cbaa36fee2bd61e85a33"> 7592</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTACT_MSK          (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9b8d2244057357b4a7a75d8b51afe31"> 7593</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTACT              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07594"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga782ec841bd43530d64385b550b429d2a"> 7594</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTACT_DIS          (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae30e62857580b27677dc5ce23e6247f7"> 7595</a></span>&#160;<span class="preprocessor">#define SHCSR_MEMFAULTACT_EN           (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="comment">/* Reset Value for CFSR*/</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga834142033427c21eb020291ce7e549d4"> 7598</a></span>&#160;<span class="preprocessor">#define CFSR_RVAL                      0x0</span></div><div class="line"><a name="l07599"></a><span class="lineno"> 7599</span>&#160;</div><div class="line"><a name="l07600"></a><span class="lineno"> 7600</span>&#160;<span class="comment">/* CFSR[DIVBYZERO] - Divide by zero error */</span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d82efad141fc94660854017b73f6a88"> 7601</a></span>&#160;<span class="preprocessor">#define CFSR_DIVBYZERO_MSK             (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3c26922b5879b2a000c8374b65a681e"> 7602</a></span>&#160;<span class="preprocessor">#define CFSR_DIVBYZERO                 (0x1   &lt;&lt; 25 )</span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a498e4239314def28bad7c4a8a567e4"> 7603</a></span>&#160;<span class="preprocessor">#define CFSR_DIVBYZERO_DIS             (0x0   &lt;&lt; 25 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe219a999a81be0ef16e7054f7d996ce"> 7604</a></span>&#160;<span class="preprocessor">#define CFSR_DIVBYZERO_EN              (0x1   &lt;&lt; 25 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07605"></a><span class="lineno"> 7605</span>&#160;</div><div class="line"><a name="l07606"></a><span class="lineno"> 7606</span>&#160;<span class="comment">/* CFSR[UNALIGNED] - Unaligned access error */</span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7fba1ce767e54e69b20906a89fd426e"> 7607</a></span>&#160;<span class="preprocessor">#define CFSR_UNALIGNED_MSK             (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc1e0c4c1c6a80213628a302979d413f"> 7608</a></span>&#160;<span class="preprocessor">#define CFSR_UNALIGNED                 (0x1   &lt;&lt; 24 )</span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfb392d5814b9f07422528eb5c0adc31"> 7609</a></span>&#160;<span class="preprocessor">#define CFSR_UNALIGNED_DIS             (0x0   &lt;&lt; 24 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf097a765b7ddc939898fb3b6fa344275"> 7610</a></span>&#160;<span class="preprocessor">#define CFSR_UNALIGNED_EN              (0x1   &lt;&lt; 24 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07611"></a><span class="lineno"> 7611</span>&#160;</div><div class="line"><a name="l07612"></a><span class="lineno"> 7612</span>&#160;<span class="comment">/* CFSR[NOCP] - Coprocessor access error */</span></div><div class="line"><a name="l07613"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga155992a66649960eb162b6e89950a608"> 7613</a></span>&#160;<span class="preprocessor">#define CFSR_NOCP_MSK                  (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a4ed2f62b6efd348f62bb5348d16736"> 7614</a></span>&#160;<span class="preprocessor">#define CFSR_NOCP                      (0x1   &lt;&lt; 19 )</span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga758d1e50891deeaadd9a098f53fc2211"> 7615</a></span>&#160;<span class="preprocessor">#define CFSR_NOCP_DIS                  (0x0   &lt;&lt; 19 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8499de6b1f72d6a21957558645309dbc"> 7616</a></span>&#160;<span class="preprocessor">#define CFSR_NOCP_EN                   (0x1   &lt;&lt; 19 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07617"></a><span class="lineno"> 7617</span>&#160;</div><div class="line"><a name="l07618"></a><span class="lineno"> 7618</span>&#160;<span class="comment">/* CFSR[INVPC] - Integrity check error on EXC_RETURN */</span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad925af0d83686a36e047b1320aae7d1"> 7619</a></span>&#160;<span class="preprocessor">#define CFSR_INVPC_MSK                 (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5b5603b2de49f34d268f07370841af6"> 7620</a></span>&#160;<span class="preprocessor">#define CFSR_INVPC                     (0x1   &lt;&lt; 18 )</span></div><div class="line"><a name="l07621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae39cb23c9fb8589c3cc2afd382bb963e"> 7621</a></span>&#160;<span class="preprocessor">#define CFSR_INVPC_DIS                 (0x0   &lt;&lt; 18 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9277a725dbf443282d59485d17c0e7f"> 7622</a></span>&#160;<span class="preprocessor">#define CFSR_INVPC_EN                  (0x1   &lt;&lt; 18 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07623"></a><span class="lineno"> 7623</span>&#160;</div><div class="line"><a name="l07624"></a><span class="lineno"> 7624</span>&#160;<span class="comment">/* CFSR[INVSTATE] - Invalid EPSR.T bit or illegal EPSR.IT bits for executing */</span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad80c5105f28685ee8ae3f21bec74560f"> 7625</a></span>&#160;<span class="preprocessor">#define CFSR_INVSTATE_MSK              (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdf98179485633025dfac326db5f6a1b"> 7626</a></span>&#160;<span class="preprocessor">#define CFSR_INVSTATE                  (0x1   &lt;&lt; 17 )</span></div><div class="line"><a name="l07627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ce3c65c330a03ba509b924d9d9dd0ed"> 7627</a></span>&#160;<span class="preprocessor">#define CFSR_INVSTATE_DIS              (0x0   &lt;&lt; 17 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9c722be0380172d96cf422ebc37c2a7"> 7628</a></span>&#160;<span class="preprocessor">#define CFSR_INVSTATE_EN               (0x1   &lt;&lt; 17 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07629"></a><span class="lineno"> 7629</span>&#160;</div><div class="line"><a name="l07630"></a><span class="lineno"> 7630</span>&#160;<span class="comment">/* CFSR[UNDEFINSTR] - Undefined instruction executed */</span></div><div class="line"><a name="l07631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga655b3eeeb462e5e49fda30465faa76d2"> 7631</a></span>&#160;<span class="preprocessor">#define CFSR_UNDEFINSTR_MSK            (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e52715fa4b07efa4c3ca1c73b8a79a8"> 7632</a></span>&#160;<span class="preprocessor">#define CFSR_UNDEFINSTR                (0x1   &lt;&lt; 16 )</span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada8c61a4b16484e2c470f6525fd61508"> 7633</a></span>&#160;<span class="preprocessor">#define CFSR_UNDEFINSTR_DIS            (0x0   &lt;&lt; 16 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88b5ffa250a5aa6424572a8808e41960"> 7634</a></span>&#160;<span class="preprocessor">#define CFSR_UNDEFINSTR_EN             (0x1   &lt;&lt; 16 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07635"></a><span class="lineno"> 7635</span>&#160;</div><div class="line"><a name="l07636"></a><span class="lineno"> 7636</span>&#160;<span class="comment">/* CFSR[BFARVALID] - This bit is set if the BFAR register has valid contents */</span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacbc4e2de2eb667ce531968fe80e9e647"> 7637</a></span>&#160;<span class="preprocessor">#define CFSR_BFARVALID_MSK             (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga656de7c4eb70ee5f67370e18e88814c7"> 7638</a></span>&#160;<span class="preprocessor">#define CFSR_BFARVALID                 (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18827245016adf65a658ca0c02ce9323"> 7639</a></span>&#160;<span class="preprocessor">#define CFSR_BFARVALID_DIS             (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga227de3fa025ea70bdf0040d788b005a9"> 7640</a></span>&#160;<span class="preprocessor">#define CFSR_BFARVALID_EN              (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07641"></a><span class="lineno"> 7641</span>&#160;</div><div class="line"><a name="l07642"></a><span class="lineno"> 7642</span>&#160;<span class="comment">/* CFSR[STKERR] - This bit indicates a derived bus fault has occurred on exception entry */</span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa900a0806c0aa51ac2d974245829498a"> 7643</a></span>&#160;<span class="preprocessor">#define CFSR_STKERR_MSK                (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60c132633723c2c2114d8b085906507b"> 7644</a></span>&#160;<span class="preprocessor">#define CFSR_STKERR                    (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadaf90a888d8104e0086ad16f6fea3ca5"> 7645</a></span>&#160;<span class="preprocessor">#define CFSR_STKERR_DIS                (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0c76d3e8a02c454ec32f94a41d441b0"> 7646</a></span>&#160;<span class="preprocessor">#define CFSR_STKERR_EN                 (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07647"></a><span class="lineno"> 7647</span>&#160;</div><div class="line"><a name="l07648"></a><span class="lineno"> 7648</span>&#160;<span class="comment">/* CFSR[UNSTKERR] - This bit indicates a derived bus fault has occurred on exception return */</span></div><div class="line"><a name="l07649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ca37370a0a5c7796bcd7f7119847d7f"> 7649</a></span>&#160;<span class="preprocessor">#define CFSR_UNSTKERR_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4cedd264c8ffcc07bd42fe8bc7139e1"> 7650</a></span>&#160;<span class="preprocessor">#define CFSR_UNSTKERR                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96bba6c7bdb851f8105cdbac99f11d0a"> 7651</a></span>&#160;<span class="preprocessor">#define CFSR_UNSTKERR_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07652"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga50ea14c4cb9f1df7b162865c2b93c239"> 7652</a></span>&#160;<span class="preprocessor">#define CFSR_UNSTKERR_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07653"></a><span class="lineno"> 7653</span>&#160;</div><div class="line"><a name="l07654"></a><span class="lineno"> 7654</span>&#160;<span class="comment">/* CFSR[IMPRECISERR] - Imprecise data access error */</span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c1766c4546ca3ff9b06f76b797f3b5c"> 7655</a></span>&#160;<span class="preprocessor">#define CFSR_IMPRECISERR_MSK           (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab054803f472ba2210338e6f4926c855e"> 7656</a></span>&#160;<span class="preprocessor">#define CFSR_IMPRECISERR               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47ec182df27478ae415979c71b42646a"> 7657</a></span>&#160;<span class="preprocessor">#define CFSR_IMPRECISERR_DIS           (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae08056ff6e00591a883cbba9c6478b95"> 7658</a></span>&#160;<span class="preprocessor">#define CFSR_IMPRECISERR_EN            (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07659"></a><span class="lineno"> 7659</span>&#160;</div><div class="line"><a name="l07660"></a><span class="lineno"> 7660</span>&#160;<span class="comment">/* CFSR[PRECISERR] - Precise data access error. The BFAR is written with the faulting address */</span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c439fe4d186309cd420418beefbed28"> 7661</a></span>&#160;<span class="preprocessor">#define CFSR_PRECISERR_MSK             (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa5b6420ad9132a98b8cbd1999761c79"> 7662</a></span>&#160;<span class="preprocessor">#define CFSR_PRECISERR                 (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ed9d36c8f62b33a5de1256bf303e661"> 7663</a></span>&#160;<span class="preprocessor">#define CFSR_PRECISERR_DIS             (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf47e2d8e2cbd22cefb8cfd6839c110a"> 7664</a></span>&#160;<span class="preprocessor">#define CFSR_PRECISERR_EN              (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07665"></a><span class="lineno"> 7665</span>&#160;</div><div class="line"><a name="l07666"></a><span class="lineno"> 7666</span>&#160;<span class="comment">/* CFSR[IBUSERR] - This bit indicates a bus fault on an instruction prefetch */</span></div><div class="line"><a name="l07667"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2ada70b62f954fd82be537f9a92810f"> 7667</a></span>&#160;<span class="preprocessor">#define CFSR_IBUSERR_MSK               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5e71d0c1a8cb2b867c94d001ad8b737"> 7668</a></span>&#160;<span class="preprocessor">#define CFSR_IBUSERR                   (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab172ddc517f2501a0c3ef30679dae5f6"> 7669</a></span>&#160;<span class="preprocessor">#define CFSR_IBUSERR_DIS               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0519a1715f6a2928a8ad1ff980a67c7e"> 7670</a></span>&#160;<span class="preprocessor">#define CFSR_IBUSERR_EN                (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07671"></a><span class="lineno"> 7671</span>&#160;</div><div class="line"><a name="l07672"></a><span class="lineno"> 7672</span>&#160;<span class="comment">/* CFSR[MMARVALID] - This bit is set if the MMAR register has valid contents. */</span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1bb2fb7961c5ba5bc9388b8d5059c40"> 7673</a></span>&#160;<span class="preprocessor">#define CFSR_MMARVALID_MSK             (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac29d51bfd880d1000ddaa782fe59ffcb"> 7674</a></span>&#160;<span class="preprocessor">#define CFSR_MMARVALID                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d0d6f744c9f2040b729b0f394d9ad28"> 7675</a></span>&#160;<span class="preprocessor">#define CFSR_MMARVALID_DIS             (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c45b82da1a3d2e8161176812b376c64"> 7676</a></span>&#160;<span class="preprocessor">#define CFSR_MMARVALID_EN              (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07677"></a><span class="lineno"> 7677</span>&#160;</div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="comment">/* CFSR[MSTKERR] - A derived MemManage fault has occurred on exception entry */</span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga56469f1feb575436db7c6f87c3d9a76a"> 7679</a></span>&#160;<span class="preprocessor">#define CFSR_MSTKERR_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa72b8eb11fec0ff412bba61420affe43"> 7680</a></span>&#160;<span class="preprocessor">#define CFSR_MSTKERR                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefedc1c12bf44853074d6d6a1f53ce40"> 7681</a></span>&#160;<span class="preprocessor">#define CFSR_MSTKERR_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07682"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e8f7e1fbde5059d8ff2c1079a032fa3"> 7682</a></span>&#160;<span class="preprocessor">#define CFSR_MSTKERR_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;</div><div class="line"><a name="l07684"></a><span class="lineno"> 7684</span>&#160;<span class="comment">/* CFSR[MUNSTKERR] - A derived MemManage fault has occurred on exception return */</span></div><div class="line"><a name="l07685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cb1b6ec7d7c273eb2ce294ea099a468"> 7685</a></span>&#160;<span class="preprocessor">#define CFSR_MUNSTKERR_MSK             (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae718256b29d1eede0f4135f1d8355e60"> 7686</a></span>&#160;<span class="preprocessor">#define CFSR_MUNSTKERR                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84fd02182359c62b4573ce718f734117"> 7687</a></span>&#160;<span class="preprocessor">#define CFSR_MUNSTKERR_DIS             (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga066f2b5474a96fc2df6fe68ee5e9ed9d"> 7688</a></span>&#160;<span class="preprocessor">#define CFSR_MUNSTKERR_EN              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;</div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment">/* CFSR[DACCVIOL] - Data access violation. The MMAR is set to the data address which the load store tried to access. */</span></div><div class="line"><a name="l07691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ad2e9a728382019837293e874255627"> 7691</a></span>&#160;<span class="preprocessor">#define CFSR_DACCVIOL_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e03bb72de72bf1cf65149077f38067c"> 7692</a></span>&#160;<span class="preprocessor">#define CFSR_DACCVIOL                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24eaea0f822e4b7559d284d4cf481bdc"> 7693</a></span>&#160;<span class="preprocessor">#define CFSR_DACCVIOL_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d2808f8215503975a66455fdbdfced8"> 7694</a></span>&#160;<span class="preprocessor">#define CFSR_DACCVIOL_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07695"></a><span class="lineno"> 7695</span>&#160;</div><div class="line"><a name="l07696"></a><span class="lineno"> 7696</span>&#160;<span class="comment">/* CFSR[IACCVIOL] - violation on an instruction fetch. */</span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadfef2bbc1be1106e205345f68ebc9697"> 7697</a></span>&#160;<span class="preprocessor">#define CFSR_IACCVIOL_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga40677dd577f695a2d518be813fff0551"> 7698</a></span>&#160;<span class="preprocessor">#define CFSR_IACCVIOL                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fb3026d3a86175bf9898546bf94afe3"> 7699</a></span>&#160;<span class="preprocessor">#define CFSR_IACCVIOL_DIS              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8b3b9b76bc611ae6a4544df629600a2"> 7700</a></span>&#160;<span class="preprocessor">#define CFSR_IACCVIOL_EN               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07701"></a><span class="lineno"> 7701</span>&#160;</div><div class="line"><a name="l07702"></a><span class="lineno"> 7702</span>&#160;<span class="comment">/* Reset Value for HFSR*/</span></div><div class="line"><a name="l07703"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7067956e4b7e9abbf7bc1fda514d3c65"> 7703</a></span>&#160;<span class="preprocessor">#define HFSR_RVAL                      0x0</span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;</div><div class="line"><a name="l07705"></a><span class="lineno"> 7705</span>&#160;<span class="comment">/* HFSR[DEBUGEVT] - Debug event, and the Debug Fault Status Register has been updated. */</span></div><div class="line"><a name="l07706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1052d706b954dfb6a0c45d3a8926d7da"> 7706</a></span>&#160;<span class="preprocessor">#define HFSR_DEBUGEVT_MSK              (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l07707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d5c7e822de95d2503d505cb03e799c5"> 7707</a></span>&#160;<span class="preprocessor">#define HFSR_DEBUGEVT                  (0x1   &lt;&lt; 31 )</span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ac7b3c9b252fb6f55bf1a3e08cbf8b2"> 7708</a></span>&#160;<span class="preprocessor">#define HFSR_DEBUGEVT_DIS              (0x0   &lt;&lt; 31 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacde5b733775636d2bb0a113af666c422"> 7709</a></span>&#160;<span class="preprocessor">#define HFSR_DEBUGEVT_EN               (0x1   &lt;&lt; 31 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07710"></a><span class="lineno"> 7710</span>&#160;</div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="comment">/* HFSR[FORCED] - Configurable fault cannot be activated due to priority or it was disabled. Priority escalated to a HardFault. */</span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafaa34486bc39aea255ec2d18923ed672"> 7712</a></span>&#160;<span class="preprocessor">#define HFSR_FORCED_MSK                (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44c4dcb043bfb52c1f6af197c15f2f88"> 7713</a></span>&#160;<span class="preprocessor">#define HFSR_FORCED                    (0x1   &lt;&lt; 30 )</span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace83089462a4c46be855da9763470795"> 7714</a></span>&#160;<span class="preprocessor">#define HFSR_FORCED_DIS                (0x0   &lt;&lt; 30 ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga111cac75b69532ceb1ba987a75969ea4"> 7715</a></span>&#160;<span class="preprocessor">#define HFSR_FORCED_EN                 (0x1   &lt;&lt; 30 ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07716"></a><span class="lineno"> 7716</span>&#160;</div><div class="line"><a name="l07717"></a><span class="lineno"> 7717</span>&#160;<span class="comment">/* HFSR[VECTTBL] - Fault was due to vector table read on exception processing */</span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac440fa68c992a3ef150207470cdf6fef"> 7718</a></span>&#160;<span class="preprocessor">#define HFSR_VECTTBL_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb3b8a46d62dbc8e4c20d672f1d5e5d8"> 7719</a></span>&#160;<span class="preprocessor">#define HFSR_VECTTBL                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga449530c77c43dc1159e5d7b209c37375"> 7720</a></span>&#160;<span class="preprocessor">#define HFSR_VECTTBL_DIS               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS                      */</span><span class="preprocessor"></span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb36c006190b11b3cd379548c55cef1e"> 7721</a></span>&#160;<span class="preprocessor">#define HFSR_VECTTBL_EN                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN                       */</span><span class="preprocessor"></span></div><div class="line"><a name="l07722"></a><span class="lineno"> 7722</span>&#160;</div><div class="line"><a name="l07723"></a><span class="lineno"> 7723</span>&#160;<span class="comment">/* Reset Value for MMFAR*/</span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78b83792e64056519fda6c311fda8177"> 7724</a></span>&#160;<span class="preprocessor">#define MMFAR_RVAL                     0x0</span></div><div class="line"><a name="l07725"></a><span class="lineno"> 7725</span>&#160;</div><div class="line"><a name="l07726"></a><span class="lineno"> 7726</span>&#160;<span class="comment">/* MMFAR[ADDRESS] - Data address MPU faulted. */</span></div><div class="line"><a name="l07727"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac80fc6cf5705d427ffc18b9abc1b6ab3"> 7727</a></span>&#160;<span class="preprocessor">#define MMFAR_ADDRESS_MSK              (0xFFFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;</div><div class="line"><a name="l07729"></a><span class="lineno"> 7729</span>&#160;<span class="comment">/* Reset Value for BFAR*/</span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gada995521bd1fdc9ff2223f4f706ea158"> 7730</a></span>&#160;<span class="preprocessor">#define BFAR_RVAL                      0x0</span></div><div class="line"><a name="l07731"></a><span class="lineno"> 7731</span>&#160;</div><div class="line"><a name="l07732"></a><span class="lineno"> 7732</span>&#160;<span class="comment">/* BFAR[ADDRESS] - Updated on precise data access faults */</span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18a7dd73844b0ea58ae6ecb964be7155"> 7733</a></span>&#160;<span class="preprocessor">#define BFAR_ADDRESS_MSK               (0xFFFFFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l07734"></a><span class="lineno"> 7734</span>&#160;</div><div class="line"><a name="l07735"></a><span class="lineno"> 7735</span>&#160;<span class="comment">/* Reset Value for STIR*/</span></div><div class="line"><a name="l07736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8aaafc9dcbd7c1e9ae74feb87d16157"> 7736</a></span>&#160;<span class="preprocessor">#define STIR_RVAL                      0x0</span></div><div class="line"><a name="l07737"></a><span class="lineno"> 7737</span>&#160;</div><div class="line"><a name="l07738"></a><span class="lineno"> 7738</span>&#160;<span class="comment">/* STIR[INTID] - The value written in this field is the interrupt to be triggered. */</span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8281af8eeec2c6fdffb2dafa312a65d9"> 7739</a></span>&#160;<span class="preprocessor">#define STIR_INTID_MSK                 (0x3FF &lt;&lt; 0  )</span></div><div class="line"><a name="l07740"></a><span class="lineno"> 7740</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l07741"></a><span class="lineno"> 7741</span>&#160;<span class="comment">// -----                                        PWRCTL                                        -----</span></div><div class="line"><a name="l07742"></a><span class="lineno"> 7742</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;</div><div class="line"><a name="l07744"></a><span class="lineno"> 7744</span>&#160;</div><div class="line"><a name="l07749"></a><span class="lineno"> 7749</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html"> 7750</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a4667d26b8aecaff4f4051cd0e6ae0721"> 7751</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWRCTL__TypeDef.html#a4667d26b8aecaff4f4051cd0e6ae0721">PWRMOD</a>;                    </div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a310447ba0262ddfaa5b841ff8cce5bd1"> 7752</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWRCTL__TypeDef.html#a310447ba0262ddfaa5b841ff8cce5bd1">RESERVED0</a>;</div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a81679f9cb73a963688550abd01011283"> 7753</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWRCTL__TypeDef.html#a81679f9cb73a963688550abd01011283">PWRKEY</a>;                    </div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a0119b698dbc69557e9261ec5b2487e32"> 7754</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWRCTL__TypeDef.html#a0119b698dbc69557e9261ec5b2487e32">RESERVED1</a>;</div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a1789a4e2c081c90c404a97aeea42e530"> 7755</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__PWRCTL__TypeDef.html#a1789a4e2c081c90c404a97aeea42e530">PSMCON</a>;                    </div><div class="line"><a name="l07756"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#afb52a07783c92087ab8d01091a00eb39"> 7756</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED2[111];</div><div class="line"><a name="l07757"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#abbd70c9aa3b53d2d424fecb3a344e835"> 7757</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__PWRCTL__TypeDef.html#abbd70c9aa3b53d2d424fecb3a344e835">SRAMRET</a>;                   </div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a9af94eb1ec1115e2ddbef165c6ac0ff1"> 7758</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED3[3];</div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="structADI__PWRCTL__TypeDef.html#a967ffdd25d39e192c8125a8fe8e2dd28"> 7759</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__PWRCTL__TypeDef.html#a967ffdd25d39e192c8125a8fe8e2dd28">SHUTDOWN</a>;                  </div><div class="line"><a name="l07760"></a><span class="lineno"> 7760</span>&#160;} <a class="code" href="structADI__PWRCTL__TypeDef.html">ADI_PWRCTL_TypeDef</a>;</div><div class="line"><a name="l07761"></a><span class="lineno"> 7761</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07762"></a><span class="lineno"> 7762</span>&#160;<span class="preprocessor">#define          PWRMOD                                     (*(volatile unsigned short int *) 0x40002400)</span></div><div class="line"><a name="l07763"></a><span class="lineno"> 7763</span>&#160;<span class="preprocessor">#define          PWRKEY                                     (*(volatile unsigned short int *) 0x40002404)</span></div><div class="line"><a name="l07764"></a><span class="lineno"> 7764</span>&#160;<span class="preprocessor">#define          PSMCON                                     (*(volatile unsigned char      *) 0x40002408)</span></div><div class="line"><a name="l07765"></a><span class="lineno"> 7765</span>&#160;<span class="preprocessor">#define          SRAMRET                                    (*(volatile unsigned char      *) 0x40002478)</span></div><div class="line"><a name="l07766"></a><span class="lineno"> 7766</span>&#160;<span class="preprocessor">#define          SHUTDOWN                                   (*(volatile unsigned char      *) 0x4000247C)</span></div><div class="line"><a name="l07767"></a><span class="lineno"> 7767</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07768"></a><span class="lineno"> 7768</span>&#160;</div><div class="line"><a name="l07769"></a><span class="lineno"> 7769</span>&#160;<span class="comment">/* Reset Value for PWRMOD*/</span></div><div class="line"><a name="l07770"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20a1e2d9c5a48012e449ced2d7abe3b2"> 7770</a></span>&#160;<span class="preprocessor">#define PWRMOD_RVAL                    0x100</span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;</div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment">/* PWRMOD[WICENACK] - WIC Acknowledge, for cortex M3 deep sleep mode */</span></div><div class="line"><a name="l07773"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac323001c0a5ccdf2ead30d0a9120b503"> 7773</a></span>&#160;<span class="preprocessor">#define PWRMOD_WICENACK_BBA            (*(volatile unsigned long *) 0x4204800C)</span></div><div class="line"><a name="l07774"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb7697ceec1fcd1f66e206d743bae251"> 7774</a></span>&#160;<span class="preprocessor">#define PWRMOD_WICENACK_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ddbd6c46077bc826f55a2155bac041c"> 7775</a></span>&#160;<span class="preprocessor">#define PWRMOD_WICENACK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga948131b0fd28a434602d5b9cafcb96cf"> 7776</a></span>&#160;<span class="preprocessor">#define PWRMOD_WICENACK_CLR            (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared automatically by hardware when the cortex M3 processor is not ready to enter deep sleep mode including if serial wire activity is detected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cc3eac0cae5d60e0b463e0dd9c9b711"> 7777</a></span>&#160;<span class="preprocessor">#define PWRMOD_WICENACK_SET            (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set automatically by the cortex M3 processor when ready to enter sleep deep mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07778"></a><span class="lineno"> 7778</span>&#160;</div><div class="line"><a name="l07779"></a><span class="lineno"> 7779</span>&#160;<span class="comment">/* PWRMOD[MOD] - Low Power Mode */</span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5531af52335d374a2a616e5021d5c87d"> 7780</a></span>&#160;<span class="preprocessor">#define PWRMOD_MOD_MSK                 (0x7   &lt;&lt; 0  )</span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0fa960cf6ceb542e70ee6ee219675187"> 7781</a></span>&#160;<span class="preprocessor">#define PWRMOD_MOD_FLEXI               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* FLEXI.                   */</span><span class="preprocessor"></span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1567b332f09498faad02ed713e7096e0"> 7782</a></span>&#160;<span class="preprocessor">#define PWRMOD_MOD_HIBERNATE           (0x5   &lt;&lt; 0  ) </span><span class="comment">/* HIBERNATE.               */</span><span class="preprocessor"></span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9e45ee1e00dd1693b18c87121201ab0"> 7783</a></span>&#160;<span class="preprocessor">#define PWRMOD_MOD_SHUTDOWN            (0x6   &lt;&lt; 0  ) </span><span class="comment">/* SHUTDOWN.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l07784"></a><span class="lineno"> 7784</span>&#160;</div><div class="line"><a name="l07785"></a><span class="lineno"> 7785</span>&#160;<span class="comment">/* Reset Value for PWRKEY*/</span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab854de15e96402613f5c28dde648a5e3"> 7786</a></span>&#160;<span class="preprocessor">#define PWRKEY_RVAL                    0x0</span></div><div class="line"><a name="l07787"></a><span class="lineno"> 7787</span>&#160;</div><div class="line"><a name="l07788"></a><span class="lineno"> 7788</span>&#160;<span class="comment">/* PWRKEY[VALUE] -  */</span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68db4b312da385e61b1042d78494a923"> 7789</a></span>&#160;<span class="preprocessor">#define PWRKEY_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3a289c0a7a26838a02822c0416717ad4"> 7790</a></span>&#160;<span class="preprocessor">#define PWRKEY_VALUE_KEY1              (0x4859 &lt;&lt; 0  ) </span><span class="comment">/* KEY1                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15bb9bf7dda6da4068e7573b64c998fc"> 7791</a></span>&#160;<span class="preprocessor">#define PWRKEY_VALUE_KEY2              (0xF27B &lt;&lt; 0  ) </span><span class="comment">/* KEY2                     */</span><span class="preprocessor"></span></div><div class="line"><a name="l07792"></a><span class="lineno"> 7792</span>&#160;</div><div class="line"><a name="l07793"></a><span class="lineno"> 7793</span>&#160;<span class="comment">/* Reset Value for PSMCON*/</span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65804a2a95ee8122ca7bd645fbc25749"> 7794</a></span>&#160;<span class="preprocessor">#define PSMCON_RVAL                    0x3</span></div><div class="line"><a name="l07795"></a><span class="lineno"> 7795</span>&#160;</div><div class="line"><a name="l07796"></a><span class="lineno"> 7796</span>&#160;<span class="comment">/* PSMCON[PD] - Power Supply Monitor power down bit. */</span></div><div class="line"><a name="l07797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc49307a4624f8c10e4050f4df35411b"> 7797</a></span>&#160;<span class="preprocessor">#define PSMCON_PD_BBA                  (*(volatile unsigned long *) 0x42048104)</span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d7a5bc787fb5df272c1090f7e74f259"> 7798</a></span>&#160;<span class="preprocessor">#define PSMCON_PD_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddaf8a636defa0a80495ba7b59f44cbc"> 7799</a></span>&#160;<span class="preprocessor">#define PSMCON_PD                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae405cf6d07589fbafef7e2772147bf64"> 7800</a></span>&#160;<span class="preprocessor">#define PSMCON_PD_DIS                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Power up the PSM.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac18b8e45996f5802e7d19ee62cbe48b0"> 7801</a></span>&#160;<span class="preprocessor">#define PSMCON_PD_EN                   (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Power down the PSM.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l07802"></a><span class="lineno"> 7802</span>&#160;</div><div class="line"><a name="l07803"></a><span class="lineno"> 7803</span>&#160;<span class="comment">/* Reset Value for SRAMRET*/</span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa98d7fca3f12bcec53a3597c585bbd83"> 7804</a></span>&#160;<span class="preprocessor">#define SRAMRET_RVAL                   0x1</span></div><div class="line"><a name="l07805"></a><span class="lineno"> 7805</span>&#160;</div><div class="line"><a name="l07806"></a><span class="lineno"> 7806</span>&#160;<span class="comment">/* SRAMRET[RETAIN] - SRAM retention enable bit */</span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga197d6c30664d0144e8983dabdf463023"> 7807</a></span>&#160;<span class="preprocessor">#define SRAMRET_RETAIN_BBA             (*(volatile unsigned long *) 0x42048F00)</span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf67658db40ed2e187a5b9b345faf5b2a"> 7808</a></span>&#160;<span class="preprocessor">#define SRAMRET_RETAIN_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19d89ca8e4bea9b084fc163484ae4905"> 7809</a></span>&#160;<span class="preprocessor">#define SRAMRET_RETAIN                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga320f9050e1f1ae0c691839575f51fbc5"> 7810</a></span>&#160;<span class="preprocessor">#define SRAMRET_RETAIN_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. To retain contents of the bottom 8 kB of SRAM only */</span><span class="preprocessor"></span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd9c963180ae86e7e629a5ec902eca65"> 7811</a></span>&#160;<span class="preprocessor">#define SRAMRET_RETAIN_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. To retain contents of the entire 16 kB of SRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l07812"></a><span class="lineno"> 7812</span>&#160;</div><div class="line"><a name="l07813"></a><span class="lineno"> 7813</span>&#160;<span class="comment">/* Reset Value for SHUTDOWN*/</span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga960a166c59366d2cb313bfedca4c5739"> 7814</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_RVAL                  0x0</span></div><div class="line"><a name="l07815"></a><span class="lineno"> 7815</span>&#160;</div><div class="line"><a name="l07816"></a><span class="lineno"> 7816</span>&#160;<span class="comment">/* SHUTDOWN[EINT8] - External Interrupt 8 detected during SHUTDOWN mode */</span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade3cfd4a95a28ba21da669a593f6db0f"> 7817</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT8_BBA             (*(volatile unsigned long *) 0x42048F88)</span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1fb29f7a560d255d2aed62b4152a4fc6"> 7818</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT8_MSK             (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5483d281761c92d6c33bbaeac6dd5014"> 7819</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT8                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a6fc4035b5f20c16c864d03c3b49418"> 7820</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT8_CLR             (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Cleared automatically by hardware when clearing IRQ8 in EICLR. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga541c94b1ecc6a2146418a6f4fc7dc960"> 7821</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT8_SET             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET Indicates the interrupt was detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l07822"></a><span class="lineno"> 7822</span>&#160;</div><div class="line"><a name="l07823"></a><span class="lineno"> 7823</span>&#160;<span class="comment">/* SHUTDOWN[EINT1] - External Interrupt 1 detected during SHUTDOWN mode */</span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea0c36c751ae2e54b5ca645d08224623"> 7824</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT1_BBA             (*(volatile unsigned long *) 0x42048F84)</span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81fc4f6aaba714e24520a73759ac54b1"> 7825</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT1_MSK             (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7499d96acc3ce4994454ec7c5733963"> 7826</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT1                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3cea7c83563cf0fdbcd4ab89e3bc57fc"> 7827</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT1_CLR             (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared automatically by hardware when clearing IRQ1 in EICLR. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2ccc80a86c01aa7df01d2f6d20fa46ce"> 7828</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT1_SET             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET Indicates the interrupt was detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l07829"></a><span class="lineno"> 7829</span>&#160;</div><div class="line"><a name="l07830"></a><span class="lineno"> 7830</span>&#160;<span class="comment">/* SHUTDOWN[EINT0] - External Interrupt 0 detected during SHUTDOWN mode */</span></div><div class="line"><a name="l07831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53f3e9f929fd6c70789d014f14f30be9"> 7831</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT0_BBA             (*(volatile unsigned long *) 0x42048F80)</span></div><div class="line"><a name="l07832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab45e599f5bee99559f57afba05e85e62"> 7832</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT0_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d7e08cef3e6bc72c8346f4a1d5c4d2a"> 7833</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT0                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l07834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga83aad2a199a69aff29f393e28490875f"> 7834</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT0_CLR             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared automatically by hardware when clearing IRQ0 in EICLR. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3e94cc699abc3379b69a898161388ead"> 7835</a></span>&#160;<span class="preprocessor">#define SHUTDOWN_EINT0_SET             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET Indicates the interrupt was detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="comment">// -----                                        PWM                                        -----</span></div><div class="line"><a name="l07838"></a><span class="lineno"> 7838</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l07839"></a><span class="lineno"> 7839</span>&#160;</div><div class="line"><a name="l07840"></a><span class="lineno"> 7840</span>&#160;</div><div class="line"><a name="l07845"></a><span class="lineno"> 7845</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07846"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html"> 7846</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l07847"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#aa8d784f2098863d8a2f2ba3366bdde94"> 7847</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#aa8d784f2098863d8a2f2ba3366bdde94">PWMCON0</a>;                   </div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#af0bc2321511954efe37a667a32076bab"> 7848</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#af0bc2321511954efe37a667a32076bab">RESERVED0</a>;</div><div class="line"><a name="l07849"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a6541da003d028314ebe6725f4fffc7e4"> 7849</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__PWM__TypeDef.html#a6541da003d028314ebe6725f4fffc7e4">PWMCON1</a>;                   </div><div class="line"><a name="l07850"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#aae30593502e0c7f23f7c3ad321c34b65"> 7850</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[3];</div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a700fb7446c3d8a4bb5c3b09d6ebcaa84"> 7851</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a700fb7446c3d8a4bb5c3b09d6ebcaa84">PWMCLRI</a>;                   </div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a87db5d5840976e01e6691977a6c70568"> 7852</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED2[3];</div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a58cb3664b653773ddc23bafa7cc02559"> 7853</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a58cb3664b653773ddc23bafa7cc02559">PWM0COM0</a>;                  </div><div class="line"><a name="l07854"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a40626de277685e95dc154fb69644eeab"> 7854</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a40626de277685e95dc154fb69644eeab">RESERVED3</a>;</div><div class="line"><a name="l07855"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a1f7f274770ca7cbeccad97784c06c0b9"> 7855</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a1f7f274770ca7cbeccad97784c06c0b9">PWM0COM1</a>;                  </div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a92057bbf4e47bb477c219731a9b6000c"> 7856</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a92057bbf4e47bb477c219731a9b6000c">RESERVED4</a>;</div><div class="line"><a name="l07857"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#af4d01e2668f96f6f22c9d98e8649955d"> 7857</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#af4d01e2668f96f6f22c9d98e8649955d">PWM0COM2</a>;                  </div><div class="line"><a name="l07858"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a9f6302995cce17e80d530719319879d5"> 7858</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a9f6302995cce17e80d530719319879d5">RESERVED5</a>;</div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a4675462c007fc5f3742087ef9c32009f"> 7859</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a4675462c007fc5f3742087ef9c32009f">PWM0LEN</a>;                   </div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#aaf511f5aeb0eb3081dcb6d135e3849a5"> 7860</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#aaf511f5aeb0eb3081dcb6d135e3849a5">RESERVED6</a>;</div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a92b1c7c134b22c83cbfb5ffe1ab9fb97"> 7861</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a92b1c7c134b22c83cbfb5ffe1ab9fb97">PWM1COM0</a>;                  </div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a70770bb2b048403c6b1416d5987b5dbf"> 7862</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a70770bb2b048403c6b1416d5987b5dbf">RESERVED7</a>;</div><div class="line"><a name="l07863"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a0ea60c65ea57f06602d3566b0f533a34"> 7863</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a0ea60c65ea57f06602d3566b0f533a34">PWM1COM1</a>;                  </div><div class="line"><a name="l07864"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a57a8d597f4ce2cc8407276b232bfb0ff"> 7864</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a57a8d597f4ce2cc8407276b232bfb0ff">RESERVED8</a>;</div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#ab12a6a4976a64c241eb30873fac0b86a"> 7865</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#ab12a6a4976a64c241eb30873fac0b86a">PWM1COM2</a>;                  </div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#abba74166dbcccf6b26080446cbb126c9"> 7866</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#abba74166dbcccf6b26080446cbb126c9">RESERVED9</a>;</div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#aa48b0abd0863d0c8f2e0bc4eaa2e642e"> 7867</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#aa48b0abd0863d0c8f2e0bc4eaa2e642e">PWM1LEN</a>;                   </div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a9552c1a79060ad0c45c09dc61e1b5157"> 7868</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a9552c1a79060ad0c45c09dc61e1b5157">RESERVED10</a>;</div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a5893aa1cb406662ef65bf8bbb64d2196"> 7869</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a5893aa1cb406662ef65bf8bbb64d2196">PWM2COM0</a>;                  </div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#ada57d2fb5364f6f014ea09101cbaf013"> 7870</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#ada57d2fb5364f6f014ea09101cbaf013">RESERVED11</a>;</div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a4bdaea3e42f53c8f9e5ab3a8b8832021"> 7871</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a4bdaea3e42f53c8f9e5ab3a8b8832021">PWM2COM1</a>;                  </div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a6bc79fa716ca8adc79848370f8f3ed5e"> 7872</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a6bc79fa716ca8adc79848370f8f3ed5e">RESERVED12</a>;</div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#acc1c55efcfdedcd8b4b1cdefc7c1c71d"> 7873</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#acc1c55efcfdedcd8b4b1cdefc7c1c71d">PWM2COM2</a>;                  </div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a94759b3eebef3d9c9fd6d3e4cf509407"> 7874</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a94759b3eebef3d9c9fd6d3e4cf509407">RESERVED13</a>;</div><div class="line"><a name="l07875"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a1dd4ad7b04d616977f74aafe6d1380dc"> 7875</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a1dd4ad7b04d616977f74aafe6d1380dc">PWM2LEN</a>;                   </div><div class="line"><a name="l07876"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#ac940e24f4030e93353a42e97eb866e07"> 7876</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#ac940e24f4030e93353a42e97eb866e07">RESERVED14</a>;</div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a5ca3f9ab1246a3c11ead07fd38bb0b96"> 7877</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a5ca3f9ab1246a3c11ead07fd38bb0b96">PWM3COM0</a>;                  </div><div class="line"><a name="l07878"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a2545d8d89bd669baca8765614a911539"> 7878</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a2545d8d89bd669baca8765614a911539">RESERVED15</a>;</div><div class="line"><a name="l07879"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#adf485871c79b8d2e60759a8d6389afae"> 7879</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#adf485871c79b8d2e60759a8d6389afae">PWM3COM1</a>;                  </div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#ad3799b02ab11c3646ef0b3aebcf34e09"> 7880</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#ad3799b02ab11c3646ef0b3aebcf34e09">RESERVED16</a>;</div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a49a92bd214c2ee6205d8e25aa2ef3696"> 7881</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a49a92bd214c2ee6205d8e25aa2ef3696">PWM3COM2</a>;                  </div><div class="line"><a name="l07882"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#a6d33a882266e3c7950c0a349622a1a37"> 7882</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#a6d33a882266e3c7950c0a349622a1a37">RESERVED17</a>;</div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="structADI__PWM__TypeDef.html#ad0b8a6f733b74c4cc5cf2f911ef051f1"> 7883</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__PWM__TypeDef.html#ad0b8a6f733b74c4cc5cf2f911ef051f1">PWM3LEN</a>;                   </div><div class="line"><a name="l07884"></a><span class="lineno"> 7884</span>&#160;} <a class="code" href="structADI__PWM__TypeDef.html">ADI_PWM_TypeDef</a>;</div><div class="line"><a name="l07885"></a><span class="lineno"> 7885</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07886"></a><span class="lineno"> 7886</span>&#160;<span class="preprocessor">#define          PWMCON0                                    (*(volatile unsigned short int *) 0x40001000)</span></div><div class="line"><a name="l07887"></a><span class="lineno"> 7887</span>&#160;<span class="preprocessor">#define          PWMCON1                                    (*(volatile unsigned char      *) 0x40001004)</span></div><div class="line"><a name="l07888"></a><span class="lineno"> 7888</span>&#160;<span class="preprocessor">#define          PWMCLRI                                    (*(volatile unsigned short int *) 0x40001008)</span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor">#define          PWM0COM0                                   (*(volatile unsigned short int *) 0x40001010)</span></div><div class="line"><a name="l07890"></a><span class="lineno"> 7890</span>&#160;<span class="preprocessor">#define          PWM0COM1                                   (*(volatile unsigned short int *) 0x40001014)</span></div><div class="line"><a name="l07891"></a><span class="lineno"> 7891</span>&#160;<span class="preprocessor">#define          PWM0COM2                                   (*(volatile unsigned short int *) 0x40001018)</span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor">#define          PWM0LEN                                    (*(volatile unsigned short int *) 0x4000101C)</span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;<span class="preprocessor">#define          PWM1COM0                                   (*(volatile unsigned short int *) 0x40001020)</span></div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="preprocessor">#define          PWM1COM1                                   (*(volatile unsigned short int *) 0x40001024)</span></div><div class="line"><a name="l07895"></a><span class="lineno"> 7895</span>&#160;<span class="preprocessor">#define          PWM1COM2                                   (*(volatile unsigned short int *) 0x40001028)</span></div><div class="line"><a name="l07896"></a><span class="lineno"> 7896</span>&#160;<span class="preprocessor">#define          PWM1LEN                                    (*(volatile unsigned short int *) 0x4000102C)</span></div><div class="line"><a name="l07897"></a><span class="lineno"> 7897</span>&#160;<span class="preprocessor">#define          PWM2COM0                                   (*(volatile unsigned short int *) 0x40001030)</span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor">#define          PWM2COM1                                   (*(volatile unsigned short int *) 0x40001034)</span></div><div class="line"><a name="l07899"></a><span class="lineno"> 7899</span>&#160;<span class="preprocessor">#define          PWM2COM2                                   (*(volatile unsigned short int *) 0x40001038)</span></div><div class="line"><a name="l07900"></a><span class="lineno"> 7900</span>&#160;<span class="preprocessor">#define          PWM2LEN                                    (*(volatile unsigned short int *) 0x4000103C)</span></div><div class="line"><a name="l07901"></a><span class="lineno"> 7901</span>&#160;<span class="preprocessor">#define          PWM3COM0                                   (*(volatile unsigned short int *) 0x40001040)</span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor">#define          PWM3COM1                                   (*(volatile unsigned short int *) 0x40001044)</span></div><div class="line"><a name="l07903"></a><span class="lineno"> 7903</span>&#160;<span class="preprocessor">#define          PWM3COM2                                   (*(volatile unsigned short int *) 0x40001048)</span></div><div class="line"><a name="l07904"></a><span class="lineno"> 7904</span>&#160;<span class="preprocessor">#define          PWM3LEN                                    (*(volatile unsigned short int *) 0x4000104C)</span></div><div class="line"><a name="l07905"></a><span class="lineno"> 7905</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;</div><div class="line"><a name="l07907"></a><span class="lineno"> 7907</span>&#160;<span class="comment">/* Reset Value for PWMCON0*/</span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga946590bd7037768c1168058bd58f02fb"> 7908</a></span>&#160;<span class="preprocessor">#define PWMCON0_RVAL                   0x12</span></div><div class="line"><a name="l07909"></a><span class="lineno"> 7909</span>&#160;</div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="comment">/* PWMCON0[SYNC] - PWM Synchronization. */</span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15eb888ee744bf08131f48337317267f"> 7911</a></span>&#160;<span class="preprocessor">#define PWMCON0_SYNC_BBA               (*(volatile unsigned long *) 0x4202003C)</span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf47c8ec4f593221d3908ae84b65ed27e"> 7912</a></span>&#160;<span class="preprocessor">#define PWMCON0_SYNC_MSK               (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0576286090ee871891ea336325719a86"> 7913</a></span>&#160;<span class="preprocessor">#define PWMCON0_SYNC                   (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l07914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3f71db8aa02498d569f246e5553c4be"> 7914</a></span>&#160;<span class="preprocessor">#define PWMCON0_SYNC_DIS               (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. Ignore transitions on the PWMSYNC pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59b26018f07302e50070823f2feba271"> 7915</a></span>&#160;<span class="preprocessor">#define PWMCON0_SYNC_EN                (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. All PWM counters are reset on the next clock edge after the detection of a falling edge on the PWMSYNC pin. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07916"></a><span class="lineno"> 7916</span>&#160;</div><div class="line"><a name="l07917"></a><span class="lineno"> 7917</span>&#160;<span class="comment">/* PWMCON0[PWM7INV] - Inversion of PWM output. Available in standard mode only. */</span></div><div class="line"><a name="l07918"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bea4f7f443ed032005a721a4258cdf2"> 7918</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM7INV_BBA            (*(volatile unsigned long *) 0x42020038)</span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7912014796da149ae14d66cc87239ba3"> 7919</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM7INV_MSK            (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga080f0df72597938c0bec85ab65a6a5a1"> 7920</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM7INV                (0x1   &lt;&lt; 14 )</span></div><div class="line"><a name="l07921"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga176017fa55e0ab4856e7eef7f3da09cc"> 7921</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM7INV_DIS            (0x0   &lt;&lt; 14 ) </span><span class="comment">/* DIS. PWM7 is normal.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l07922"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3d3de6291b587e985f18edc5d390ba84"> 7922</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM7INV_EN             (0x1   &lt;&lt; 14 ) </span><span class="comment">/* EN. Invert PWM7.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l07923"></a><span class="lineno"> 7923</span>&#160;</div><div class="line"><a name="l07924"></a><span class="lineno"> 7924</span>&#160;<span class="comment">/* PWMCON0[PWM5INV] - Inversion of PWM output. Available in standard mode only. */</span></div><div class="line"><a name="l07925"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4b57a86ed0a46e9b70b602fe48f12dd5"> 7925</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM5INV_BBA            (*(volatile unsigned long *) 0x42020034)</span></div><div class="line"><a name="l07926"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga606e92f99a3e04daa420ef275356ad16"> 7926</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM5INV_MSK            (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07927"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a2d16e4789f127dda0b783fab20f56e"> 7927</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM5INV                (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l07928"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafab24a16d75a054ae9372bdeb0a87f11"> 7928</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM5INV_DIS            (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. PWM5 is normal.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l07929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf484c2e10cf15f55ea46f6d8be7d6b54"> 7929</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM5INV_EN             (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Invert PWM5.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;</div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="comment">/* PWMCON0[PWM3INV] - Inversion of PWM output. Available in standard mode only. */</span></div><div class="line"><a name="l07932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74d3ddd1f37279f228b4cf13d1e2ef15"> 7932</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM3INV_BBA            (*(volatile unsigned long *) 0x42020030)</span></div><div class="line"><a name="l07933"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac628d5bf90fd936f24e323fff829af7d"> 7933</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM3INV_MSK            (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07934"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58efb1aa8756d993a5304c23304220bf"> 7934</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM3INV                (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l07935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09948a748a91664db4b4ba91684fb2ee"> 7935</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM3INV_DIS            (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. PWM3 is normal.     */</span><span class="preprocessor"></span></div><div class="line"><a name="l07936"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9c502a8aef54d0bd7ff7917b5b69ffe"> 7936</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM3INV_EN             (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Invert PWM3.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;</div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="comment">/* PWMCON0[PWM1INV] - Inversion of PWM output. Available in standard mode only. */</span></div><div class="line"><a name="l07939"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca1b9cd8bcf52005501b133ee47531bf"> 7939</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM1INV_BBA            (*(volatile unsigned long *) 0x4202002C)</span></div><div class="line"><a name="l07940"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga43b896edfe38e92c307834781e02587f"> 7940</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM1INV_MSK            (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f69ffb774ce7050f8c4689a149b1306"> 7941</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM1INV                (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l07942"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga297543b9986bc04f6b3e07bd7582b6df"> 7942</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM1INV_DIS            (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS.  PWM1 is normal.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l07943"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d695f6456d7c9c19f016d5857433a3d"> 7943</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWM1INV_EN             (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Invert PWM1.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;</div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="comment">/* PWMCON0[PWMIEN] - Enable PWM interrupts. */</span></div><div class="line"><a name="l07946"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga816bcda88442862e0231cc0ace093437"> 7946</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMIEN_BBA             (*(volatile unsigned long *) 0x42020028)</span></div><div class="line"><a name="l07947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33494d98c559f6d0cfbe4aaf7f95fc2d"> 7947</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMIEN_MSK             (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0beb94069a4a18cafe53d984f4b5266"> 7948</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMIEN                 (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l07949"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga39bf49eb17cd52d189d636fd42dfbbbc"> 7949</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMIEN_DIS             (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Disable PWM interrupts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07950"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2b8dc4cab5f9284aefdb7dc6f6340ae"> 7950</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMIEN_EN              (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN.  Enable PWM interrupts. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;</div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="comment">/* PWMCON0[ENA] - Enable PWM outputs. Available in H-Bridge mode only. */</span></div><div class="line"><a name="l07953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2fafe8d07bd7edf5543a66da1bfe3f8f"> 7953</a></span>&#160;<span class="preprocessor">#define PWMCON0_ENA_BBA                (*(volatile unsigned long *) 0x42020024)</span></div><div class="line"><a name="l07954"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga02f8bc9a75a4dfb840ed8a70b59d684c"> 7954</a></span>&#160;<span class="preprocessor">#define PWMCON0_ENA_MSK                (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07955"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d72569c0b6fa9d779d0ffb3d1dcf71d"> 7955</a></span>&#160;<span class="preprocessor">#define PWMCON0_ENA                    (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l07956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18fc55d22b9ac219aaac641684a74b10"> 7956</a></span>&#160;<span class="preprocessor">#define PWMCON0_ENA_DIS                (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable PWM outputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4661ede934c851711621994ec6694c94"> 7957</a></span>&#160;<span class="preprocessor">#define PWMCON0_ENA_EN                 (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. Enable PWM outputs.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;</div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;<span class="comment">/* PWMCON0[PWMCP] - PWM Clock Prescaler. Sets UCLK divider. */</span></div><div class="line"><a name="l07960"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b55adce51f1e97f79ace3f829783593"> 7960</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_MSK              (0x7   &lt;&lt; 6  )</span></div><div class="line"><a name="l07961"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44efe63267475da7c35cab3ef6c9a033"> 7961</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV2         (0x0   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/2.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l07962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94763ecacf6f331a2e6ab13d8d7e1128"> 7962</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV4         (0x1   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/4.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l07963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d33f35ea8df0da80176d3006ce73a1c"> 7963</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV8         (0x2   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/8.                  */</span><span class="preprocessor"></span></div><div class="line"><a name="l07964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35d97b4b98e62607f5c6ab7c9c69091f"> 7964</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV16        (0x3   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/16.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga484ae0a51ea8ed532da3250fd4c3bb0a"> 7965</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV32        (0x4   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/32.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5d5442bfbba79692d0e10faa957fc2d"> 7966</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV64        (0x5   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/64.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07967"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2025a9976af3acbb6b132df5194e0df5"> 7967</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV128       (0x6   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/128.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l07968"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6170a8db0cb57eada3c6862553736f77"> 7968</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMCP_UCLKDIV256       (0x7   &lt;&lt; 6  ) </span><span class="comment">/* UCLK/256.                */</span><span class="preprocessor"></span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;</div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="comment">/* PWMCON0[POINV] - Invert all PWM outputs. Available in H-Bridge mode only. */</span></div><div class="line"><a name="l07971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab0a656aa721bfc38776f16ab203f6d1"> 7971</a></span>&#160;<span class="preprocessor">#define PWMCON0_POINV_BBA              (*(volatile unsigned long *) 0x42020014)</span></div><div class="line"><a name="l07972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f46c3ee85640138e9a6c977caca2349"> 7972</a></span>&#160;<span class="preprocessor">#define PWMCON0_POINV_MSK              (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07973"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0fcce73fb6bc67a157a215616c8e884"> 7973</a></span>&#160;<span class="preprocessor">#define PWMCON0_POINV                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l07974"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7c9bb6352a680bce6a6bdf69bdc6cad"> 7974</a></span>&#160;<span class="preprocessor">#define PWMCON0_POINV_DIS              (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. PWM outputs as normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07975"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5683d9306b2f63d04ac169a27e6e455f"> 7975</a></span>&#160;<span class="preprocessor">#define PWMCON0_POINV_EN               (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Invert all PWM outputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;</div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="comment">/* PWMCON0[HOFF] - High Side Off. Available in H-Bridge mode only. */</span></div><div class="line"><a name="l07978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbf868ac753764ad8c2f69a44c14e5a3"> 7978</a></span>&#160;<span class="preprocessor">#define PWMCON0_HOFF_BBA               (*(volatile unsigned long *) 0x42020010)</span></div><div class="line"><a name="l07979"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga876ba3c3203530041f94c0796ac2ef4b"> 7979</a></span>&#160;<span class="preprocessor">#define PWMCON0_HOFF_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fbd8277604830e577f9a835857a1506"> 7980</a></span>&#160;<span class="preprocessor">#define PWMCON0_HOFF                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l07981"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3bbbaef6da75f9e34c526b9f4e6585d0"> 7981</a></span>&#160;<span class="preprocessor">#define PWMCON0_HOFF_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. PWM outputs as normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07982"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga420f0336e5400a33ad87469652c2d5d5"> 7982</a></span>&#160;<span class="preprocessor">#define PWMCON0_HOFF_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Force PWM0 and PWM2 outputs high and PWM1 and PWM3 low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;</div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="comment">/* PWMCON0[LCOMP] - Load Compare Registers. */</span></div><div class="line"><a name="l07985"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddae0c5e57b19056195eac4af5617560"> 7985</a></span>&#160;<span class="preprocessor">#define PWMCON0_LCOMP_BBA              (*(volatile unsigned long *) 0x4202000C)</span></div><div class="line"><a name="l07986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf8f31ae218a5e48b00ee4948f5b21d5"> 7986</a></span>&#160;<span class="preprocessor">#define PWMCON0_LCOMP_MSK              (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7194b0a3ec4583a95857faf3a9e1be30"> 7987</a></span>&#160;<span class="preprocessor">#define PWMCON0_LCOMP                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l07988"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6892bf89b52f0a9f396e748c3538b50e"> 7988</a></span>&#160;<span class="preprocessor">#define PWMCON0_LCOMP_DIS              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Use the values previously stored in the internal compare registers. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07989"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga871ef1a220083211ad8f629366b2499f"> 7989</a></span>&#160;<span class="preprocessor">#define PWMCON0_LCOMP_EN               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Load the internal compare registers with the values in PWMxCOMx on the next transition of the PWM timer from 0x00 to 0x01. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;</div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;<span class="comment">/* PWMCON0[DIR] - Direction Control. Available in H-Bridge mode only. */</span></div><div class="line"><a name="l07992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafedcd4fc1684a57b9c3d80a849c2e455"> 7992</a></span>&#160;<span class="preprocessor">#define PWMCON0_DIR_BBA                (*(volatile unsigned long *) 0x42020008)</span></div><div class="line"><a name="l07993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac930d823db473476689f55977c083ce4"> 7993</a></span>&#160;<span class="preprocessor">#define PWMCON0_DIR_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87ff948b615cbc6c97f168442c4c0138"> 7994</a></span>&#160;<span class="preprocessor">#define PWMCON0_DIR                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l07995"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d9ae2918f7925781b468687cccfc915"> 7995</a></span>&#160;<span class="preprocessor">#define PWMCON0_DIR_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Enable PWM2 and PWM3 as the output signals while PWM0 and PWM1 are held low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07996"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a855752be22f3295e75b29b945b2fb5"> 7996</a></span>&#160;<span class="preprocessor">#define PWMCON0_DIR_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable PWM0 and PWM1 as the output signals while PWM2 and PWM3 are held low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;</div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="comment">/* PWMCON0[HMODE] - Enable H-Bridge Mode. */</span></div><div class="line"><a name="l07999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3eeaca0c91b82d4c13e6c50e66a9b7e9"> 7999</a></span>&#160;<span class="preprocessor">#define PWMCON0_HMODE_BBA              (*(volatile unsigned long *) 0x42020004)</span></div><div class="line"><a name="l08000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0029c6a0614ded6a54ac34073498df7e"> 8000</a></span>&#160;<span class="preprocessor">#define PWMCON0_HMODE_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0fe789ff94e4091aac3b42249828a23"> 8001</a></span>&#160;<span class="preprocessor">#define PWMCON0_HMODE                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08002"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2ea0dbea175acca2531accc8bdef78c"> 8002</a></span>&#160;<span class="preprocessor">#define PWMCON0_HMODE_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. The PWM operates in standard mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08003"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga688840e8d1bc81be78ec4e438efee687"> 8003</a></span>&#160;<span class="preprocessor">#define PWMCON0_HMODE_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. The PWM is configured in H-Bridge mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;</div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="comment">/* PWMCON0[PWMEN] - Enable all PWM outputs. */</span></div><div class="line"><a name="l08006"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12c990a396793a2814f9a67397e95ff8"> 8006</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMEN_BBA              (*(volatile unsigned long *) 0x42020000)</span></div><div class="line"><a name="l08007"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac4923ce80418591123c72694944115e5"> 8007</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMEN_MSK              (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08008"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga602f46c31d337c3c8afb3b9e94dd218f"> 8008</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMEN                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08009"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72fc85a168e9f53dc2f0b59b60cafd07"> 8009</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMEN_DIS              (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disables all PWM outputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08010"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga710cb504b3474a7981a8596a60fdaeb1"> 8010</a></span>&#160;<span class="preprocessor">#define PWMCON0_PWMEN_EN               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enables all PWM outputs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="comment">/* Reset Value for PWMCON1*/</span></div><div class="line"><a name="l08013"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3820a2c1f08c014183f43c7a494fd3e6"> 8013</a></span>&#160;<span class="preprocessor">#define PWMCON1_RVAL                   0x0</span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;</div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="comment">/* PWMCON1[TRIPEN] - Enable PWM trip functionality. */</span></div><div class="line"><a name="l08016"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25a6089678772a89ee64fb43f99637c7"> 8016</a></span>&#160;<span class="preprocessor">#define PWMCON1_TRIPEN_BBA             (*(volatile unsigned long *) 0x42020098)</span></div><div class="line"><a name="l08017"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga324e6d163c1113ecd5a70f070d9c28db"> 8017</a></span>&#160;<span class="preprocessor">#define PWMCON1_TRIPEN_MSK             (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08018"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1d63928f3494ae099a111785b8db132"> 8018</a></span>&#160;<span class="preprocessor">#define PWMCON1_TRIPEN                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08019"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8d7235fa1a5342e3f3468c678357bec"> 8019</a></span>&#160;<span class="preprocessor">#define PWMCON1_TRIPEN_DIS             (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS. Disable PWM trip functionality. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08020"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37df7a6f0ab86da506a13d6ade792dcb"> 8020</a></span>&#160;<span class="preprocessor">#define PWMCON1_TRIPEN_EN              (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN. Enable PWM trip functionality. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;</div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="comment">/* Reset Value for PWMCLRI*/</span></div><div class="line"><a name="l08023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61253013890a1b484ba0542b868bf873"> 8023</a></span>&#160;<span class="preprocessor">#define PWMCLRI_RVAL                   0x0</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;</div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;<span class="comment">/* PWMCLRI[TRIP] - Clear the latched trip interrupt. This bit always reads 0. */</span></div><div class="line"><a name="l08026"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a8869faa3001dec199827d9492bb58a"> 8026</a></span>&#160;<span class="preprocessor">#define PWMCLRI_TRIP_BBA               (*(volatile unsigned long *) 0x42020110)</span></div><div class="line"><a name="l08027"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ce8e5e49245880f5954fd5c9daebb63"> 8027</a></span>&#160;<span class="preprocessor">#define PWMCLRI_TRIP_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08028"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24efb242cf1420a6dda1f37b09d373c4"> 8028</a></span>&#160;<span class="preprocessor">#define PWMCLRI_TRIP                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fc689c5ae50542b373751f5a8ed5041"> 8029</a></span>&#160;<span class="preprocessor">#define PWMCLRI_TRIP_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Clear the latched PWMTRIP interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;</div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="comment">/* PWMCLRI[IRQPWM3] - Clear the latched PWM3 interrupt. This bit always reads 0. */</span></div><div class="line"><a name="l08032"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac84207c22718cbddd3df4495526bbc1b"> 8032</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM3_BBA            (*(volatile unsigned long *) 0x4202010C)</span></div><div class="line"><a name="l08033"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45b249286e9f938bd1691b4c1a0dc9ca"> 8033</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM3_MSK            (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08034"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3b2c4ed61551999baf9dc09ac018a29c"> 8034</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM3                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaecd7e26e81087fc66e7ccd2176250574"> 8035</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM3_EN             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Clear the latched IRQPWM3 interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;</div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="comment">/* PWMCLRI[IRQPWM2] - Clear the latched PWM2 interrupt. This bit always reads 0. */</span></div><div class="line"><a name="l08038"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f94cd30efc4dc75c24dca112673ef29"> 8038</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM2_BBA            (*(volatile unsigned long *) 0x42020108)</span></div><div class="line"><a name="l08039"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6901fe32d6882c92f80ca6609f0e3438"> 8039</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM2_MSK            (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08040"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98f249d16e52d8e209d406c61cf57cce"> 8040</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM2                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08041"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacceabb0ab5cca0dc51086f9b671b59df"> 8041</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM2_EN             (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Clear the latched IRQPWM2 interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;</div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="comment">/* PWMCLRI[IRQPWM1] - Clear the latched PWM1 interrupt. This bit always reads 0. */</span></div><div class="line"><a name="l08044"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga265bd6c901d8aba43155007887660c2d"> 8044</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM1_BBA            (*(volatile unsigned long *) 0x42020104)</span></div><div class="line"><a name="l08045"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaafc0c6202c2acbc3af3b60f806b46d49"> 8045</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM1_MSK            (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08046"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb33ef1e7977ed69dee2e010b8b222cf"> 8046</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM1                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08047"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad2c2be136ceb39318e4940121d54c6fc"> 8047</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM1_EN             (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Clear the latched IRQPWM1 interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;</div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/* PWMCLRI[IRQPWM0] - Clear the latched PWM0 interrupt. This bit always reads 0. */</span></div><div class="line"><a name="l08050"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a15ea2e273e1a3bf010085987cb73e3"> 8050</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM0_BBA            (*(volatile unsigned long *) 0x42020100)</span></div><div class="line"><a name="l08051"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf6a79879a9c8a97def79e3fcea7f3744"> 8051</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM0_MSK            (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08052"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga83d83bb91943145059bedb7c6df37970"> 8052</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM0                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga931df1b72f5bcae1903bec6d3c15e749"> 8053</a></span>&#160;<span class="preprocessor">#define PWMCLRI_IRQPWM0_EN             (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Clear the latched IRQPWM0 interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;</div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="comment">/* Reset Value for PWM0COM0*/</span></div><div class="line"><a name="l08056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdcb9a2e6567b8007dcbd922b8c9b5c0"> 8056</a></span>&#160;<span class="preprocessor">#define PWM0COM0_RVAL                  0x0</span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;</div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="comment">/* PWM0COM0[VALUE] -  */</span></div><div class="line"><a name="l08059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13124c09c334fb193a3250c2bde34c4f"> 8059</a></span>&#160;<span class="preprocessor">#define PWM0COM0_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;</div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="comment">/* Reset Value for PWM0COM1*/</span></div><div class="line"><a name="l08062"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1c88cd047404a008cde6b4e054b90ad"> 8062</a></span>&#160;<span class="preprocessor">#define PWM0COM1_RVAL                  0x0</span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;</div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment">/* PWM0COM1[VALUE] -  */</span></div><div class="line"><a name="l08065"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58ad410069040b230362376eb9b5fa82"> 8065</a></span>&#160;<span class="preprocessor">#define PWM0COM1_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;</div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment">/* Reset Value for PWM0COM2*/</span></div><div class="line"><a name="l08068"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga377502102e32c6010a3eebd4ae81eb09"> 8068</a></span>&#160;<span class="preprocessor">#define PWM0COM2_RVAL                  0x0</span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;</div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="comment">/* PWM0COM2[VALUE] -  */</span></div><div class="line"><a name="l08071"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1bea69a184773b5bf5858c0b9211edd3"> 8071</a></span>&#160;<span class="preprocessor">#define PWM0COM2_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;</div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="comment">/* Reset Value for PWM0LEN*/</span></div><div class="line"><a name="l08074"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca38decf72bf5bdc4eafd10bed27d313"> 8074</a></span>&#160;<span class="preprocessor">#define PWM0LEN_RVAL                   0x0</span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;</div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="comment">/* PWM0LEN[VALUE] -  */</span></div><div class="line"><a name="l08077"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdc32a63a6a858bbd9b92db7cadb9199"> 8077</a></span>&#160;<span class="preprocessor">#define PWM0LEN_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment">/* Reset Value for PWM1COM0*/</span></div><div class="line"><a name="l08080"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa725108fe1937254e506c30e82939d72"> 8080</a></span>&#160;<span class="preprocessor">#define PWM1COM0_RVAL                  0x0</span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;</div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="comment">/* PWM1COM0[VALUE] -  */</span></div><div class="line"><a name="l08083"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad454e92fda5c27b3a75c72ec2404740b"> 8083</a></span>&#160;<span class="preprocessor">#define PWM1COM0_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;</div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="comment">/* Reset Value for PWM1COM1*/</span></div><div class="line"><a name="l08086"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafb6e68ee2e7eece90b88d204a3fe1271"> 8086</a></span>&#160;<span class="preprocessor">#define PWM1COM1_RVAL                  0x0</span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;</div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="comment">/* PWM1COM1[VALUE] -  */</span></div><div class="line"><a name="l08089"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf8917dd151e4f4f76141edfc5892c4f"> 8089</a></span>&#160;<span class="preprocessor">#define PWM1COM1_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;</div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="comment">/* Reset Value for PWM1COM2*/</span></div><div class="line"><a name="l08092"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68462c3ca4b0b876f1b81645bdf62676"> 8092</a></span>&#160;<span class="preprocessor">#define PWM1COM2_RVAL                  0x0</span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment">/* PWM1COM2[VALUE] -  */</span></div><div class="line"><a name="l08095"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fc103ee9b0446c3de5694d66f2a3916"> 8095</a></span>&#160;<span class="preprocessor">#define PWM1COM2_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">/* Reset Value for PWM1LEN*/</span></div><div class="line"><a name="l08098"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga760a72c404d59497e12314f3902494cc"> 8098</a></span>&#160;<span class="preprocessor">#define PWM1LEN_RVAL                   0x0</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;</div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;<span class="comment">/* PWM1LEN[VALUE] -  */</span></div><div class="line"><a name="l08101"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ee87387220e88f3cdefd384034194a1"> 8101</a></span>&#160;<span class="preprocessor">#define PWM1LEN_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;</div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="comment">/* Reset Value for PWM2COM0*/</span></div><div class="line"><a name="l08104"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e2d1491bb4be2d7eedc9509f3486244"> 8104</a></span>&#160;<span class="preprocessor">#define PWM2COM0_RVAL                  0x0</span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;</div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;<span class="comment">/* PWM2COM0[VALUE] -  */</span></div><div class="line"><a name="l08107"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f6b61e62d2a7d20a02ba5d0a6be39a0"> 8107</a></span>&#160;<span class="preprocessor">#define PWM2COM0_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;</div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="comment">/* Reset Value for PWM2COM1*/</span></div><div class="line"><a name="l08110"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06cf79a5724e92be02c5607bfd6345f8"> 8110</a></span>&#160;<span class="preprocessor">#define PWM2COM1_RVAL                  0x0</span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">/* PWM2COM1[VALUE] -  */</span></div><div class="line"><a name="l08113"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga71ab867e4f87188669b1f3900dd2a457"> 8113</a></span>&#160;<span class="preprocessor">#define PWM2COM1_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;</div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="comment">/* Reset Value for PWM2COM2*/</span></div><div class="line"><a name="l08116"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga999edb3066a7c9e5f22bce3ca249aa0c"> 8116</a></span>&#160;<span class="preprocessor">#define PWM2COM2_RVAL                  0x0</span></div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;</div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="comment">/* PWM2COM2[VALUE] -  */</span></div><div class="line"><a name="l08119"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacded9eda74d4aca76e889ff7a1708080"> 8119</a></span>&#160;<span class="preprocessor">#define PWM2COM2_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;</div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;<span class="comment">/* Reset Value for PWM2LEN*/</span></div><div class="line"><a name="l08122"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4be52b6eae8d8eacb048e2016ea005c1"> 8122</a></span>&#160;<span class="preprocessor">#define PWM2LEN_RVAL                   0x0</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;</div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="comment">/* PWM2LEN[VALUE] -  */</span></div><div class="line"><a name="l08125"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8aa0a085a27278af434c151252bfb30"> 8125</a></span>&#160;<span class="preprocessor">#define PWM2LEN_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;</div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment">/* Reset Value for PWM3COM0*/</span></div><div class="line"><a name="l08128"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7769db7bebb972bb25a6cb541a2dd34"> 8128</a></span>&#160;<span class="preprocessor">#define PWM3COM0_RVAL                  0x0</span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;</div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="comment">/* PWM3COM0[VALUE] -  */</span></div><div class="line"><a name="l08131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93e1a86bafca508e8f3d3d771f79de98"> 8131</a></span>&#160;<span class="preprocessor">#define PWM3COM0_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment">/* Reset Value for PWM3COM1*/</span></div><div class="line"><a name="l08134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99b994ff52ec3d98eeae15e64b4c9f4e"> 8134</a></span>&#160;<span class="preprocessor">#define PWM3COM1_RVAL                  0x0</span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">/* PWM3COM1[VALUE] -  */</span></div><div class="line"><a name="l08137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga606b1eb0e23a93bf2cf887996a1fafc3"> 8137</a></span>&#160;<span class="preprocessor">#define PWM3COM1_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment">/* Reset Value for PWM3COM2*/</span></div><div class="line"><a name="l08140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c92efc139f1a2b15c20e1716a84ca32"> 8140</a></span>&#160;<span class="preprocessor">#define PWM3COM2_RVAL                  0x0</span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;</div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="comment">/* PWM3COM2[VALUE] -  */</span></div><div class="line"><a name="l08143"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8870ec2b3b383a50515f018186e4a8a1"> 8143</a></span>&#160;<span class="preprocessor">#define PWM3COM2_VALUE_MSK             (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;</div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="comment">/* Reset Value for PWM3LEN*/</span></div><div class="line"><a name="l08146"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac32207f0849f6c59b666cfbd40946165"> 8146</a></span>&#160;<span class="preprocessor">#define PWM3LEN_RVAL                   0x0</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;</div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;<span class="comment">/* PWM3LEN[VALUE] -  */</span></div><div class="line"><a name="l08149"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4806af3a573334f75b514be5f568ddad"> 8149</a></span>&#160;<span class="preprocessor">#define PWM3LEN_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="comment">// -----                                        RESET                                        -----</span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;</div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;</div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08160"></a><span class="lineno"><a class="line" href="structADI__RESET__TypeDef.html"> 8160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l08163"></a><span class="lineno"><a class="line" href="structADI__RESET__TypeDef.html#a36b69e9441098cda59b829ff86f76f71"> 8163</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__RESET__TypeDef.html#a36b69e9441098cda59b829ff86f76f71">RSTSTA</a>;                  </div><div class="line"><a name="l08164"></a><span class="lineno"><a class="line" href="structADI__RESET__TypeDef.html#ab900b0109be56f97ab158f8a3baa095e"> 8164</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__RESET__TypeDef.html#ab900b0109be56f97ab158f8a3baa095e">RSTCLR</a>;                  </div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;  } ;</div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;} <a class="code" href="structADI__RESET__TypeDef.html">ADI_RESET_TypeDef</a>;</div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define          RSTSTA                                     (*(volatile unsigned char      *) 0x40002440)</span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;<span class="preprocessor">#define          RSTCLR                                     (*(volatile unsigned char      *) 0x40002440)</span></div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;</div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="comment">/* Reset Value for RSTSTA*/</span></div><div class="line"><a name="l08173"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9714a05eee7aadb66c9a356f19315989"> 8173</a></span>&#160;<span class="preprocessor">#define RSTSTA_RVAL                    0x3</span></div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;</div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="comment">/* RSTSTA[SWRST] - Software reset status bit */</span></div><div class="line"><a name="l08176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87d51601f1593716cd9244d397d40d75"> 8176</a></span>&#160;<span class="preprocessor">#define RSTSTA_SWRST_BBA               (*(volatile unsigned long *) 0x42048810)</span></div><div class="line"><a name="l08177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67ed315c25a8b77fb6b4c294b2abefdb"> 8177</a></span>&#160;<span class="preprocessor">#define RSTSTA_SWRST_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga301c13c1ce807f8a694a6f790d96794b"> 8178</a></span>&#160;<span class="preprocessor">#define RSTSTA_SWRST                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8cc2074515150a8ca499cbcd5e760e1"> 8179</a></span>&#160;<span class="preprocessor">#define RSTSTA_SWRST_CLR               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Indicates that no software reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08180"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74da8567d6b6ebc401783691381eb197"> 8180</a></span>&#160;<span class="preprocessor">#define RSTSTA_SWRST_SET               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Indicates that a software reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;</div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;<span class="comment">/* RSTSTA[WDRST] - Watchdog reset status bit */</span></div><div class="line"><a name="l08183"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26b92918c94349a0fb3ffe92e76aff76"> 8183</a></span>&#160;<span class="preprocessor">#define RSTSTA_WDRST_BBA               (*(volatile unsigned long *) 0x4204880C)</span></div><div class="line"><a name="l08184"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa828215247dff27b2c4e7eb5a19d80e6"> 8184</a></span>&#160;<span class="preprocessor">#define RSTSTA_WDRST_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3c58a2c36f04cc8c297a222ff759103"> 8185</a></span>&#160;<span class="preprocessor">#define RSTSTA_WDRST                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08186"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b5224bd3a00ce1376f652926d2eef8d"> 8186</a></span>&#160;<span class="preprocessor">#define RSTSTA_WDRST_CLR               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Indicates that no watchdog reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00b4f96adf3cd33fe4b871dc22210ced"> 8187</a></span>&#160;<span class="preprocessor">#define RSTSTA_WDRST_SET               (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Indicates that a Watchdog Reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;</div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="comment">/* RSTSTA[EXTRST] - External reset status bit */</span></div><div class="line"><a name="l08190"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa41a6e717e21eccca33ac36736ee8ff2"> 8190</a></span>&#160;<span class="preprocessor">#define RSTSTA_EXTRST_BBA              (*(volatile unsigned long *) 0x42048808)</span></div><div class="line"><a name="l08191"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08dd8bda9641d7b7d5acf24b7528ac1e"> 8191</a></span>&#160;<span class="preprocessor">#define RSTSTA_EXTRST_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08192"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26fae7d0dea6b5be9d1e3f064310c72a"> 8192</a></span>&#160;<span class="preprocessor">#define RSTSTA_EXTRST                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12d809248b65092ccc416c306cdee058"> 8193</a></span>&#160;<span class="preprocessor">#define RSTSTA_EXTRST_CLR              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Indicates that no external reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08194"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1cc57874c9f65b556e81a7c3fd7044e5"> 8194</a></span>&#160;<span class="preprocessor">#define RSTSTA_EXTRST_SET              (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Indicates an external reset has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;</div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="comment">/* RSTSTA[PORHV] - Power-on reset status bit HV */</span></div><div class="line"><a name="l08197"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3025537ed5b364095a0d7d273c06e21"> 8197</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORHV_BBA               (*(volatile unsigned long *) 0x42048804)</span></div><div class="line"><a name="l08198"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6206130fec079f6938f54d508a4e744"> 8198</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORHV_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef1cf59df649486147dfeb90f4915bed"> 8199</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORHV                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08200"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a4f1612ef0bbaa6ac8dbffb9da09fed"> 8200</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORHV_CLR               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Indicates a POR or wake up from SHUTDOWN has not occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08201"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c761cefd30362f5460ab835ed980b89"> 8201</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORHV_SET               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. This bit indicates that the AVDD supply has dropped below the POR trip point, causing a Power On Reset. It is also set when waking up from SHUTDOWN mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;</div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="comment">/* RSTSTA[PORLV] - Power-on reset status bit LV */</span></div><div class="line"><a name="l08204"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacd9cf6ae7093576c26791e8929c94bb2"> 8204</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORLV_BBA               (*(volatile unsigned long *) 0x42048800)</span></div><div class="line"><a name="l08205"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7689fa5ed7c3056520e0cde732e6bda4"> 8205</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORLV_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08206"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7c9c6747465799917cf4b1e2ea943b5"> 8206</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORLV                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08207"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3633934c549d7b75551111ba8bd13d0b"> 8207</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORLV_CLR               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Indicates a POR or wake up from SHUTDOWN has not occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4bc364247830af094779275095622225"> 8208</a></span>&#160;<span class="preprocessor">#define RSTSTA_PORLV_SET               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. This bit indicates that the AVDD supply has dropped below the POR trip point, causing a Power On Reset. It is also set when waking up from SHUTDOWN mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;</div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="comment">/* Reset Value for RSTCLR*/</span></div><div class="line"><a name="l08211"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad456244fe452f321151a007e7a7f1c97"> 8211</a></span>&#160;<span class="preprocessor">#define RSTCLR_RVAL                    0x3</span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;</div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="comment">/* RSTCLR[SWRST] - Software reset clear status bit */</span></div><div class="line"><a name="l08214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3655cecd408bb3365c06cf2bf0977ea3"> 8214</a></span>&#160;<span class="preprocessor">#define RSTCLR_SWRST_BBA               (*(volatile unsigned long *) 0x42048810)</span></div><div class="line"><a name="l08215"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5971fc6aa5792a88a84b4ecb39c82e1"> 8215</a></span>&#160;<span class="preprocessor">#define RSTCLR_SWRST_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga30eb05513797cfc91ba4df9e91078b5e"> 8216</a></span>&#160;<span class="preprocessor">#define RSTCLR_SWRST                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f74c87db98e01730b9170bd79346a8e"> 8217</a></span>&#160;<span class="preprocessor">#define RSTCLR_SWRST_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08218"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga282ec81e64b668f355417f757e03857e"> 8218</a></span>&#160;<span class="preprocessor">#define RSTCLR_SWRST_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Clears the SWRST status bit in RSTSTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;</div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="comment">/* RSTCLR[WDRST] - Watchdog reset clear status bit */</span></div><div class="line"><a name="l08221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcc11908f1b2349846c0be6129bba329"> 8221</a></span>&#160;<span class="preprocessor">#define RSTCLR_WDRST_BBA               (*(volatile unsigned long *) 0x4204880C)</span></div><div class="line"><a name="l08222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27c252a70a4d74e02b6886c1c985df69"> 8222</a></span>&#160;<span class="preprocessor">#define RSTCLR_WDRST_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0acc4390d778358e23d7ce83d3a437c"> 8223</a></span>&#160;<span class="preprocessor">#define RSTCLR_WDRST                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc91ee5d5aeb3af4a5e54b2a29b249fc"> 8224</a></span>&#160;<span class="preprocessor">#define RSTCLR_WDRST_DIS               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08225"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0d7229ce98f11e18d81fd6d0230eac62"> 8225</a></span>&#160;<span class="preprocessor">#define RSTCLR_WDRST_EN                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Clears the WDRST status bit in RSTSTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;</div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">/* RSTCLR[EXTRST] - External reset clear status bit */</span></div><div class="line"><a name="l08228"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80af402c69aab111d88102ca53fb2820"> 8228</a></span>&#160;<span class="preprocessor">#define RSTCLR_EXTRST_BBA              (*(volatile unsigned long *) 0x42048808)</span></div><div class="line"><a name="l08229"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47a6cc930ee8bae7c6d5c3a1ebf55cfa"> 8229</a></span>&#160;<span class="preprocessor">#define RSTCLR_EXTRST_MSK              (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26ed453864b45f0fdd7a0e2b033671a6"> 8230</a></span>&#160;<span class="preprocessor">#define RSTCLR_EXTRST                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08231"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb7d55921f19ced192d9a9867bcc5702"> 8231</a></span>&#160;<span class="preprocessor">#define RSTCLR_EXTRST_DIS              (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62a9c1ed3708abb29aa2a7c18675a4cd"> 8232</a></span>&#160;<span class="preprocessor">#define RSTCLR_EXTRST_EN               (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Clears the EXTRST status bit in RSTSTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;</div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="comment">/* RSTCLR[PORHV] - Power on reset clear status bit */</span></div><div class="line"><a name="l08235"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3f0f265b3122e235de55f47faad6aa3"> 8235</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORHV_BBA               (*(volatile unsigned long *) 0x42048804)</span></div><div class="line"><a name="l08236"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaacf7616693c3644dd7abb6dac83811bb"> 8236</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORHV_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5547a09105e4ec7b6d55fd6adaeb4a8"> 8237</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORHV                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7e4557c4becb843e9637ef3e312270c"> 8238</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORHV_DIS               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1345c3281ed209757de7f8ccbd83af8"> 8239</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORHV_EN                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Clears PORLV status bit in RSTSTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;</div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="comment">/* RSTCLR[PORLV] - Power-on reset clear status bit LV */</span></div><div class="line"><a name="l08242"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2b51c531c157cf5bc3b89d070d0173d3"> 8242</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORLV_BBA               (*(volatile unsigned long *) 0x42048800)</span></div><div class="line"><a name="l08243"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad0e69052509588ad8d0f692858726825"> 8243</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORLV_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f9662e9521c1f04cadc168a11d68051"> 8244</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORLV                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08245"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7ea38739366e9b3f471955466ca33633"> 8245</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORLV_DIS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Has no effect.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08246"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac90acf9ebaba7c096acf7648d23cce46"> 8246</a></span>&#160;<span class="preprocessor">#define RSTCLR_PORLV_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Clears the PORLV status bit in RSTSTA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="comment">// -----                                        SPI0                                        -----</span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;</div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;</div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08257"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html"> 8257</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l08258"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a9ecabfd2126d9e6d029b4ae2ecea5ca5"> 8258</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a9ecabfd2126d9e6d029b4ae2ecea5ca5">SPISTA</a>;                    </div><div class="line"><a name="l08259"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a8ddce03c77ccf707cc8e53201205cdae"> 8259</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a8ddce03c77ccf707cc8e53201205cdae">RESERVED0</a>;</div><div class="line"><a name="l08260"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#aad3c66f266ef48bf167c31a6141bed52"> 8260</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__SPI__TypeDef.html#aad3c66f266ef48bf167c31a6141bed52">SPIRX</a>;                     </div><div class="line"><a name="l08261"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#ad770e80a0b17c7a79d31df2c6ac71108"> 8261</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[3];</div><div class="line"><a name="l08262"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a54a582e628a328759090532b7646bc23"> 8262</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__SPI__TypeDef.html#a54a582e628a328759090532b7646bc23">SPITX</a>;                     </div><div class="line"><a name="l08263"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#afb6a020ff324851c22a566b7dace0d19"> 8263</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED2[3];</div><div class="line"><a name="l08264"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a08fb61b3112770cd8ac32d7c5b62316f"> 8264</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a08fb61b3112770cd8ac32d7c5b62316f">SPIDIV</a>;                    </div><div class="line"><a name="l08265"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#ae7848409fae618600fc29eefe35fd007"> 8265</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#ae7848409fae618600fc29eefe35fd007">RESERVED3</a>;</div><div class="line"><a name="l08266"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a926baf6fd9f0f72397fafbb6aafa4d6a"> 8266</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a926baf6fd9f0f72397fafbb6aafa4d6a">SPICON</a>;                    </div><div class="line"><a name="l08267"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a4c0eb94a9c1155e6570fa4e1d1b3e2db"> 8267</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a4c0eb94a9c1155e6570fa4e1d1b3e2db">RESERVED4</a>;</div><div class="line"><a name="l08268"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a6a075dcd89df6da14aa76961f5eef316"> 8268</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a6a075dcd89df6da14aa76961f5eef316">SPIDMA</a>;                    </div><div class="line"><a name="l08269"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#a0194ffe8893132d4f9963eacc6d07f6e"> 8269</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#a0194ffe8893132d4f9963eacc6d07f6e">RESERVED5</a>;</div><div class="line"><a name="l08270"></a><span class="lineno"><a class="line" href="structADI__SPI__TypeDef.html#ac8e34a8d9894136a9a35ffc7523aca79"> 8270</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__SPI__TypeDef.html#ac8e34a8d9894136a9a35ffc7523aca79">SPICNT</a>;                    </div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;} <a class="code" href="structADI__SPI__TypeDef.html">ADI_SPI_TypeDef</a>;</div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define          SPI0STA                                    (*(volatile unsigned short int *) 0x40004000)</span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define          SPI0RX                                     (*(volatile unsigned char      *) 0x40004004)</span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define          SPI0TX                                     (*(volatile unsigned char      *) 0x40004008)</span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define          SPI0DIV                                    (*(volatile unsigned short int *) 0x4000400C)</span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;<span class="preprocessor">#define          SPI0CON                                    (*(volatile unsigned short int *) 0x40004010)</span></div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="preprocessor">#define          SPI0DMA                                    (*(volatile unsigned short int *) 0x40004014)</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define          SPI0CNT                                    (*(volatile unsigned short int *) 0x40004018)</span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;</div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="comment">/* Reset Value for SPI0STA*/</span></div><div class="line"><a name="l08283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8185a0c8dd5e78ca012fc66e3e43767c"> 8283</a></span>&#160;<span class="preprocessor">#define SPI0STA_RVAL                   0x0</span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;</div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="comment">/* SPI0STA[CSERR] - CS error status bit. This bit generates an interrupt when detecting an abrupt CS desassertion before the full byte of data is transmitted completely. */</span></div><div class="line"><a name="l08286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54ecc9d72b46961e9d2886d0e0eee885"> 8286</a></span>&#160;<span class="preprocessor">#define SPI0STA_CSERR_BBA              (*(volatile unsigned long *) 0x42080030)</span></div><div class="line"><a name="l08287"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga748ee0c08fe9fdc561ecba69413b089b"> 8287</a></span>&#160;<span class="preprocessor">#define SPI0STA_CSERR_MSK              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08288"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad6dafb67eb8d43b11d6fa7aa66b535c"> 8288</a></span>&#160;<span class="preprocessor">#define SPI0STA_CSERR                  (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08289"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf11049e91f8de248eaad543d5c287da1"> 8289</a></span>&#160;<span class="preprocessor">#define SPI0STA_CSERR_CLR              (0x0   &lt;&lt; 12 ) </span><span class="comment">/* CLR: Cleared when no CS error is detected. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75ac242ce656e0de4587a25a88e06d45"> 8290</a></span>&#160;<span class="preprocessor">#define SPI0STA_CSERR_SET              (0x1   &lt;&lt; 12 ) </span><span class="comment">/* SET: Set when the CS line is deasserted abruptly. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;</div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="comment">/* SPI0STA[RXS] - Rx FIFO excess bytes present. */</span></div><div class="line"><a name="l08293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b6ad7d2556151c737f74aa6f7debece"> 8293</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXS_BBA                (*(volatile unsigned long *) 0x4208002C)</span></div><div class="line"><a name="l08294"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d25fbf4a0a87d67da2c3e81c51e674c"> 8294</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXS_MSK                (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08295"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ba1ae8223af5acd576e9885122c5599"> 8295</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXS                    (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c850606dc481b0d22f15939d4586248"> 8296</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXS_CLR                (0x0   &lt;&lt; 11 ) </span><span class="comment">/* CLR. When the number of bytes in the FIFO is equal or less than the number in SPI0CON[15:14]. This bit is not cleared on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08297"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c94241ab15e3803384032d52b6ffbcd"> 8297</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXS_SET                (0x1   &lt;&lt; 11 ) </span><span class="comment">/* SET. When there are more bytes in the Rx FIFO than configured in MOD (SPI0CON[15:14]). For example if MOD = TX1RX1, RXS is set when there are 2 or more bytes in the Rx FIFO. This bit does not dependent on SPI0CON[6] and does not cause an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;</div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="comment">/* SPI0STA[RXFSTA] - Rx FIFO status bits, indicates how many valid bytes are in the Rx FIFO. */</span></div><div class="line"><a name="l08300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfa3021a0c504399dc4fef1a3c4bb9ba"> 8300</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_MSK             (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l08301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae89995524304b898aadb975a0f927edd"> 8301</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_EMPTY           (0x0   &lt;&lt; 8  ) </span><span class="comment">/* EMPTY. When Rx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8514827224c855e4be0abd01f40c4bee"> 8302</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_ONEBYTE         (0x1   &lt;&lt; 8  ) </span><span class="comment">/* ONEBYTE. When 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga613f4bcc8860709d840a739ff162f793"> 8303</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_TWOBYTES        (0x2   &lt;&lt; 8  ) </span><span class="comment">/* TWOBYTES. When 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08304"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41317d70af5fe87c899b872cf880a262"> 8304</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_THREEBYTES      (0x3   &lt;&lt; 8  ) </span><span class="comment">/* THREEBYTES. When 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08305"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26a704d25aff30c37954a0c897d9d21a"> 8305</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXFSTA_FOURBYTES       (0x4   &lt;&lt; 8  ) </span><span class="comment">/* FOURBYTES. When 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;</div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="comment">/* SPI0STA[RXOF] - Rx FIFO overflow status bit. This bit generates an interrupt. */</span></div><div class="line"><a name="l08308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2a420ce3bad54f8bdcfec2e56b5b577"> 8308</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXOF_BBA               (*(volatile unsigned long *) 0x4208001C)</span></div><div class="line"><a name="l08309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga182e500e80db1512b2dbe8a5c6033136"> 8309</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXOF_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c83879f1f12567b0b40ddb6c5698bb3"> 8310</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXOF                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08311"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65dd027c22e0e2aed814324faf2763d2"> 8311</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXOF_CLR               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08312"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fe4b2e521677ced8c7a10b4cf7cfb4a"> 8312</a></span>&#160;<span class="preprocessor">#define SPI0STA_RXOF_SET               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set when the Rx FIFO is already full when new data is loaded to the FIFO. This bit generates an interrupt except when RFLUSH is set. (SPI0CON[12]). */</span><span class="preprocessor"></span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;</div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="comment">/* SPI0STA[RX] - Rx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l08315"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb1deb54b4d3a940eec9874572f33e16"> 8315</a></span>&#160;<span class="preprocessor">#define SPI0STA_RX_BBA                 (*(volatile unsigned long *) 0x42080018)</span></div><div class="line"><a name="l08316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga75b8421b2c1685cb79aa2e83e4e59769"> 8316</a></span>&#160;<span class="preprocessor">#define SPI0STA_RX_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga94c242dbc112f2965cab913d14957616"> 8317</a></span>&#160;<span class="preprocessor">#define SPI0STA_RX                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08318"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6948dd93041233415aeb5758240ee311"> 8318</a></span>&#160;<span class="preprocessor">#define SPI0STA_RX_CLR                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78013465fdf7292ae2cd1b1710c965ce"> 8319</a></span>&#160;<span class="preprocessor">#define SPI0STA_RX_SET                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set when a receive interrupt occurs. This bit is set when TIM (SPI0CON[6]) is cleared and the required number of bytes have been received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;</div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="comment">/* SPI0STA[TX] - Tx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l08322"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaeabeb05b7d7d68ebbc299e55432a138"> 8322</a></span>&#160;<span class="preprocessor">#define SPI0STA_TX_BBA                 (*(volatile unsigned long *) 0x42080014)</span></div><div class="line"><a name="l08323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0d51da10a8b407ee36ffdab1a40b32b"> 8323</a></span>&#160;<span class="preprocessor">#define SPI0STA_TX_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08324"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2dc94371465a7153abeeae839baf3134"> 8324</a></span>&#160;<span class="preprocessor">#define SPI0STA_TX                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08325"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3df29888b61667cf7e97f6d3d827592a"> 8325</a></span>&#160;<span class="preprocessor">#define SPI0STA_TX_CLR                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e9031581964871eebc77b7a32b70e2e"> 8326</a></span>&#160;<span class="preprocessor">#define SPI0STA_TX_SET                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set when a transmit interrupt occurs. This bit is set when TIM (SPI0CON[6]) set and the required number of bytes have been transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;</div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="comment">/* SPI0STA[TXUR] - Tx FIFO Underrun. This bit generates an interrupt. */</span></div><div class="line"><a name="l08329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab6661a49d0161e307f9b76e2fff5004"> 8329</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXUR_BBA               (*(volatile unsigned long *) 0x42080010)</span></div><div class="line"><a name="l08330"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf13c814197f8de9a7ca6a605b2e15cab"> 8330</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXUR_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08331"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad64a4cde912d609ee12ad018bc5d8bc1"> 8331</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXUR                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga48167f760cc38dbffc5bb4e1acf3f595"> 8332</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXUR_CLR               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08333"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5256358993f54fb37d87e96d1491d090"> 8333</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXUR_SET               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set when a transmit is initiated without any valid data in the Tx FIFO. This bit generates an interrupt except when TFLUSH is set in SPI0CON. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;</div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;<span class="comment">/* SPI0STA[TXFSTA] - Tx FIFO status bits, indicates how many valid bytes are in the Tx FIFO. */</span></div><div class="line"><a name="l08336"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0198f3e2fd797051f954f4c717b04b7"> 8336</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_MSK             (0x7   &lt;&lt; 1  )</span></div><div class="line"><a name="l08337"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga591227318dc4b1e05ec4777b1bd5213d"> 8337</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_EMPTY           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* EMPTY. Tx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08338"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa34da5f252b343158f21fb5d7fad6f6c"> 8338</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_ONEBYTE         (0x1   &lt;&lt; 1  ) </span><span class="comment">/* ONEBYTE. 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08339"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3b0d5a0e6cbc8d5c710cef83ba25f22"> 8339</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_TWOBYTES        (0x2   &lt;&lt; 1  ) </span><span class="comment">/* TWOBYTES. 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08340"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59956a096d8df70ebe73b055ec9970f3"> 8340</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_THREEBYTES      (0x3   &lt;&lt; 1  ) </span><span class="comment">/* THREEBYTES. 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08341"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1656142a1eeb2da091d6b26645c226e4"> 8341</a></span>&#160;<span class="preprocessor">#define SPI0STA_TXFSTA_FOURBYTES       (0x4   &lt;&lt; 1  ) </span><span class="comment">/* FOURBYTES . 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08342"></a><span class="lineno"> 8342</span>&#160;</div><div class="line"><a name="l08343"></a><span class="lineno"> 8343</span>&#160;<span class="comment">/* SPI0STA[IRQ] - Interrupt status bit. */</span></div><div class="line"><a name="l08344"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7a527d1176d00de487e70c877e2e329"> 8344</a></span>&#160;<span class="preprocessor">#define SPI0STA_IRQ_BBA                (*(volatile unsigned long *) 0x42080000)</span></div><div class="line"><a name="l08345"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0fe76f967d40723000ecfb5b1d04f2a"> 8345</a></span>&#160;<span class="preprocessor">#define SPI0STA_IRQ_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08346"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5accabdb9eac666366ccba7b8f2ed8e"> 8346</a></span>&#160;<span class="preprocessor">#define SPI0STA_IRQ                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08347"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ae34946d95b785bfce41f8c4c4abcfe"> 8347</a></span>&#160;<span class="preprocessor">#define SPI0STA_IRQ_CLR                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08348"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ac37acae9e070b3fdc64986f19a9fde"> 8348</a></span>&#160;<span class="preprocessor">#define SPI0STA_IRQ_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set to 1 when an SPI0 based interrupt occurs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;</div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="comment">/* Reset Value for SPI0RX*/</span></div><div class="line"><a name="l08351"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26794065921991faf1e4a696721388b1"> 8351</a></span>&#160;<span class="preprocessor">#define SPI0RX_RVAL                    0x0</span></div><div class="line"><a name="l08352"></a><span class="lineno"> 8352</span>&#160;</div><div class="line"><a name="l08353"></a><span class="lineno"> 8353</span>&#160;<span class="comment">/* SPI0RX[VALUE] - 8-bit receive register. A read of the RX FIFO returns the next byte to be read from the FIFO. A read of the FIFO when it is empty returns zero. */</span></div><div class="line"><a name="l08354"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae07269583066a176a098c5b228b2bad6"> 8354</a></span>&#160;<span class="preprocessor">#define SPI0RX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08355"></a><span class="lineno"> 8355</span>&#160;</div><div class="line"><a name="l08356"></a><span class="lineno"> 8356</span>&#160;<span class="comment">/* Reset Value for SPI0TX*/</span></div><div class="line"><a name="l08357"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ab8ffd80602cc5ab661e7b4be76c774"> 8357</a></span>&#160;<span class="preprocessor">#define SPI0TX_RVAL                    0x0</span></div><div class="line"><a name="l08358"></a><span class="lineno"> 8358</span>&#160;</div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;<span class="comment">/* SPI0TX[VALUE] - 8-bit transmit register. A write to the Tx FIFO address space writes data to the next available location in the Tx FIFO. If the FIFO is full, the oldest byte of data in the FIFO is overwritten. A read from this address location return zero. */</span></div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91b384c7cbcd9421afc41aad4c9837c4"> 8360</a></span>&#160;<span class="preprocessor">#define SPI0TX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;</div><div class="line"><a name="l08362"></a><span class="lineno"> 8362</span>&#160;<span class="comment">/* Reset Value for SPI0DIV*/</span></div><div class="line"><a name="l08363"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf89c5a71bdcf92e437cfbd7da0603b86"> 8363</a></span>&#160;<span class="preprocessor">#define SPI0DIV_RVAL                   0x0</span></div><div class="line"><a name="l08364"></a><span class="lineno"> 8364</span>&#160;</div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;<span class="comment">/* SPI0DIV[BCRST] - Configures the behavior of SPI communication after an abrupt deassertion of CS.  This bit should be set in slave and master mode. */</span></div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0051a09e05a7a516700ddd6a91ac1b2"> 8366</a></span>&#160;<span class="preprocessor">#define SPI0DIV_BCRST_BBA              (*(volatile unsigned long *) 0x4208019C)</span></div><div class="line"><a name="l08367"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga294edd925c5f72cfeed274ecc56fab4c"> 8367</a></span>&#160;<span class="preprocessor">#define SPI0DIV_BCRST_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3eceaab6b55cefc5ef88d299704acd9"> 8368</a></span>&#160;<span class="preprocessor">#define SPI0DIV_BCRST                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08369"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8ff4b42814d08e9be70fb227b95b0e2"> 8369</a></span>&#160;<span class="preprocessor">#define SPI0DIV_BCRST_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Resumes communication from where it stopped when the CS is deasserted. The rest of the bits are then received/ transmitted when CS returns low. User code should ignore the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08370"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5c32d6760a049e263c7d84759f0581b"> 8370</a></span>&#160;<span class="preprocessor">#define SPI0DIV_BCRST_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enabled for a clean restart of SPI transfer after a CSERR condition. User code must also clear the SPI enable bit in SPI0CON during the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08371"></a><span class="lineno"> 8371</span>&#160;</div><div class="line"><a name="l08372"></a><span class="lineno"> 8372</span>&#160;<span class="comment">/* SPI0DIV[DIV] - Factor used to divide UCLK in the generation of the master mode serial clock. */</span></div><div class="line"><a name="l08373"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c79506e085b38c0066197a744299b94"> 8373</a></span>&#160;<span class="preprocessor">#define SPI0DIV_DIV_MSK                (0x3F  &lt;&lt; 0  )</span></div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;</div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;<span class="comment">/* Reset Value for SPI0CON*/</span></div><div class="line"><a name="l08376"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f00668889cbcf7a4e890ab214ff431b"> 8376</a></span>&#160;<span class="preprocessor">#define SPI0CON_RVAL                   0x0</span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="comment">/* SPI0CON[MOD] - IRQ mode bits. When TIM is set these bits configure when the Tx/Rx interrupts occur in a transfer. For a DMA Rx transfer, these bits should be 00. */</span></div><div class="line"><a name="l08379"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad65cac82862141c5c969f54f1e37d635"> 8379</a></span>&#160;<span class="preprocessor">#define SPI0CON_MOD_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l08380"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55b9781c354b5b64de30387b4558abaf"> 8380</a></span>&#160;<span class="preprocessor">#define SPI0CON_MOD_TX1RX1             (0x0   &lt;&lt; 14 ) </span><span class="comment">/* TX1RX1. Tx/Rx interrupt occurs when 1 byte has been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08381"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d2807b19c807b7975e2ddd5b8a0c7fc"> 8381</a></span>&#160;<span class="preprocessor">#define SPI0CON_MOD_TX2RX2             (0x1   &lt;&lt; 14 ) </span><span class="comment">/* TX2RX2. Tx/Rx interrupt occurs when 2 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08382"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ea53fda50ea2bb31ea8ae77631700cf"> 8382</a></span>&#160;<span class="preprocessor">#define SPI0CON_MOD_TX3RX3             (0x2   &lt;&lt; 14 ) </span><span class="comment">/* TX3RX3. Tx/Rx interrupt occurs when 3 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08383"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7bb6d0f6f1c4b7d0ae5d5456f5bea8c"> 8383</a></span>&#160;<span class="preprocessor">#define SPI0CON_MOD_TX4RX4             (0x3   &lt;&lt; 14 ) </span><span class="comment">/* TX4RX4. Tx/Rx interrupt occurs when 4 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08384"></a><span class="lineno"> 8384</span>&#160;</div><div class="line"><a name="l08385"></a><span class="lineno"> 8385</span>&#160;<span class="comment">/* SPI0CON[TFLUSH] - Tx FIFO flush enable bit. */</span></div><div class="line"><a name="l08386"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga978312f2036dc3629b7f517026ae914d"> 8386</a></span>&#160;<span class="preprocessor">#define SPI0CON_TFLUSH_BBA             (*(volatile unsigned long *) 0x42080234)</span></div><div class="line"><a name="l08387"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga57bf86aa513baa79c0f1c86f072a722f"> 8387</a></span>&#160;<span class="preprocessor">#define SPI0CON_TFLUSH_MSK             (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l08388"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac874c698d412541fc26932438e5f496c"> 8388</a></span>&#160;<span class="preprocessor">#define SPI0CON_TFLUSH                 (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l08389"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9839291bb5ae547349b51bde3e88e155"> 8389</a></span>&#160;<span class="preprocessor">#define SPI0CON_TFLUSH_DIS             (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Disable Tx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08390"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e2b4942cc9c0f6c0907776ffb463273"> 8390</a></span>&#160;<span class="preprocessor">#define SPI0CON_TFLUSH_EN              (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit is left high, then either the last transmitted value or 0x00 is transmitted depending on the ZEN bit (SPI0CON[7]). Any writes to the Tx FIFO are ignored while this bit is set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08391"></a><span class="lineno"> 8391</span>&#160;</div><div class="line"><a name="l08392"></a><span class="lineno"> 8392</span>&#160;<span class="comment">/* SPI0CON[RFLUSH] - Rx FIFO flush enable bit. */</span></div><div class="line"><a name="l08393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac74a1aef180425700a05adc2cce52b8c"> 8393</a></span>&#160;<span class="preprocessor">#define SPI0CON_RFLUSH_BBA             (*(volatile unsigned long *) 0x42080230)</span></div><div class="line"><a name="l08394"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga091b90137983783b90cf6fb73d461cee"> 8394</a></span>&#160;<span class="preprocessor">#define SPI0CON_RFLUSH_MSK             (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08395"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20a1ec52ff1550392a7fd9d4859efc9a"> 8395</a></span>&#160;<span class="preprocessor">#define SPI0CON_RFLUSH                 (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0648b971469dfe943287f10d60e8af16"> 8396</a></span>&#160;<span class="preprocessor">#define SPI0CON_RFLUSH_DIS             (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Disable Rx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08397"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadcbe3f11ddfc2d931ad0e853649ec404"> 8397</a></span>&#160;<span class="preprocessor">#define SPI0CON_RFLUSH_EN              (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. If this bit is set, all incoming data is ignored and no interrupts are generated. If set and TIM = 0  (SPI0CON[6]), a read of the Rx FIFO initiates a transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08398"></a><span class="lineno"> 8398</span>&#160;</div><div class="line"><a name="l08399"></a><span class="lineno"> 8399</span>&#160;<span class="comment">/* SPI0CON[CON] - Continuous transfer enable bit. */</span></div><div class="line"><a name="l08400"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03bb642b20538f546b3338c304488398"> 8400</a></span>&#160;<span class="preprocessor">#define SPI0CON_CON_BBA                (*(volatile unsigned long *) 0x4208022C)</span></div><div class="line"><a name="l08401"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5a99a0a5a9d0d3f72f6716aebda6586"> 8401</a></span>&#160;<span class="preprocessor">#define SPI0CON_CON_MSK                (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac921aebed5fa9e07aadba48deee8ef41"> 8402</a></span>&#160;<span class="preprocessor">#define SPI0CON_CON                    (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08403"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd7df168d899d36aa5e38a332e911490"> 8403</a></span>&#160;<span class="preprocessor">#define SPI0CON_CON_DIS                (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. If valid data exists in the SPIxTX register, then a new transfer is initiated after a stall period of one serial clock cycle. The CS line is deactivated for this one serial clock cycle. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08404"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga680aa982992fea6f9e1a460caeacbf51"> 8404</a></span>&#160;<span class="preprocessor">#define SPI0CON_CON_EN                 (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable continuous transfer. In master mode, the transfer continues until no valid data is available in the Tx register. CS is asserted and remains asserted for the duration of each 8-bit serial transfer until Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08405"></a><span class="lineno"> 8405</span>&#160;</div><div class="line"><a name="l08406"></a><span class="lineno"> 8406</span>&#160;<span class="comment">/* SPI0CON[LOOPBACK] - Loopback enable bit. */</span></div><div class="line"><a name="l08407"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b67da98e2fa336f41e06c7c680edb58"> 8407</a></span>&#160;<span class="preprocessor">#define SPI0CON_LOOPBACK_BBA           (*(volatile unsigned long *) 0x42080228)</span></div><div class="line"><a name="l08408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6ac39ba570a8b1752e252af208aab33"> 8408</a></span>&#160;<span class="preprocessor">#define SPI0CON_LOOPBACK_MSK           (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l08409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f80fb920aba35835b9d49e24831c754"> 8409</a></span>&#160;<span class="preprocessor">#define SPI0CON_LOOPBACK               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l08410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4720ffb1320eacb79d112e5d213e730"> 8410</a></span>&#160;<span class="preprocessor">#define SPI0CON_LOOPBACK_DIS           (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Normal mode.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59fe09224079006414f4b2c40885c9b9"> 8411</a></span>&#160;<span class="preprocessor">#define SPI0CON_LOOPBACK_EN            (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Connect MISO to MOSI, thus, data transmitted from Tx register is looped back to the Rx register. SPI must be configured in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08412"></a><span class="lineno"> 8412</span>&#160;</div><div class="line"><a name="l08413"></a><span class="lineno"> 8413</span>&#160;<span class="comment">/* SPI0CON[SOEN] - Slave output enable bit. */</span></div><div class="line"><a name="l08414"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0b337ca29b156e8c4a54d5339799bcd"> 8414</a></span>&#160;<span class="preprocessor">#define SPI0CON_SOEN_BBA               (*(volatile unsigned long *) 0x42080224)</span></div><div class="line"><a name="l08415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5b59b33a37d6387b1bbaaa9a0bb6a69"> 8415</a></span>&#160;<span class="preprocessor">#define SPI0CON_SOEN_MSK               (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l08416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa5767b0454ae73a88d23beabc1a0d302"> 8416</a></span>&#160;<span class="preprocessor">#define SPI0CON_SOEN                   (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l08417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa61732896a5a6eaeaef5878dd1fa278"> 8417</a></span>&#160;<span class="preprocessor">#define SPI0CON_SOEN_DIS               (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS. Disable the output driver on the MISO pin. The MISO pin is open-circuit when this bit is clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga73a5b67528b90a4ee0754193e4153bfa"> 8418</a></span>&#160;<span class="preprocessor">#define SPI0CON_SOEN_EN                (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. MISO operates as normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08419"></a><span class="lineno"> 8419</span>&#160;</div><div class="line"><a name="l08420"></a><span class="lineno"> 8420</span>&#160;<span class="comment">/* SPI0CON[RXOF] - RX overflow overwrite enable bit. */</span></div><div class="line"><a name="l08421"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddac74d7c6ad9bb58d853904a33780e0"> 8421</a></span>&#160;<span class="preprocessor">#define SPI0CON_RXOF_BBA               (*(volatile unsigned long *) 0x42080220)</span></div><div class="line"><a name="l08422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb9bbcb8349a841695e1505dcf17b426"> 8422</a></span>&#160;<span class="preprocessor">#define SPI0CON_RXOF_MSK               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l08423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac2b80df36aec6da5bcbfa7e503e3375"> 8423</a></span>&#160;<span class="preprocessor">#define SPI0CON_RXOF                   (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l08424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e8fa6b1b53a1526410d7d716f4cf483"> 8424</a></span>&#160;<span class="preprocessor">#define SPI0CON_RXOF_DIS               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. The new serial byte received is discarded when there is no space left in the FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l08425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b75d2095387e96f19fe33dfe7955ea5"> 8425</a></span>&#160;<span class="preprocessor">#define SPI0CON_RXOF_EN                (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. The valid data in the Rx register is overwritten by the new serial byte received when there is no space left in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08426"></a><span class="lineno"> 8426</span>&#160;</div><div class="line"><a name="l08427"></a><span class="lineno"> 8427</span>&#160;<span class="comment">/* SPI0CON[ZEN] - Transmit underrun: Transmit 0s when the Tx FIFO is empty */</span></div><div class="line"><a name="l08428"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa79b0c5161e904756927383eaa5016fa"> 8428</a></span>&#160;<span class="preprocessor">#define SPI0CON_ZEN_BBA                (*(volatile unsigned long *) 0x4208021C)</span></div><div class="line"><a name="l08429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87fcf14aad18c4ac1ce85a9b35ad9e3f"> 8429</a></span>&#160;<span class="preprocessor">#define SPI0CON_ZEN_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3416063c82f8736d1ae8103ea9103f1e"> 8430</a></span>&#160;<span class="preprocessor">#define SPI0CON_ZEN                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga11b86d4813148886dbe487ebae1e5b03"> 8431</a></span>&#160;<span class="preprocessor">#define SPI0CON_ZEN_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. The last byte from the previous transmission is shifted out when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35adb7d97e2bc1f373c5f50c4f85cac8"> 8432</a></span>&#160;<span class="preprocessor">#define SPI0CON_ZEN_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Transmit 0x00 when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08433"></a><span class="lineno"> 8433</span>&#160;</div><div class="line"><a name="l08434"></a><span class="lineno"> 8434</span>&#160;<span class="comment">/* SPI0CON[TIM] - Transfer and interrupt mode bit. */</span></div><div class="line"><a name="l08435"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga529b6788edb60c82fc9750c6e3637460"> 8435</a></span>&#160;<span class="preprocessor">#define SPI0CON_TIM_BBA                (*(volatile unsigned long *) 0x42080218)</span></div><div class="line"><a name="l08436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97e467bc2b7109c08c1d7045e7228990"> 8436</a></span>&#160;<span class="preprocessor">#define SPI0CON_TIM_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab00bba0c1c7f4214f87fc27e86dc8b90"> 8437</a></span>&#160;<span class="preprocessor">#define SPI0CON_TIM                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8f4c5a4d8be5edd7e0ff7495408ff0d"> 8438</a></span>&#160;<span class="preprocessor">#define SPI0CON_TIM_TXWR               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TXWR. Initiate transfer with a write to the SPIxTX register.  Interrupt only occurs when Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf9f2cceede1299400c1f86c9d56169e"> 8439</a></span>&#160;<span class="preprocessor">#define SPI0CON_TIM_RXRD               (0x0   &lt;&lt; 6  ) </span><span class="comment">/* RXRD. Initiate transfer with a read of the SPIxRX register.  The read must be done while the SPI interface is idle. Interrupt only occurs when Rx is full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08440"></a><span class="lineno"> 8440</span>&#160;</div><div class="line"><a name="l08441"></a><span class="lineno"> 8441</span>&#160;<span class="comment">/* SPI0CON[LSB] - LSB first transfer enable bit. */</span></div><div class="line"><a name="l08442"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2bc20a7050ae2bc641a2a6d1ab313f5"> 8442</a></span>&#160;<span class="preprocessor">#define SPI0CON_LSB_BBA                (*(volatile unsigned long *) 0x42080214)</span></div><div class="line"><a name="l08443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9e16fff276f303b5fbddf2dc677a7b2a"> 8443</a></span>&#160;<span class="preprocessor">#define SPI0CON_LSB_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42cd1327b80f77ebfc5ba74f07a644a4"> 8444</a></span>&#160;<span class="preprocessor">#define SPI0CON_LSB                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa75f00cfb9c23e15df728cb60a9e2c63"> 8445</a></span>&#160;<span class="preprocessor">#define SPI0CON_LSB_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. MSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08446"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0cb4ffa04ee0b1c4fdc84e4e6731b12"> 8446</a></span>&#160;<span class="preprocessor">#define SPI0CON_LSB_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. LSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08447"></a><span class="lineno"> 8447</span>&#160;</div><div class="line"><a name="l08448"></a><span class="lineno"> 8448</span>&#160;<span class="comment">/* SPI0CON[WOM] - Wired OR enable bit. */</span></div><div class="line"><a name="l08449"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf32c0a760cb664702622ec587c008132"> 8449</a></span>&#160;<span class="preprocessor">#define SPI0CON_WOM_BBA                (*(volatile unsigned long *) 0x42080210)</span></div><div class="line"><a name="l08450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa170d428428b1ed7147f61c89da14486"> 8450</a></span>&#160;<span class="preprocessor">#define SPI0CON_WOM_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03974051d6572615d473ee0b0bacf6af"> 8451</a></span>&#160;<span class="preprocessor">#define SPI0CON_WOM                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae44cc4ea641b16ccf397a372e1f81f6c"> 8452</a></span>&#160;<span class="preprocessor">#define SPI0CON_WOM_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Normal driver output operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7cbf11d245ce285cebc203d1d8226fbd"> 8453</a></span>&#160;<span class="preprocessor">#define SPI0CON_WOM_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable open circuit data output for multimaster/multislave configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08454"></a><span class="lineno"> 8454</span>&#160;</div><div class="line"><a name="l08455"></a><span class="lineno"> 8455</span>&#160;<span class="comment">/* SPI0CON[CPOL] - Serial clock polarity mode bit. */</span></div><div class="line"><a name="l08456"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga41f7142cfb5d4a3b0371a9243c6064f1"> 8456</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPOL_BBA               (*(volatile unsigned long *) 0x4208020C)</span></div><div class="line"><a name="l08457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b07e2f96eb7cc16511aa673db738964"> 8457</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPOL_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08458"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53fe6f3b7256a4b21921222888e28df4"> 8458</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPOL                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08459"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac436b6facbe68015f872374bb64cab87"> 8459</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPOL_LOW               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Serial clock idles low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08460"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21cd7fae8a39ef70931a44b27cd507c9"> 8460</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPOL_HIGH              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Serial clock idles high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08461"></a><span class="lineno"> 8461</span>&#160;</div><div class="line"><a name="l08462"></a><span class="lineno"> 8462</span>&#160;<span class="comment">/* SPI0CON[CPHA] - Serial clock phase mode bit. */</span></div><div class="line"><a name="l08463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab37353ba9f2e5f401ca54e524ba79cd4"> 8463</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPHA_BBA               (*(volatile unsigned long *) 0x42080208)</span></div><div class="line"><a name="l08464"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0f40f46d5bba5d4348250aa4b36b2b9d"> 8464</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPHA_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08465"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0d20196145f1c7205e3f55b32b58c51"> 8465</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPHA                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03966d87eb4567e346345e479981da86"> 8466</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPHA_SAMPLELEADING     (0x0   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLELEADING. Serial clock pulses at the middle of the first data bit transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08467"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8385c714d99b14b9313c5d2ef95d010"> 8467</a></span>&#160;<span class="preprocessor">#define SPI0CON_CPHA_SAMPLETRAILING    (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLETRAILING. Serial clock pulses at the start of the first data bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08468"></a><span class="lineno"> 8468</span>&#160;</div><div class="line"><a name="l08469"></a><span class="lineno"> 8469</span>&#160;<span class="comment">/* SPI0CON[MASEN] - Master mode enable bit. */</span></div><div class="line"><a name="l08470"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaca74cc2ce06824f6e016df30ed251151"> 8470</a></span>&#160;<span class="preprocessor">#define SPI0CON_MASEN_BBA              (*(volatile unsigned long *) 0x42080204)</span></div><div class="line"><a name="l08471"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60c3cb8637f332f2a5449c567ab3fafb"> 8471</a></span>&#160;<span class="preprocessor">#define SPI0CON_MASEN_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga601ae916b38e7456ba8ada9a8dffc326"> 8472</a></span>&#160;<span class="preprocessor">#define SPI0CON_MASEN                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08473"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8013197438e5ff02f4164d0455be8c0e"> 8473</a></span>&#160;<span class="preprocessor">#define SPI0CON_MASEN_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Configure in slave mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08474"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f3c916f5eca71473a10572bf94993b6"> 8474</a></span>&#160;<span class="preprocessor">#define SPI0CON_MASEN_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Configure in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08475"></a><span class="lineno"> 8475</span>&#160;</div><div class="line"><a name="l08476"></a><span class="lineno"> 8476</span>&#160;<span class="comment">/* SPI0CON[ENABLE] - SPI enable bit. */</span></div><div class="line"><a name="l08477"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafd8a11d109b75510166b2c368163447e"> 8477</a></span>&#160;<span class="preprocessor">#define SPI0CON_ENABLE_BBA             (*(volatile unsigned long *) 0x42080200)</span></div><div class="line"><a name="l08478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0b389e6f52b1eb0716593f2ac77de12"> 8478</a></span>&#160;<span class="preprocessor">#define SPI0CON_ENABLE_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08479"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac24088f6212bdda846765ddb9c9232d9"> 8479</a></span>&#160;<span class="preprocessor">#define SPI0CON_ENABLE                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08480"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga021f951d3e7b7fb74d1a4d9dd85dcfaf"> 8480</a></span>&#160;<span class="preprocessor">#define SPI0CON_ENABLE_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable the SPI. Clearing this bit will also reset all the FIFO related logic to enable a clean start. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08481"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaff7d69d11cda19662ce6ecef3ebdd565"> 8481</a></span>&#160;<span class="preprocessor">#define SPI0CON_ENABLE_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable the SPI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08482"></a><span class="lineno"> 8482</span>&#160;</div><div class="line"><a name="l08483"></a><span class="lineno"> 8483</span>&#160;<span class="comment">/* Reset Value for SPI0DMA*/</span></div><div class="line"><a name="l08484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga46294155788e220134b561478d179e02"> 8484</a></span>&#160;<span class="preprocessor">#define SPI0DMA_RVAL                   0x0</span></div><div class="line"><a name="l08485"></a><span class="lineno"> 8485</span>&#160;</div><div class="line"><a name="l08486"></a><span class="lineno"> 8486</span>&#160;<span class="comment">/* SPI0DMA[IENRXDMA] - Receive DMA request enable bit. */</span></div><div class="line"><a name="l08487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab9a8b00d5db55948726fc8dcabc3756f"> 8487</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENRXDMA_BBA           (*(volatile unsigned long *) 0x42080288)</span></div><div class="line"><a name="l08488"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab95284a2d647c6b1411676abd03d8b7"> 8488</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENRXDMA_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08489"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c903c53a644bf0c989fdbcd8a648109"> 8489</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENRXDMA               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab91e8d647714201462637554a65da7e6"> 8490</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENRXDMA_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08491"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c0763af1af5c07746c8049e33be4e5e"> 8491</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENRXDMA_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08492"></a><span class="lineno"> 8492</span>&#160;</div><div class="line"><a name="l08493"></a><span class="lineno"> 8493</span>&#160;<span class="comment">/* SPI0DMA[IENTXDMA] - Transmit DMA request enable bit. */</span></div><div class="line"><a name="l08494"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae36e6628b232835abb7b88709f963fe6"> 8494</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENTXDMA_BBA           (*(volatile unsigned long *) 0x42080284)</span></div><div class="line"><a name="l08495"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e2a39beaf7e8afdc175d0655aadc1f1"> 8495</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENTXDMA_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c022a9773b05cd7a339cf90734cb6d7"> 8496</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENTXDMA               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08497"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabd5382b66403224c6556dd9002f56891"> 8497</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENTXDMA_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08498"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6515d26e2a71908827dda206a71ceca2"> 8498</a></span>&#160;<span class="preprocessor">#define SPI0DMA_IENTXDMA_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08499"></a><span class="lineno"> 8499</span>&#160;</div><div class="line"><a name="l08500"></a><span class="lineno"> 8500</span>&#160;<span class="comment">/* SPI0DMA[ENABLE] - DMA data transfer enable bit. */</span></div><div class="line"><a name="l08501"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad439ac734e224864a10f4ee845cbf7f9"> 8501</a></span>&#160;<span class="preprocessor">#define SPI0DMA_ENABLE_BBA             (*(volatile unsigned long *) 0x42080280)</span></div><div class="line"><a name="l08502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga940fe0d6d0551d925afc21aa8fe4563e"> 8502</a></span>&#160;<span class="preprocessor">#define SPI0DMA_ENABLE_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa24d81bc479e73ac052eb1299339acc"> 8503</a></span>&#160;<span class="preprocessor">#define SPI0DMA_ENABLE                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ed8038ae2b422f13665a098599701f0"> 8504</a></span>&#160;<span class="preprocessor">#define SPI0DMA_ENABLE_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable DMA transfer. This bit needs to be cleared to prevent extra DMA request to the µDMA controller. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08505"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52e27d4acbab94cd993054111e2f9923"> 8505</a></span>&#160;<span class="preprocessor">#define SPI0DMA_ENABLE_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable a DMA transfer. Starts the transfer of a master configured to initiate transfer on transmit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08506"></a><span class="lineno"> 8506</span>&#160;</div><div class="line"><a name="l08507"></a><span class="lineno"> 8507</span>&#160;<span class="comment">/* Reset Value for SPI0CNT*/</span></div><div class="line"><a name="l08508"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5381f77c5672acc1b7405119345b0f8e"> 8508</a></span>&#160;<span class="preprocessor">#define SPI0CNT_RVAL                   0x0</span></div><div class="line"><a name="l08509"></a><span class="lineno"> 8509</span>&#160;</div><div class="line"><a name="l08510"></a><span class="lineno"> 8510</span>&#160;<span class="comment">/* SPI0CNT[VALUE] - Number of bytes requested by the SPI master during DMA transfer, when configured to initiate a transfer on a read of SPI0RX. This register is only used in DMA, master, Rx mode. */</span></div><div class="line"><a name="l08511"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7550f8c955a7e8cbf633376c7b92ba87"> 8511</a></span>&#160;<span class="preprocessor">#define SPI0CNT_VALUE_MSK              (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08512"></a><span class="lineno"> 8512</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l08513"></a><span class="lineno"> 8513</span>&#160;</div><div class="line"><a name="l08514"></a><span class="lineno"> 8514</span>&#160;<span class="preprocessor">#define          SPI1STA                                    (*(volatile unsigned short int *) 0x40004400)</span></div><div class="line"><a name="l08515"></a><span class="lineno"> 8515</span>&#160;<span class="preprocessor">#define          SPI1RX                                     (*(volatile unsigned char      *) 0x40004404)</span></div><div class="line"><a name="l08516"></a><span class="lineno"> 8516</span>&#160;<span class="preprocessor">#define          SPI1TX                                     (*(volatile unsigned char      *) 0x40004408)</span></div><div class="line"><a name="l08517"></a><span class="lineno"> 8517</span>&#160;<span class="preprocessor">#define          SPI1DIV                                    (*(volatile unsigned short int *) 0x4000440C)</span></div><div class="line"><a name="l08518"></a><span class="lineno"> 8518</span>&#160;<span class="preprocessor">#define          SPI1CON                                    (*(volatile unsigned short int *) 0x40004410)</span></div><div class="line"><a name="l08519"></a><span class="lineno"> 8519</span>&#160;<span class="preprocessor">#define          SPI1DMA                                    (*(volatile unsigned short int *) 0x40004414)</span></div><div class="line"><a name="l08520"></a><span class="lineno"> 8520</span>&#160;<span class="preprocessor">#define          SPI1CNT                                    (*(volatile unsigned short int *) 0x40004418)</span></div><div class="line"><a name="l08521"></a><span class="lineno"> 8521</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l08522"></a><span class="lineno"> 8522</span>&#160;</div><div class="line"><a name="l08523"></a><span class="lineno"> 8523</span>&#160;<span class="comment">/* Reset Value for SPI1STA*/</span></div><div class="line"><a name="l08524"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4cdb11960068f2487ffc603ad656b4ee"> 8524</a></span>&#160;<span class="preprocessor">#define SPI1STA_RVAL                   0x0</span></div><div class="line"><a name="l08525"></a><span class="lineno"> 8525</span>&#160;</div><div class="line"><a name="l08526"></a><span class="lineno"> 8526</span>&#160;<span class="comment">/* SPI1STA[CSERR] - CS error status bit. This bit generates an interrupt when detecting an abrupt CS desassertion before the full byte of data is transmitted completely. */</span></div><div class="line"><a name="l08527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7972d70a6969d9433a3ed746494ff2ad"> 8527</a></span>&#160;<span class="preprocessor">#define SPI1STA_CSERR_BBA              (*(volatile unsigned long *) 0x42088030)</span></div><div class="line"><a name="l08528"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7d047eb4dd91ae56f2408e6df983106"> 8528</a></span>&#160;<span class="preprocessor">#define SPI1STA_CSERR_MSK              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08529"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d00e788bf446cc8f4019023df8bf300"> 8529</a></span>&#160;<span class="preprocessor">#define SPI1STA_CSERR                  (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2c46d550c7c4d6ebc83223e19dfef21"> 8530</a></span>&#160;<span class="preprocessor">#define SPI1STA_CSERR_CLR              (0x0   &lt;&lt; 12 ) </span><span class="comment">/* CLR: Cleared when no CS error is detected. Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad424d880c4ee708cdaacad3735278e26"> 8531</a></span>&#160;<span class="preprocessor">#define SPI1STA_CSERR_SET              (0x1   &lt;&lt; 12 ) </span><span class="comment">/* SET. Set when the CS line is deasserted abruptly. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08532"></a><span class="lineno"> 8532</span>&#160;</div><div class="line"><a name="l08533"></a><span class="lineno"> 8533</span>&#160;<span class="comment">/* SPI1STA[RXS] - Rx FIFO excess bytes present. */</span></div><div class="line"><a name="l08534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1780167c4c7c8e51ea82190d1fc4f671"> 8534</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXS_BBA                (*(volatile unsigned long *) 0x4208802C)</span></div><div class="line"><a name="l08535"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77195c74e117c61758d723f46c9ae6d8"> 8535</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXS_MSK                (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08536"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga87b263d5a097e6dd0a63b835ca5c3209"> 8536</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXS                    (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa3208d07d89850c032a9d712e0ca474"> 8537</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXS_CLR                (0x0   &lt;&lt; 11 ) </span><span class="comment">/* CLR. When the number of bytes in the FIFO is equal or less than the number in SPI0CON[15:14]. This bit is not cleared on a read of SPI0STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08538"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42a096b01443dfaea25a0c7524f4128f"> 8538</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXS_SET                (0x1   &lt;&lt; 11 ) </span><span class="comment">/* SET. When there are more bytes in the Rx FIFO than configured in MOD (SPI1CON[15:14]). For example if MOD = TX1RX1, RXS is set when there are 2 or more bytes in the Rx FIFO. This bit does not dependent on SPI1CON[6] and does not cause an interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08539"></a><span class="lineno"> 8539</span>&#160;</div><div class="line"><a name="l08540"></a><span class="lineno"> 8540</span>&#160;<span class="comment">/* SPI1STA[RXFSTA] - Rx FIFO status bits, indicates how many valid bytes are in the Rx FIFO. */</span></div><div class="line"><a name="l08541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33a66919ac8f5e0e74727e84d0bf23e6"> 8541</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_MSK             (0x7   &lt;&lt; 8  )</span></div><div class="line"><a name="l08542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9d016dfc7c9915f7686312edb3d6bf7"> 8542</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_EMPTY           (0x0   &lt;&lt; 8  ) </span><span class="comment">/* EMPTY. When Rx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52b72ee537ea99a44a0206e9bef63873"> 8543</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_ONEBYTE         (0x1   &lt;&lt; 8  ) </span><span class="comment">/* ONEBYTE. When 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cd8a23d6b6a003b7ef6fac3bbaa8131"> 8544</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_TWOBYTES        (0x2   &lt;&lt; 8  ) </span><span class="comment">/* TWOBYTES. When 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08545"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54f29ebd7230cd07f640f0e4a2daeb20"> 8545</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_THREEBYTES      (0x3   &lt;&lt; 8  ) </span><span class="comment">/* THREEBYTES. When 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08546"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga251088a91d726100b30784d210bbd908"> 8546</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXFSTA_FOURBYTES       (0x4   &lt;&lt; 8  ) </span><span class="comment">/* FOURBYTES. When 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08547"></a><span class="lineno"> 8547</span>&#160;</div><div class="line"><a name="l08548"></a><span class="lineno"> 8548</span>&#160;<span class="comment">/* SPI1STA[RXOF] - Rx FIFO overflow status bit. This bit generates an interrupt. */</span></div><div class="line"><a name="l08549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga935497fdf193ef09c778d6378e5f5fd3"> 8549</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXOF_BBA               (*(volatile unsigned long *) 0x4208801C)</span></div><div class="line"><a name="l08550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8381bf12e72054e3378b330fd600077b"> 8550</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXOF_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21f9b173d94a67def934dfb29e625303"> 8551</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXOF                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08552"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dd0b2efc81c659510a73b810435d43a"> 8552</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXOF_CLR               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR.Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08553"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga662163062c5cdb67834aa9d0eb9d1d27"> 8553</a></span>&#160;<span class="preprocessor">#define SPI1STA_RXOF_SET               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set when the Rx FIFO is already full when new data is loaded to the FIFO. This bit generates an interrupt except when RFLUSH is set. (SPI1CON[12]). */</span><span class="preprocessor"></span></div><div class="line"><a name="l08554"></a><span class="lineno"> 8554</span>&#160;</div><div class="line"><a name="l08555"></a><span class="lineno"> 8555</span>&#160;<span class="comment">/* SPI1STA[RX] - Rx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l08556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9e4224d31e23b6eb586e64399e902e7"> 8556</a></span>&#160;<span class="preprocessor">#define SPI1STA_RX_BBA                 (*(volatile unsigned long *) 0x42088018)</span></div><div class="line"><a name="l08557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa241ddc10b7932a37963e20d98a199e1"> 8557</a></span>&#160;<span class="preprocessor">#define SPI1STA_RX_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafe0cc014e39d5236941c00dd03014522"> 8558</a></span>&#160;<span class="preprocessor">#define SPI1STA_RX                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08559"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga90973e598b258fcd86e6de49fca729f0"> 8559</a></span>&#160;<span class="preprocessor">#define SPI1STA_RX_CLR                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08560"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed8260299fd58824f4e98712b5923ec1"> 8560</a></span>&#160;<span class="preprocessor">#define SPI1STA_RX_SET                 (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Set when a receive interrupt occurs. This bit is set when TIM (SPI1CON[6]) is cleared and the required number of bytes have been received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08561"></a><span class="lineno"> 8561</span>&#160;</div><div class="line"><a name="l08562"></a><span class="lineno"> 8562</span>&#160;<span class="comment">/* SPI1STA[TX] - Tx interrupt status bit. This bit generates an interrupt, except when DMA transfer is enabled. */</span></div><div class="line"><a name="l08563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac057927953822321ebfada366949e8be"> 8563</a></span>&#160;<span class="preprocessor">#define SPI1STA_TX_BBA                 (*(volatile unsigned long *) 0x42088014)</span></div><div class="line"><a name="l08564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab14e1069af07bbd05b3d3c07d3864c01"> 8564</a></span>&#160;<span class="preprocessor">#define SPI1STA_TX_MSK                 (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga825067652fe8bf6604f4ebd35369ea19"> 8565</a></span>&#160;<span class="preprocessor">#define SPI1STA_TX                     (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08566"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab2097584f6629b0f652896b8036b57c9"> 8566</a></span>&#160;<span class="preprocessor">#define SPI1STA_TX_CLR                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08567"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb8f41004a1843850cbb26155db5ff5f"> 8567</a></span>&#160;<span class="preprocessor">#define SPI1STA_TX_SET                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. Set when a transmit interrupt occurs. This bit is set when TIM (SPI1CON[6]) is set and the required number of bytes have been transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08568"></a><span class="lineno"> 8568</span>&#160;</div><div class="line"><a name="l08569"></a><span class="lineno"> 8569</span>&#160;<span class="comment">/* SPI1STA[TXUR] - Tx FIFO Underrun. This bit generates an interrupt. */</span></div><div class="line"><a name="l08570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2107f40f39d41637ec3c35e5723b27ba"> 8570</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXUR_BBA               (*(volatile unsigned long *) 0x42088010)</span></div><div class="line"><a name="l08571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga920c18d98ff2a33940e1da6f0bb89f71"> 8571</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXUR_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d3caf1c88ad266a6763d7603afefd02"> 8572</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXUR                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08573"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa12d022c00e0eb6a247406f2861a6372"> 8573</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXUR_CLR               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08574"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga764fb594ea630f2674384ed0d50ed69f"> 8574</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXUR_SET               (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set when a transmit is initiated without any valid data in the Tx FIFO. This bit generates an interrupt except when TFLUSH is set in SPI1CON. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08575"></a><span class="lineno"> 8575</span>&#160;</div><div class="line"><a name="l08576"></a><span class="lineno"> 8576</span>&#160;<span class="comment">/* SPI1STA[TXFSTA] - Tx FIFO status bits, indicates how many valid bytes are in the Tx FIFO. */</span></div><div class="line"><a name="l08577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3f0bc5e7f5cf5b059ac56583ddef61db"> 8577</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_MSK             (0x7   &lt;&lt; 1  )</span></div><div class="line"><a name="l08578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb95d2c6af9281f6c3c8867cfb41b4ce"> 8578</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_EMPTY           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* EMPTY. When Tx FIFO is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6728a65449e948887dff65f7c3069220"> 8579</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_ONEBYTE         (0x1   &lt;&lt; 1  ) </span><span class="comment">/* ONEBYTE. 1 valid byte is in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08580"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadcda0e6667657a77951303ecd2fe69d5"> 8580</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_TWOBYTES        (0x2   &lt;&lt; 1  ) </span><span class="comment">/* TWOBYTES. 2 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08581"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36af6d1b2c7004b3dfd511d62554d4b7"> 8581</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_THREEBYTES      (0x3   &lt;&lt; 1  ) </span><span class="comment">/* THREEBYTES. 3 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga93fd14c4d41082475ba1b9028f1c9323"> 8582</a></span>&#160;<span class="preprocessor">#define SPI1STA_TXFSTA_FOURBYTES       (0x4   &lt;&lt; 1  ) </span><span class="comment">/* FOURBYTES. 4 valid bytes are in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08583"></a><span class="lineno"> 8583</span>&#160;</div><div class="line"><a name="l08584"></a><span class="lineno"> 8584</span>&#160;<span class="comment">/* SPI1STA[IRQ] - Interrupt status bit. */</span></div><div class="line"><a name="l08585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84118aa245c8689f95a881c06b198491"> 8585</a></span>&#160;<span class="preprocessor">#define SPI1STA_IRQ_BBA                (*(volatile unsigned long *) 0x42088000)</span></div><div class="line"><a name="l08586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga927d76eb1d71732d78d3a8bf5b93f745"> 8586</a></span>&#160;<span class="preprocessor">#define SPI1STA_IRQ_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08587"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga64bb1d4f2f0d1bc2543e27203fdbd4d5"> 8587</a></span>&#160;<span class="preprocessor">#define SPI1STA_IRQ                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08588"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga996b099ce260c6395d919609309ace7e"> 8588</a></span>&#160;<span class="preprocessor">#define SPI1STA_IRQ_CLR                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared to 0 on a read of SPI1STA register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7fbe192577e816f033dc3a25115e929"> 8589</a></span>&#160;<span class="preprocessor">#define SPI1STA_IRQ_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set to 1 when an SPI1 based interrupt occurs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08590"></a><span class="lineno"> 8590</span>&#160;</div><div class="line"><a name="l08591"></a><span class="lineno"> 8591</span>&#160;<span class="comment">/* Reset Value for SPI1RX*/</span></div><div class="line"><a name="l08592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7fd19b3206a456ac716bd9715637427"> 8592</a></span>&#160;<span class="preprocessor">#define SPI1RX_RVAL                    0x0</span></div><div class="line"><a name="l08593"></a><span class="lineno"> 8593</span>&#160;</div><div class="line"><a name="l08594"></a><span class="lineno"> 8594</span>&#160;<span class="comment">/* SPI1RX[VALUE] - 8-bit receive register. A read of the RX FIFO returns the next byte to be read from the FIFO. A read of the FIFO when it is empty returns zero. */</span></div><div class="line"><a name="l08595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae255f2b0745ff4310472b605da931b57"> 8595</a></span>&#160;<span class="preprocessor">#define SPI1RX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08596"></a><span class="lineno"> 8596</span>&#160;</div><div class="line"><a name="l08597"></a><span class="lineno"> 8597</span>&#160;<span class="comment">/* Reset Value for SPI1TX*/</span></div><div class="line"><a name="l08598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaba80ab50f64186d41e966003ed923e8e"> 8598</a></span>&#160;<span class="preprocessor">#define SPI1TX_RVAL                    0x0</span></div><div class="line"><a name="l08599"></a><span class="lineno"> 8599</span>&#160;</div><div class="line"><a name="l08600"></a><span class="lineno"> 8600</span>&#160;<span class="comment">/* SPI1TX[VALUE] - 8-bit transmit register. A write to the Tx FIFO address space writes data to the next available location in the Tx FIFO. If the FIFO is full, the oldest byte of data in the FIFO is overwritten. A read from this address location return zero. */</span></div><div class="line"><a name="l08601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5fa9bf7ffaf8fbd62c1d0c6376db0736"> 8601</a></span>&#160;<span class="preprocessor">#define SPI1TX_VALUE_MSK               (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08602"></a><span class="lineno"> 8602</span>&#160;</div><div class="line"><a name="l08603"></a><span class="lineno"> 8603</span>&#160;<span class="comment">/* Reset Value for SPI1DIV*/</span></div><div class="line"><a name="l08604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga850987ec7343b423cba1cb80c9e76109"> 8604</a></span>&#160;<span class="preprocessor">#define SPI1DIV_RVAL                   0x0</span></div><div class="line"><a name="l08605"></a><span class="lineno"> 8605</span>&#160;</div><div class="line"><a name="l08606"></a><span class="lineno"> 8606</span>&#160;<span class="comment">/* SPI1DIV[BCRST] - Configures the behavior of SPI communication after an abrupt deassertion of CS.  This bit should be set in slave and master mode. */</span></div><div class="line"><a name="l08607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44e405f5927bcaf2e1e862ca86dcc18b"> 8607</a></span>&#160;<span class="preprocessor">#define SPI1DIV_BCRST_BBA              (*(volatile unsigned long *) 0x4208819C)</span></div><div class="line"><a name="l08608"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4701a702ebf9c6467d9c95d357ccfd9"> 8608</a></span>&#160;<span class="preprocessor">#define SPI1DIV_BCRST_MSK              (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08609"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc847c0f72a02a42ef0d7ff45b6e4cab"> 8609</a></span>&#160;<span class="preprocessor">#define SPI1DIV_BCRST                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9daa4d3090d300b9fe52bde9e5e16dd7"> 8610</a></span>&#160;<span class="preprocessor">#define SPI1DIV_BCRST_DIS              (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Resumes communication from where it stopped when the CS is deasserted. The rest of the bits are then received/ transmitted when CS returns low. User code should ignore the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac81e708554c0713a6fd055156942f9ed"> 8611</a></span>&#160;<span class="preprocessor">#define SPI1DIV_BCRST_EN               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enabled for a clean restart of SPI transfer after a CSERR condition. User code must also clear the SPI enable bit in SPI1CON during the CSERR interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08612"></a><span class="lineno"> 8612</span>&#160;</div><div class="line"><a name="l08613"></a><span class="lineno"> 8613</span>&#160;<span class="comment">/* SPI1DIV[DIV] - Factor used to divide UCLK in the generation of the master mode serial clock. */</span></div><div class="line"><a name="l08614"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae23dda038d086de835cf881de8aa2e2a"> 8614</a></span>&#160;<span class="preprocessor">#define SPI1DIV_DIV_MSK                (0x3F  &lt;&lt; 0  )</span></div><div class="line"><a name="l08615"></a><span class="lineno"> 8615</span>&#160;</div><div class="line"><a name="l08616"></a><span class="lineno"> 8616</span>&#160;<span class="comment">/* Reset Value for SPI1CON*/</span></div><div class="line"><a name="l08617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa34183496288c0174e05fbb14215cfbe"> 8617</a></span>&#160;<span class="preprocessor">#define SPI1CON_RVAL                   0x0</span></div><div class="line"><a name="l08618"></a><span class="lineno"> 8618</span>&#160;</div><div class="line"><a name="l08619"></a><span class="lineno"> 8619</span>&#160;<span class="comment">/* SPI1CON[MOD] - IRQ mode bits. When TIM is set these bits configure when the Tx/Rx interrupts occur in a transfer. For a DMA Rx transfer, these bits should be 00. */</span></div><div class="line"><a name="l08620"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8c3978494df8c9a13850e957594d3dee"> 8620</a></span>&#160;<span class="preprocessor">#define SPI1CON_MOD_MSK                (0x3   &lt;&lt; 14 )</span></div><div class="line"><a name="l08621"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9fd8b361cd5b0e4b52ede49a7e18e4a1"> 8621</a></span>&#160;<span class="preprocessor">#define SPI1CON_MOD_TX1RX1             (0x0   &lt;&lt; 14 ) </span><span class="comment">/* TX1RX1.  Tx/Rx interrupt occurs when 1 byte has been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cf55f7f5bdec6a65fcb3d27fbd11c9a"> 8622</a></span>&#160;<span class="preprocessor">#define SPI1CON_MOD_TX2RX2             (0x1   &lt;&lt; 14 ) </span><span class="comment">/* TX2RX2.  Tx/Rx interrupt occurs when 2 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08623"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67a5015bd03c414017bdce4201a40008"> 8623</a></span>&#160;<span class="preprocessor">#define SPI1CON_MOD_TX3RX3             (0x2   &lt;&lt; 14 ) </span><span class="comment">/* TX3RX3.  Tx/Rx interrupt occurs when 3 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08624"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3e6445e87873f757b627b449dc3357f"> 8624</a></span>&#160;<span class="preprocessor">#define SPI1CON_MOD_TX4RX4             (0x3   &lt;&lt; 14 ) </span><span class="comment">/* TX4RX4.  Tx/Rx interrupt occurs when 4 bytes have been transmitted/received from/into the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08625"></a><span class="lineno"> 8625</span>&#160;</div><div class="line"><a name="l08626"></a><span class="lineno"> 8626</span>&#160;<span class="comment">/* SPI1CON[TFLUSH] - Tx FIFO flush enable bit. */</span></div><div class="line"><a name="l08627"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga410b08b45c152afeeb0cacfbd294ae83"> 8627</a></span>&#160;<span class="preprocessor">#define SPI1CON_TFLUSH_BBA             (*(volatile unsigned long *) 0x42088234)</span></div><div class="line"><a name="l08628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga162f8b999635d1d72e6816582e364400"> 8628</a></span>&#160;<span class="preprocessor">#define SPI1CON_TFLUSH_MSK             (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l08629"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga982d5fe00ed993f1a3aeeb494f11dda0"> 8629</a></span>&#160;<span class="preprocessor">#define SPI1CON_TFLUSH                 (0x1   &lt;&lt; 13 )</span></div><div class="line"><a name="l08630"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96d285301cea89e4b5ca9cf21376edfe"> 8630</a></span>&#160;<span class="preprocessor">#define SPI1CON_TFLUSH_DIS             (0x0   &lt;&lt; 13 ) </span><span class="comment">/* DIS. Disable Tx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb6062ea73bf87047ea1d0697c850af4"> 8631</a></span>&#160;<span class="preprocessor">#define SPI1CON_TFLUSH_EN              (0x1   &lt;&lt; 13 ) </span><span class="comment">/* EN. Flush the Tx FIFO. This bit does not clear itself and should be toggled if a single flush is required. If this bit is left high, then either the last transmitted value or 0x00 is transmitted depending on the ZEN bit (SPI1CON[7]). Any writes to the Tx FIFO are ignored while this bit is set. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08632"></a><span class="lineno"> 8632</span>&#160;</div><div class="line"><a name="l08633"></a><span class="lineno"> 8633</span>&#160;<span class="comment">/* SPI1CON[RFLUSH] - Rx FIFO flush enable bit. */</span></div><div class="line"><a name="l08634"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaedefdc88104b87cb15c1d627c5b24b18"> 8634</a></span>&#160;<span class="preprocessor">#define SPI1CON_RFLUSH_BBA             (*(volatile unsigned long *) 0x42088230)</span></div><div class="line"><a name="l08635"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab00c5b7a465beee14f72fb6387966362"> 8635</a></span>&#160;<span class="preprocessor">#define SPI1CON_RFLUSH_MSK             (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08636"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae8ae004cf449080e65325d76aa915a28"> 8636</a></span>&#160;<span class="preprocessor">#define SPI1CON_RFLUSH                 (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08637"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaabee3882848eb5cd05de517e338e86ef"> 8637</a></span>&#160;<span class="preprocessor">#define SPI1CON_RFLUSH_DIS             (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Disable Rx FIFO flushing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08638"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5556134327e066aae2b411f77fcb5878"> 8638</a></span>&#160;<span class="preprocessor">#define SPI1CON_RFLUSH_EN              (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN.  If this bit is set, all incoming data is ignored and no interrupts are generated. If set and TIM = 0  (SPI1CON[6]), a read of the Rx FIFO initiates a transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08639"></a><span class="lineno"> 8639</span>&#160;</div><div class="line"><a name="l08640"></a><span class="lineno"> 8640</span>&#160;<span class="comment">/* SPI1CON[CON] - Continuous transfer enable bit. */</span></div><div class="line"><a name="l08641"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3c3905e0cfdc922f2ed2ba53c859b52"> 8641</a></span>&#160;<span class="preprocessor">#define SPI1CON_CON_BBA                (*(volatile unsigned long *) 0x4208822C)</span></div><div class="line"><a name="l08642"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a97204351f4376b4d854d46a2be0294"> 8642</a></span>&#160;<span class="preprocessor">#define SPI1CON_CON_MSK                (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08643"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab0be831ae715a0e7fc8cdff16fa6bf9"> 8643</a></span>&#160;<span class="preprocessor">#define SPI1CON_CON                    (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l08644"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6cf9f20a0b21b679b631934db12869b"> 8644</a></span>&#160;<span class="preprocessor">#define SPI1CON_CON_DIS                (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Disable continuous transfer. Each transfer consists of a single 8-bit serial transfer. If valid data exists in the SPIxTX register, then a new transfer is initiated after a stall period of one serial clock cycle. The CS line is deactivated for this one serial clock cycle. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08645"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3c95762767ae57bc9227d1f06aa54b89"> 8645</a></span>&#160;<span class="preprocessor">#define SPI1CON_CON_EN                 (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Enable continuous transfer. In master mode, the transfer continues until no valid data is available in the Tx register. CS is asserted and remains asserted for the duration of each 8-bit serial transfer until Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08646"></a><span class="lineno"> 8646</span>&#160;</div><div class="line"><a name="l08647"></a><span class="lineno"> 8647</span>&#160;<span class="comment">/* SPI1CON[LOOPBACK] - Loopback enable bit. */</span></div><div class="line"><a name="l08648"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a959608c7bf902c772b3c300b124d37"> 8648</a></span>&#160;<span class="preprocessor">#define SPI1CON_LOOPBACK_BBA           (*(volatile unsigned long *) 0x42088228)</span></div><div class="line"><a name="l08649"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade813a23963b06f6587653b8b2336529"> 8649</a></span>&#160;<span class="preprocessor">#define SPI1CON_LOOPBACK_MSK           (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l08650"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a37e5503e0e67aa52d57ea47b237efd"> 8650</a></span>&#160;<span class="preprocessor">#define SPI1CON_LOOPBACK               (0x1   &lt;&lt; 10 )</span></div><div class="line"><a name="l08651"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa64fe19cdff858108ca4507ddecbcc9"> 8651</a></span>&#160;<span class="preprocessor">#define SPI1CON_LOOPBACK_DIS           (0x0   &lt;&lt; 10 ) </span><span class="comment">/* DIS. Normal mode.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08652"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4e93b8c89bb9b9a9dbffb90bd160702"> 8652</a></span>&#160;<span class="preprocessor">#define SPI1CON_LOOPBACK_EN            (0x1   &lt;&lt; 10 ) </span><span class="comment">/* EN. Connect MISO to MOSI, thus, data transmitted from Tx register is looped back to the Rx register. SPI must be configured in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08653"></a><span class="lineno"> 8653</span>&#160;</div><div class="line"><a name="l08654"></a><span class="lineno"> 8654</span>&#160;<span class="comment">/* SPI1CON[SOEN] - Slave output enable bit. */</span></div><div class="line"><a name="l08655"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga85f229ff5e7f5108f10de55928106daf"> 8655</a></span>&#160;<span class="preprocessor">#define SPI1CON_SOEN_BBA               (*(volatile unsigned long *) 0x42088224)</span></div><div class="line"><a name="l08656"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaab14eacfadb7c2ef65ea3fb35edb8e04"> 8656</a></span>&#160;<span class="preprocessor">#define SPI1CON_SOEN_MSK               (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l08657"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a2a79473488cdcebdc2ac6876a0f903"> 8657</a></span>&#160;<span class="preprocessor">#define SPI1CON_SOEN                   (0x1   &lt;&lt; 9  )</span></div><div class="line"><a name="l08658"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c3d7835e4566688be9a00d48633ac89"> 8658</a></span>&#160;<span class="preprocessor">#define SPI1CON_SOEN_DIS               (0x0   &lt;&lt; 9  ) </span><span class="comment">/* DIS.  Disable the output driver on the MISO pin. The MISO pin is open-circuit when this bit is clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08659"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0716c24c4dd9084af55cb1ac3e63f07e"> 8659</a></span>&#160;<span class="preprocessor">#define SPI1CON_SOEN_EN                (0x1   &lt;&lt; 9  ) </span><span class="comment">/* EN. MISO operates as normal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08660"></a><span class="lineno"> 8660</span>&#160;</div><div class="line"><a name="l08661"></a><span class="lineno"> 8661</span>&#160;<span class="comment">/* SPI1CON[RXOF] - RX overflow overwrite enable bit. */</span></div><div class="line"><a name="l08662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ecbca783c25dd07d1a3c15bd4f9e871"> 8662</a></span>&#160;<span class="preprocessor">#define SPI1CON_RXOF_BBA               (*(volatile unsigned long *) 0x42088220)</span></div><div class="line"><a name="l08663"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2f23f30473e01b65cb79012fde584c7"> 8663</a></span>&#160;<span class="preprocessor">#define SPI1CON_RXOF_MSK               (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l08664"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31648bf7bf8cc7090bf4601894dbce25"> 8664</a></span>&#160;<span class="preprocessor">#define SPI1CON_RXOF                   (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l08665"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29627d6f52274a7cef6251dcd1a85a4c"> 8665</a></span>&#160;<span class="preprocessor">#define SPI1CON_RXOF_DIS               (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. The new serial byte received is discarded when there is no space left in the FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l08666"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa970e3a0f825b7aebeee57fb43ef2730"> 8666</a></span>&#160;<span class="preprocessor">#define SPI1CON_RXOF_EN                (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. The valid data in the Rx register is overwritten by the new serial byte received when there is no space left in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08667"></a><span class="lineno"> 8667</span>&#160;</div><div class="line"><a name="l08668"></a><span class="lineno"> 8668</span>&#160;<span class="comment">/* SPI1CON[ZEN] - TX underrun: Transmit 0s when Tx FIFO is empty. */</span></div><div class="line"><a name="l08669"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga250c2fa04c30dfe394cd8c4f63ccf99f"> 8669</a></span>&#160;<span class="preprocessor">#define SPI1CON_ZEN_BBA                (*(volatile unsigned long *) 0x4208821C)</span></div><div class="line"><a name="l08670"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga880ec81e33272733c52101e1ace837d8"> 8670</a></span>&#160;<span class="preprocessor">#define SPI1CON_ZEN_MSK                (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0982f08875ddce171672c1bc522af65"> 8671</a></span>&#160;<span class="preprocessor">#define SPI1CON_ZEN                    (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08672"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga417020002635dd9f3880cbe61563923a"> 8672</a></span>&#160;<span class="preprocessor">#define SPI1CON_ZEN_DIS                (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. The last byte from the previous transmission is shifted out when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08673"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga98ad112eea575394e9080c44719f2485"> 8673</a></span>&#160;<span class="preprocessor">#define SPI1CON_ZEN_EN                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Transmit 0x00 when a transfer is initiated with no valid data in the FIFO. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08674"></a><span class="lineno"> 8674</span>&#160;</div><div class="line"><a name="l08675"></a><span class="lineno"> 8675</span>&#160;<span class="comment">/* SPI1CON[TIM] - Transfer and interrupt mode bit. */</span></div><div class="line"><a name="l08676"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga55a121946c115cb7744edd2870dc1a3e"> 8676</a></span>&#160;<span class="preprocessor">#define SPI1CON_TIM_BBA                (*(volatile unsigned long *) 0x42088218)</span></div><div class="line"><a name="l08677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga99a8e4a7a0f2f619438e05cd75e6f4e5"> 8677</a></span>&#160;<span class="preprocessor">#define SPI1CON_TIM_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac1ddf7ed4f0be442f4d61db31f1dff4e"> 8678</a></span>&#160;<span class="preprocessor">#define SPI1CON_TIM                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga18b3bb60868aed973e1bec39b24bb2a2"> 8679</a></span>&#160;<span class="preprocessor">#define SPI1CON_TIM_TXWR               (0x1   &lt;&lt; 6  ) </span><span class="comment">/* TXWR. Initiate transfer with a write to the SPIxTX register.  Interrupt only occurs when Tx is empty. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd458e5b80bf7d72961570da9230ec6d"> 8680</a></span>&#160;<span class="preprocessor">#define SPI1CON_TIM_RXRD               (0x0   &lt;&lt; 6  ) </span><span class="comment">/* RXRD. Initiate transfer with a read of the SPIxRX register.  The read must be done while the SPI interface is idle. Interrupt only occurs when Rx is full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08681"></a><span class="lineno"> 8681</span>&#160;</div><div class="line"><a name="l08682"></a><span class="lineno"> 8682</span>&#160;<span class="comment">/* SPI1CON[LSB] - LSB first transfer enable bit. */</span></div><div class="line"><a name="l08683"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabe14f0721fe6caded5ba70657fbff236"> 8683</a></span>&#160;<span class="preprocessor">#define SPI1CON_LSB_BBA                (*(volatile unsigned long *) 0x42088214)</span></div><div class="line"><a name="l08684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29f4314b7ca296c90c9bac0f76f54e64"> 8684</a></span>&#160;<span class="preprocessor">#define SPI1CON_LSB_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga730626332cdb80f39cc3a3d165fa1696"> 8685</a></span>&#160;<span class="preprocessor">#define SPI1CON_LSB                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l08686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5720d458483d5b8133603960c42f8ba"> 8686</a></span>&#160;<span class="preprocessor">#define SPI1CON_LSB_DIS                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. MSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad25710c3233743500affd9dc6366bb79"> 8687</a></span>&#160;<span class="preprocessor">#define SPI1CON_LSB_EN                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. LSB is transmitted first. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08688"></a><span class="lineno"> 8688</span>&#160;</div><div class="line"><a name="l08689"></a><span class="lineno"> 8689</span>&#160;<span class="comment">/* SPI1CON[WOM] - Wired OR enable bit. */</span></div><div class="line"><a name="l08690"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb2ce6808af13e81d2782389d75539d6"> 8690</a></span>&#160;<span class="preprocessor">#define SPI1CON_WOM_BBA                (*(volatile unsigned long *) 0x42088210)</span></div><div class="line"><a name="l08691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37fe2c3ba4eb538e5731343c2601a558"> 8691</a></span>&#160;<span class="preprocessor">#define SPI1CON_WOM_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a2d0cf43432f1a262a33ee0d967aa64"> 8692</a></span>&#160;<span class="preprocessor">#define SPI1CON_WOM                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ab7e1e3617707cf69d903d6206f6c40"> 8693</a></span>&#160;<span class="preprocessor">#define SPI1CON_WOM_DIS                (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Normal driver output operation. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3145c2ef585a64fa5ece2eab9ca0f947"> 8694</a></span>&#160;<span class="preprocessor">#define SPI1CON_WOM_EN                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable open circuit data output for multimaster/multislave configuration. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08695"></a><span class="lineno"> 8695</span>&#160;</div><div class="line"><a name="l08696"></a><span class="lineno"> 8696</span>&#160;<span class="comment">/* SPI1CON[CPOL] - Serial clock polarity mode bit. */</span></div><div class="line"><a name="l08697"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf0af55694902b8d31028c4e2b484ecb2"> 8697</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPOL_BBA               (*(volatile unsigned long *) 0x4208820C)</span></div><div class="line"><a name="l08698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc77f816e63d960508dfa0897d7a3860"> 8698</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPOL_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13ad8bc912a7711bcace4fe7242358e8"> 8699</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPOL                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf074605921952bb658e6ccddc7f4ea84"> 8700</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPOL_LOW               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* LOW. Serial clock idles low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ac0295f1b582c58559ef4729093c536"> 8701</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPOL_HIGH              (0x1   &lt;&lt; 3  ) </span><span class="comment">/* HIGH. Serial clock idles high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08702"></a><span class="lineno"> 8702</span>&#160;</div><div class="line"><a name="l08703"></a><span class="lineno"> 8703</span>&#160;<span class="comment">/* SPI1CON[CPHA] - Serial clock phase mode bit. */</span></div><div class="line"><a name="l08704"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0eae4644868ee580a0eebadfa0d35966"> 8704</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPHA_BBA               (*(volatile unsigned long *) 0x42088208)</span></div><div class="line"><a name="l08705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf60731ddc48624acce0dce337d756ec"> 8705</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPHA_MSK               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac3b071abb269019ea913dca4c47b1e8e"> 8706</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPHA                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga83db90213d69f2c7cc8cfa2e7f2279aa"> 8707</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPHA_SAMPLELEADING     (0x0   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLELEADING. Serial clock pulses at the middle of the first data bit transfer. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f59a928b979315378611ead2831353e"> 8708</a></span>&#160;<span class="preprocessor">#define SPI1CON_CPHA_SAMPLETRAILING    (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SAMPLETRAILING. Serial clock pulses at the start of the first data bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08709"></a><span class="lineno"> 8709</span>&#160;</div><div class="line"><a name="l08710"></a><span class="lineno"> 8710</span>&#160;<span class="comment">/* SPI1CON[MASEN] - Master mode enable bit. */</span></div><div class="line"><a name="l08711"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacdf8c2a078d19226807aae80c980a07a"> 8711</a></span>&#160;<span class="preprocessor">#define SPI1CON_MASEN_BBA              (*(volatile unsigned long *) 0x42088204)</span></div><div class="line"><a name="l08712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga507fc31e0391cee5fbec607ac621b4aa"> 8712</a></span>&#160;<span class="preprocessor">#define SPI1CON_MASEN_MSK              (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08713"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ba58bc1a107c146f7db7e67b8cca4ff"> 8713</a></span>&#160;<span class="preprocessor">#define SPI1CON_MASEN                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08714"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7875497b777b408fa9cab7231635a804"> 8714</a></span>&#160;<span class="preprocessor">#define SPI1CON_MASEN_DIS              (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Configure in slave mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5871746093354e1d8d5f38e2a6b4f144"> 8715</a></span>&#160;<span class="preprocessor">#define SPI1CON_MASEN_EN               (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Configure in master mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08716"></a><span class="lineno"> 8716</span>&#160;</div><div class="line"><a name="l08717"></a><span class="lineno"> 8717</span>&#160;<span class="comment">/* SPI1CON[ENABLE] - SPI enable bit. */</span></div><div class="line"><a name="l08718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga80a78700580a2f9bb866098fb0f82584"> 8718</a></span>&#160;<span class="preprocessor">#define SPI1CON_ENABLE_BBA             (*(volatile unsigned long *) 0x42088200)</span></div><div class="line"><a name="l08719"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8241b74f884d806af04813c42970d24a"> 8719</a></span>&#160;<span class="preprocessor">#define SPI1CON_ENABLE_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08720"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga42c59f2bb64adfced005c1f31d959bb5"> 8720</a></span>&#160;<span class="preprocessor">#define SPI1CON_ENABLE                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c194f473e32744f6a3957227fddac9a"> 8721</a></span>&#160;<span class="preprocessor">#define SPI1CON_ENABLE_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable the SPI. Clearing this bit will also reset all the FIFO related logic to enable a clean start. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga537e92bcc9e168270a850e061aaf7ce0"> 8722</a></span>&#160;<span class="preprocessor">#define SPI1CON_ENABLE_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable the SPI.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08723"></a><span class="lineno"> 8723</span>&#160;</div><div class="line"><a name="l08724"></a><span class="lineno"> 8724</span>&#160;<span class="comment">/* Reset Value for SPI1DMA*/</span></div><div class="line"><a name="l08725"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0eb3fb1d3855fb7d5a98c6c5ea11adaa"> 8725</a></span>&#160;<span class="preprocessor">#define SPI1DMA_RVAL                   0x0</span></div><div class="line"><a name="l08726"></a><span class="lineno"> 8726</span>&#160;</div><div class="line"><a name="l08727"></a><span class="lineno"> 8727</span>&#160;<span class="comment">/* SPI1DMA[IENRXDMA] - Receive DMA request enable bit. */</span></div><div class="line"><a name="l08728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09b04b4b43079c7e2ca36aeb34ab9f81"> 8728</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENRXDMA_BBA           (*(volatile unsigned long *) 0x42088288)</span></div><div class="line"><a name="l08729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga315e941747c435532fbdb2b9cd2bb9c5"> 8729</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENRXDMA_MSK           (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77d634020e82f88d285b4e319458b73b"> 8730</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENRXDMA               (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga158fbb7053a2f12a1e696d9fe2752995"> 8731</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENRXDMA_DIS           (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08732"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade4557097254e21572ff552814eb13be"> 8732</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENRXDMA_EN            (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable Rx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08733"></a><span class="lineno"> 8733</span>&#160;</div><div class="line"><a name="l08734"></a><span class="lineno"> 8734</span>&#160;<span class="comment">/* SPI1DMA[IENTXDMA] - Transmit DMA request enable bit. */</span></div><div class="line"><a name="l08735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae961c45e61c0c551f19311b9b1aa37ba"> 8735</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENTXDMA_BBA           (*(volatile unsigned long *) 0x42088284)</span></div><div class="line"><a name="l08736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8d8a693fa35aebb6969329b75b5be35"> 8736</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENTXDMA_MSK           (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab50c2133863780858920af0d91ad4a7b"> 8737</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENTXDMA               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga13000c80cc705abd7d2009403fd34fdc"> 8738</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENTXDMA_DIS           (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5763b8eba5b13760213517b89d0d2d3c"> 8739</a></span>&#160;<span class="preprocessor">#define SPI1DMA_IENTXDMA_EN            (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable Tx DMA requests. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08740"></a><span class="lineno"> 8740</span>&#160;</div><div class="line"><a name="l08741"></a><span class="lineno"> 8741</span>&#160;<span class="comment">/* SPI1DMA[ENABLE] - DMA data transfer enable bit. */</span></div><div class="line"><a name="l08742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae25171ebc5425afd70e8ab3af587027b"> 8742</a></span>&#160;<span class="preprocessor">#define SPI1DMA_ENABLE_BBA             (*(volatile unsigned long *) 0x42088280)</span></div><div class="line"><a name="l08743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a61a6488a49e5d536ff5eb30428ba80"> 8743</a></span>&#160;<span class="preprocessor">#define SPI1DMA_ENABLE_MSK             (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga069e98085590db438ee24993e0c192ec"> 8744</a></span>&#160;<span class="preprocessor">#define SPI1DMA_ENABLE                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacff5d01a2bd1cec3fd0e813a6f38a791"> 8745</a></span>&#160;<span class="preprocessor">#define SPI1DMA_ENABLE_DIS             (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable DMA transfer. This bit needs to be cleared to prevent extra DMA request to the µDMA controller. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab562948daac4c9120b6621081eff417b"> 8746</a></span>&#160;<span class="preprocessor">#define SPI1DMA_ENABLE_EN              (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable a DMA transfer. Starts the transfer of a master configured to initiate transfer on transmit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08747"></a><span class="lineno"> 8747</span>&#160;</div><div class="line"><a name="l08748"></a><span class="lineno"> 8748</span>&#160;<span class="comment">/* Reset Value for SPI1CNT*/</span></div><div class="line"><a name="l08749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3f44cbced0e010958ec78563b629bf3"> 8749</a></span>&#160;<span class="preprocessor">#define SPI1CNT_RVAL                   0x0</span></div><div class="line"><a name="l08750"></a><span class="lineno"> 8750</span>&#160;</div><div class="line"><a name="l08751"></a><span class="lineno"> 8751</span>&#160;<span class="comment">/* SPI1CNT[VALUE] - Number of bytes requested by the SPI master during DMA transfer, when configured to initiate a transfer on a read of SPI0RX. This register is only used in DMA, master, Rx mode.. */</span></div><div class="line"><a name="l08752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab714c1d2b43628fc7aa22f70af82f220"> 8752</a></span>&#160;<span class="preprocessor">#define SPI1CNT_VALUE_MSK              (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l08753"></a><span class="lineno"> 8753</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08754"></a><span class="lineno"> 8754</span>&#160;<span class="comment">// -----                                        T0                                        -----</span></div><div class="line"><a name="l08755"></a><span class="lineno"> 8755</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l08756"></a><span class="lineno"> 8756</span>&#160;</div><div class="line"><a name="l08757"></a><span class="lineno"> 8757</span>&#160;</div><div class="line"><a name="l08762"></a><span class="lineno"> 8762</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08763"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html"> 8763</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l08764"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a715e0f549204c9ab0dee1c32b41e3d64"> 8764</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#a715e0f549204c9ab0dee1c32b41e3d64">LD</a>;                        </div><div class="line"><a name="l08765"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#ae84de7365d94cd1d3128e50e103a0348"> 8765</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#ae84de7365d94cd1d3128e50e103a0348">RESERVED0</a>;</div><div class="line"><a name="l08766"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a4e83d85f2895898ade5e4e77e1038dc9"> 8766</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#a4e83d85f2895898ade5e4e77e1038dc9">VAL</a>;                       </div><div class="line"><a name="l08767"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#adc31639807035e9c57cd16849e03d8db"> 8767</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#adc31639807035e9c57cd16849e03d8db">RESERVED1</a>;</div><div class="line"><a name="l08768"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a74eda65cbc9370bbf3798fb9d1ee4507"> 8768</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#a74eda65cbc9370bbf3798fb9d1ee4507">CON</a>;                       </div><div class="line"><a name="l08769"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a333cfa520dd0af1d3fc56e4e4f96d393"> 8769</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#a333cfa520dd0af1d3fc56e4e4f96d393">RESERVED2</a>;</div><div class="line"><a name="l08770"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#ae78eeabdedb8d966c5595c4c10bcc754"> 8770</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#ae78eeabdedb8d966c5595c4c10bcc754">CLRI</a>;                      </div><div class="line"><a name="l08771"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#af085e362d1f65aa2f3561cae443a1fb2"> 8771</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#af085e362d1f65aa2f3561cae443a1fb2">RESERVED3</a>;</div><div class="line"><a name="l08772"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#aa32dd205fca068e45aa288a89fbb97e0"> 8772</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#aa32dd205fca068e45aa288a89fbb97e0">CAP</a>;                       </div><div class="line"><a name="l08773"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a035a5e5eb2078545666a8e391718239d"> 8773</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED4[5];</div><div class="line"><a name="l08774"></a><span class="lineno"><a class="line" href="structADI__TIMER__TypeDef.html#a1e377ccd00b09eb13e7247913acd7e47"> 8774</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__TIMER__TypeDef.html#a1e377ccd00b09eb13e7247913acd7e47">STA</a>;                       </div><div class="line"><a name="l08775"></a><span class="lineno"> 8775</span>&#160;} <a class="code" href="structADI__TIMER__TypeDef.html">ADI_TIMER_TypeDef</a>;</div><div class="line"><a name="l08776"></a><span class="lineno"> 8776</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08777"></a><span class="lineno"> 8777</span>&#160;<span class="preprocessor">#define          T0LD                                       (*(volatile unsigned short int *) 0x40000000)</span></div><div class="line"><a name="l08778"></a><span class="lineno"> 8778</span>&#160;<span class="preprocessor">#define          T0VAL                                      (*(volatile unsigned short int *) 0x40000004)</span></div><div class="line"><a name="l08779"></a><span class="lineno"> 8779</span>&#160;<span class="preprocessor">#define          T0CON                                      (*(volatile unsigned short int *) 0x40000008)</span></div><div class="line"><a name="l08780"></a><span class="lineno"> 8780</span>&#160;<span class="preprocessor">#define          T0CLRI                                     (*(volatile unsigned short int *) 0x4000000C)</span></div><div class="line"><a name="l08781"></a><span class="lineno"> 8781</span>&#160;<span class="preprocessor">#define          T0CAP                                      (*(volatile unsigned short int *) 0x40000010)</span></div><div class="line"><a name="l08782"></a><span class="lineno"> 8782</span>&#160;<span class="preprocessor">#define          T0STA                                      (*(volatile unsigned short int *) 0x4000001C)</span></div><div class="line"><a name="l08783"></a><span class="lineno"> 8783</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l08784"></a><span class="lineno"> 8784</span>&#160;</div><div class="line"><a name="l08785"></a><span class="lineno"> 8785</span>&#160;<span class="comment">/* Reset Value for T0LD*/</span></div><div class="line"><a name="l08786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10085e4f0eaae0098283b799d8c8f3bc"> 8786</a></span>&#160;<span class="preprocessor">#define T0LD_RVAL                      0x0</span></div><div class="line"><a name="l08787"></a><span class="lineno"> 8787</span>&#160;</div><div class="line"><a name="l08788"></a><span class="lineno"> 8788</span>&#160;<span class="comment">/* T0LD[VALUE] - Load value. */</span></div><div class="line"><a name="l08789"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabced2240286a33c347a05893e82527cf"> 8789</a></span>&#160;<span class="preprocessor">#define T0LD_VALUE_MSK                 (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08790"></a><span class="lineno"> 8790</span>&#160;</div><div class="line"><a name="l08791"></a><span class="lineno"> 8791</span>&#160;<span class="comment">/* Reset Value for T0VAL*/</span></div><div class="line"><a name="l08792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga907368185fe6ea26081a49570113a340"> 8792</a></span>&#160;<span class="preprocessor">#define T0VAL_RVAL                     0x0</span></div><div class="line"><a name="l08793"></a><span class="lineno"> 8793</span>&#160;</div><div class="line"><a name="l08794"></a><span class="lineno"> 8794</span>&#160;<span class="comment">/* T0VAL[VALUE] - Current counter value. */</span></div><div class="line"><a name="l08795"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66b994678ab8d45ab6919e8531a5babf"> 8795</a></span>&#160;<span class="preprocessor">#define T0VAL_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08796"></a><span class="lineno"> 8796</span>&#160;</div><div class="line"><a name="l08797"></a><span class="lineno"> 8797</span>&#160;<span class="comment">/* Reset Value for T0CON*/</span></div><div class="line"><a name="l08798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23f869d70506abfa4766594859580a18"> 8798</a></span>&#160;<span class="preprocessor">#define T0CON_RVAL                     0xA</span></div><div class="line"><a name="l08799"></a><span class="lineno"> 8799</span>&#160;</div><div class="line"><a name="l08800"></a><span class="lineno"> 8800</span>&#160;<span class="comment">/* T0CON[EVENTEN] - Enable event bit. */</span></div><div class="line"><a name="l08801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace04b25574c4eb5eb2fe349d4032c018"> 8801</a></span>&#160;<span class="preprocessor">#define T0CON_EVENTEN_BBA              (*(volatile unsigned long *) 0x42000130)</span></div><div class="line"><a name="l08802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad212648d130c513beb596720dd127cdb"> 8802</a></span>&#160;<span class="preprocessor">#define T0CON_EVENTEN_MSK              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37682b62e17e647d92a1cfd889c071ed"> 8803</a></span>&#160;<span class="preprocessor">#define T0CON_EVENTEN                  (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabf02ea5efec307939da3576e6c5b2d7d"> 8804</a></span>&#160;<span class="preprocessor">#define T0CON_EVENTEN_DIS              (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Cleared by user.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l08805"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad85899ab92753f180317641800b303d7"> 8805</a></span>&#160;<span class="preprocessor">#define T0CON_EVENTEN_EN               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Enable time capture of an event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08806"></a><span class="lineno"> 8806</span>&#160;</div><div class="line"><a name="l08807"></a><span class="lineno"> 8807</span>&#160;<span class="comment">/* T0CON[EVENT] - Event select bits. Settings not described are reserved and should not be used. */</span></div><div class="line"><a name="l08808"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9407e70e0c8d5ccd334395822ee174a5"> 8808</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_MSK                (0xF   &lt;&lt; 8  )</span></div><div class="line"><a name="l08809"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc5ee657af7eb1dc52a44bff3c077faa"> 8809</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_T2                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* T2. Wakeup Timer.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08810"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac48180d4a3948df0081e9418b0ca7597"> 8810</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT0               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EXT0. External interrupt 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabff0ee7b1eafed1f8de6c8942106f14a"> 8811</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT1               (0x2   &lt;&lt; 8  ) </span><span class="comment">/* EXT1. External interrupt 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e88e9d69012c770a2cb9a2b147a21fa"> 8812</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT2               (0x3   &lt;&lt; 8  ) </span><span class="comment">/* EXT2. External interrupt 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6ae8680c108a9f776ee1cbd8ed7eefff"> 8813</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT3               (0x4   &lt;&lt; 8  ) </span><span class="comment">/* EXT3. External interrupt 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a87355701689f74be3b19bd36637242"> 8814</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT4               (0x5   &lt;&lt; 8  ) </span><span class="comment">/* EXT4. External interrupt 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaff148d71b6d43cd7a86dc505c704327"> 8815</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT5               (0x6   &lt;&lt; 8  ) </span><span class="comment">/* EXT5. External interrupt 5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeac29f4d0a7286278a0260af2dec9a13"> 8816</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT6               (0x7   &lt;&lt; 8  ) </span><span class="comment">/* EXT6. External interrupt 6. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6f7a165b1b3470b44e6ae29140137ff"> 8817</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT7               (0x8   &lt;&lt; 8  ) </span><span class="comment">/* EXT7. External interrupt 7. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f430268a99e9615db140b8673886f2c"> 8818</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_EXT8               (0x9   &lt;&lt; 8  ) </span><span class="comment">/* EXT8. External interrupt 8. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5daaa4c2b5c94368fe3087d9604749ff"> 8819</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_T3                 (0xA   &lt;&lt; 8  ) </span><span class="comment">/* T3. Watchdog timer.      */</span><span class="preprocessor"></span></div><div class="line"><a name="l08820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf804fc8f86e124759b6d21323e302c07"> 8820</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_T1                 (0xC   &lt;&lt; 8  ) </span><span class="comment">/* T1. Timer 1.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l08821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacab952d7682bf49d6520af84e27c4637"> 8821</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_ADC                (0xD   &lt;&lt; 8  ) </span><span class="comment">/* ADC. Analog to Digital Converter. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08822"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65fc7c90ab69aea626d4d7f85365cb54"> 8822</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_FEE                (0xE   &lt;&lt; 8  ) </span><span class="comment">/* FEE. Flash Controller.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l08823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae96b8e14bb971d705c6459357ef173c5"> 8823</a></span>&#160;<span class="preprocessor">#define T0CON_EVENT_COM                (0xF   &lt;&lt; 8  ) </span><span class="comment">/* COM. UART Peripheral.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l08824"></a><span class="lineno"> 8824</span>&#160;</div><div class="line"><a name="l08825"></a><span class="lineno"> 8825</span>&#160;<span class="comment">/* T0CON[RLD] - Reload control bit for periodic mode. */</span></div><div class="line"><a name="l08826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad310df7e504335e68eecad856764a0ff"> 8826</a></span>&#160;<span class="preprocessor">#define T0CON_RLD_BBA                  (*(volatile unsigned long *) 0x4200011C)</span></div><div class="line"><a name="l08827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab72302dbc7c9b7d6b0b00f24ee49256b"> 8827</a></span>&#160;<span class="preprocessor">#define T0CON_RLD_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab423a44c8047c5ea89563742d651922d"> 8828</a></span>&#160;<span class="preprocessor">#define T0CON_RLD                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08829"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd5a114486f82c373e8977190dff0157"> 8829</a></span>&#160;<span class="preprocessor">#define T0CON_RLD_DIS                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Reload on a time out. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35daa41476717873bf02bc5c8050cdbd"> 8830</a></span>&#160;<span class="preprocessor">#define T0CON_RLD_EN                   (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Reload the counter on a write to T0CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08831"></a><span class="lineno"> 8831</span>&#160;</div><div class="line"><a name="l08832"></a><span class="lineno"> 8832</span>&#160;<span class="comment">/* T0CON[CLK] - Clock select. */</span></div><div class="line"><a name="l08833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9d1ea2f95ebc6f8d3d8d5bd7854ed99"> 8833</a></span>&#160;<span class="preprocessor">#define T0CON_CLK_MSK                  (0x3   &lt;&lt; 5  )</span></div><div class="line"><a name="l08834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf82389acb37391d10c3b73faa3636dc5"> 8834</a></span>&#160;<span class="preprocessor">#define T0CON_CLK_UCLK                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* UCLK. Undivided system clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f9a41e68e472e8ff7c29e7150c0ed99"> 8835</a></span>&#160;<span class="preprocessor">#define T0CON_CLK_PCLK                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* PCLK. Peripheral clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l08836"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63480aa9de3868ac60a3c2f52ccc2f1a"> 8836</a></span>&#160;<span class="preprocessor">#define T0CON_CLK_LFOSC                (0x2   &lt;&lt; 5  ) </span><span class="comment">/* LFOSC. 32 kHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08837"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga676e6cc55f74f5817e4846435897a87d"> 8837</a></span>&#160;<span class="preprocessor">#define T0CON_CLK_LFXTAL               (0x3   &lt;&lt; 5  ) </span><span class="comment">/* LFXTAL. 32 kHz external crystal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08838"></a><span class="lineno"> 8838</span>&#160;</div><div class="line"><a name="l08839"></a><span class="lineno"> 8839</span>&#160;<span class="comment">/* T0CON[ENABLE] - Timer enable bit. */</span></div><div class="line"><a name="l08840"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5049507e34db5cacc018bc8570bbfab4"> 8840</a></span>&#160;<span class="preprocessor">#define T0CON_ENABLE_BBA               (*(volatile unsigned long *) 0x42000110)</span></div><div class="line"><a name="l08841"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab89f3d423dc610999cceab906f9198e1"> 8841</a></span>&#160;<span class="preprocessor">#define T0CON_ENABLE_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08842"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1d8c9892c372f0815ecf4f3122843219"> 8842</a></span>&#160;<span class="preprocessor">#define T0CON_ENABLE                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08843"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17e97ced325a5b8d56cce9563cf3ea1f"> 8843</a></span>&#160;<span class="preprocessor">#define T0CON_ENABLE_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable the timer. Clearing this bit resets the timer, including the T0VAL register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadd0f181778037a56602c5a5f61c0a765"> 8844</a></span>&#160;<span class="preprocessor">#define T0CON_ENABLE_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable the timer.  The timer starts counting from its initial value, 0 if count-up mode or 0xFFFF if count-down mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08845"></a><span class="lineno"> 8845</span>&#160;</div><div class="line"><a name="l08846"></a><span class="lineno"> 8846</span>&#160;<span class="comment">/* T0CON[MOD] - Timer mode. */</span></div><div class="line"><a name="l08847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab98eed0773a5e2e6d1ec44b7cc89a865"> 8847</a></span>&#160;<span class="preprocessor">#define T0CON_MOD_BBA                  (*(volatile unsigned long *) 0x4200010C)</span></div><div class="line"><a name="l08848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga022fb9cb491fd0af09f8c32cb06433ab"> 8848</a></span>&#160;<span class="preprocessor">#define T0CON_MOD_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c83340c9d63ebbd81e0ffb01e082f84"> 8849</a></span>&#160;<span class="preprocessor">#define T0CON_MOD                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ab02632014962fa6fa872c7565775da"> 8850</a></span>&#160;<span class="preprocessor">#define T0CON_MOD_FREERUN              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* FREERUN. Operate in free running mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga59776272e92629da171bc30b0658a28c"> 8851</a></span>&#160;<span class="preprocessor">#define T0CON_MOD_PERIODIC             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* PERIODIC. Operate in periodic mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08852"></a><span class="lineno"> 8852</span>&#160;</div><div class="line"><a name="l08853"></a><span class="lineno"> 8853</span>&#160;<span class="comment">/* T0CON[UP] - Count down/up. */</span></div><div class="line"><a name="l08854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d721ca6ccc9f3e5c10587313ed69ed0"> 8854</a></span>&#160;<span class="preprocessor">#define T0CON_UP_BBA                   (*(volatile unsigned long *) 0x42000108)</span></div><div class="line"><a name="l08855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b2ec2afcc2041e28db523ae4448d9ae"> 8855</a></span>&#160;<span class="preprocessor">#define T0CON_UP_MSK                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf380d5765426233ce2b8b23be6b41a7"> 8856</a></span>&#160;<span class="preprocessor">#define T0CON_UP                       (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2191dc327540f6b94ffae6e73be8340b"> 8857</a></span>&#160;<span class="preprocessor">#define T0CON_UP_DIS                   (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Timer to count down. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2487140ff062e6cecfd320b7140cecc"> 8858</a></span>&#160;<span class="preprocessor">#define T0CON_UP_EN                    (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Timer to count up.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l08859"></a><span class="lineno"> 8859</span>&#160;</div><div class="line"><a name="l08860"></a><span class="lineno"> 8860</span>&#160;<span class="comment">/* T0CON[PRE] - Prescaler. */</span></div><div class="line"><a name="l08861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga54aa790240ad67115561d1b7f93fddb8"> 8861</a></span>&#160;<span class="preprocessor">#define T0CON_PRE_MSK                  (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l08862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabc1d57d5564a7cc5ac5f017dc0387599"> 8862</a></span>&#160;<span class="preprocessor">#define T0CON_PRE_DIV1                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIV1. Source clock/1.If the selected clock source is UCLK or PCLK this setting results in a prescaler of 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b8052e6357c9d469c90e53c60c309f2"> 8863</a></span>&#160;<span class="preprocessor">#define T0CON_PRE_DIV16                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* DIV16. Source clock/16.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l08864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee9b4edbaf3b641f01dd34cabb9bc955"> 8864</a></span>&#160;<span class="preprocessor">#define T0CON_PRE_DIV256               (0x2   &lt;&lt; 0  ) </span><span class="comment">/* DIV256. Source clock/256. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08865"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d3d49779f998c8af3611d8316cda266"> 8865</a></span>&#160;<span class="preprocessor">#define T0CON_PRE_DIV32768             (0x3   &lt;&lt; 0  ) </span><span class="comment">/* DIV32768. Source clock/32768. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08866"></a><span class="lineno"> 8866</span>&#160;</div><div class="line"><a name="l08867"></a><span class="lineno"> 8867</span>&#160;<span class="comment">/* Reset Value for T0CLRI*/</span></div><div class="line"><a name="l08868"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6d47d66d237393e41a1d319f32891f6a"> 8868</a></span>&#160;<span class="preprocessor">#define T0CLRI_RVAL                    0x0</span></div><div class="line"><a name="l08869"></a><span class="lineno"> 8869</span>&#160;</div><div class="line"><a name="l08870"></a><span class="lineno"> 8870</span>&#160;<span class="comment">/* T0CLRI[CAP] - Clear captured event interrupt. */</span></div><div class="line"><a name="l08871"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8e2ec5d993c484238a3af1360e8ec19"> 8871</a></span>&#160;<span class="preprocessor">#define T0CLRI_CAP_BBA                 (*(volatile unsigned long *) 0x42000184)</span></div><div class="line"><a name="l08872"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1feb7d6b71af1d431eec5a3cd3fb8823"> 8872</a></span>&#160;<span class="preprocessor">#define T0CLRI_CAP_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08873"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa622702b9f1a7f74f07464190618aaac"> 8873</a></span>&#160;<span class="preprocessor">#define T0CLRI_CAP                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08874"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a6330ec36bdb7b42cfa8518c7ab74f7"> 8874</a></span>&#160;<span class="preprocessor">#define T0CLRI_CAP_CLR                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Clear a captured event interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08875"></a><span class="lineno"> 8875</span>&#160;</div><div class="line"><a name="l08876"></a><span class="lineno"> 8876</span>&#160;<span class="comment">/* T0CLRI[TMOUT] - Clear timeout interrupt. */</span></div><div class="line"><a name="l08877"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a1c12c2044ec2393a42c42e05a38a7d"> 8877</a></span>&#160;<span class="preprocessor">#define T0CLRI_TMOUT_BBA               (*(volatile unsigned long *) 0x42000180)</span></div><div class="line"><a name="l08878"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d498b6b6ba691e37535f46be5c5f3dd"> 8878</a></span>&#160;<span class="preprocessor">#define T0CLRI_TMOUT_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08879"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gace2d87f70fa75e2c866d0a679eee3535"> 8879</a></span>&#160;<span class="preprocessor">#define T0CLRI_TMOUT                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08880"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6269ee1b2f655152527685c4e2f6752"> 8880</a></span>&#160;<span class="preprocessor">#define T0CLRI_TMOUT_CLR               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Clear a timeout interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08881"></a><span class="lineno"> 8881</span>&#160;</div><div class="line"><a name="l08882"></a><span class="lineno"> 8882</span>&#160;<span class="comment">/* Reset Value for T0CAP*/</span></div><div class="line"><a name="l08883"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6cea2e495d1c3c663d61820ac3361cd2"> 8883</a></span>&#160;<span class="preprocessor">#define T0CAP_RVAL                     0x0</span></div><div class="line"><a name="l08884"></a><span class="lineno"> 8884</span>&#160;</div><div class="line"><a name="l08885"></a><span class="lineno"> 8885</span>&#160;<span class="comment">/* T0CAP[VALUE] - Capture value. */</span></div><div class="line"><a name="l08886"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f75b452f0f64800ed26b4cc9e9726db"> 8886</a></span>&#160;<span class="preprocessor">#define T0CAP_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08887"></a><span class="lineno"> 8887</span>&#160;</div><div class="line"><a name="l08888"></a><span class="lineno"> 8888</span>&#160;<span class="comment">/* Reset Value for T0STA*/</span></div><div class="line"><a name="l08889"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga84eb9513c2b230c32fcc433aa54c9bba"> 8889</a></span>&#160;<span class="preprocessor">#define T0STA_RVAL                     0x0</span></div><div class="line"><a name="l08890"></a><span class="lineno"> 8890</span>&#160;</div><div class="line"><a name="l08891"></a><span class="lineno"> 8891</span>&#160;<span class="comment">/* T0STA[CLRI] - T0CLRI write sync in progress.. */</span></div><div class="line"><a name="l08892"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga68c5bcbc78a665510ed4c9700753b564"> 8892</a></span>&#160;<span class="preprocessor">#define T0STA_CLRI_BBA                 (*(volatile unsigned long *) 0x4200039C)</span></div><div class="line"><a name="l08893"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga244bc4c46bfbf7ee275480e2fdf88156"> 8893</a></span>&#160;<span class="preprocessor">#define T0STA_CLRI_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08894"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09ad3aced4ec98a67331b639368f0edd"> 8894</a></span>&#160;<span class="preprocessor">#define T0STA_CLRI                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08895"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga51b418893c8ac1796611a7454a9775ee"> 8895</a></span>&#160;<span class="preprocessor">#define T0STA_CLRI_CLR                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared when the interrupt is cleared in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08896"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5c47bd2966e0a37c1d6bcb7058c8d5a"> 8896</a></span>&#160;<span class="preprocessor">#define T0STA_CLRI_SET                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set automatically when the T0CLRI value is being updated in the timer clock domain, indicating that the timers configuration is not yet valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08897"></a><span class="lineno"> 8897</span>&#160;</div><div class="line"><a name="l08898"></a><span class="lineno"> 8898</span>&#160;<span class="comment">/* T0STA[CON] - T0CON write sync in progress. */</span></div><div class="line"><a name="l08899"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d6e47764dae59125e6de89c55d73bd4"> 8899</a></span>&#160;<span class="preprocessor">#define T0STA_CON_BBA                  (*(volatile unsigned long *) 0x42000398)</span></div><div class="line"><a name="l08900"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac22a2be885166aa408043897fe26fddc"> 8900</a></span>&#160;<span class="preprocessor">#define T0STA_CON_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08901"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a7b71007905dc885605a23f0f262b43"> 8901</a></span>&#160;<span class="preprocessor">#define T0STA_CON                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l08902"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga910da213683b896849faceeac472a21e"> 8902</a></span>&#160;<span class="preprocessor">#define T0STA_CON_CLR                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Timer ready to receive commands to T0CON. The previous change of T0CON has been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08903"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0b3fe740eca9ebd991db152c44471222"> 8903</a></span>&#160;<span class="preprocessor">#define T0STA_CON_SET                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Timer not ready to receive commands to T0CON. Previous change of the T0CON value has not been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08904"></a><span class="lineno"> 8904</span>&#160;</div><div class="line"><a name="l08905"></a><span class="lineno"> 8905</span>&#160;<span class="comment">/* T0STA[CAP] - Capture event pending. */</span></div><div class="line"><a name="l08906"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddffdf0c896c1e16d688c77d6523ff93"> 8906</a></span>&#160;<span class="preprocessor">#define T0STA_CAP_BBA                  (*(volatile unsigned long *) 0x42000384)</span></div><div class="line"><a name="l08907"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga878061aff04ecfc2c503be25a87d95a0"> 8907</a></span>&#160;<span class="preprocessor">#define T0STA_CAP_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08908"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9141bbb4f7ad4549ef54bf115ba92d10"> 8908</a></span>&#160;<span class="preprocessor">#define T0STA_CAP                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l08909"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga807d614ea1228907f0ef813e0dd59521"> 8909</a></span>&#160;<span class="preprocessor">#define T0STA_CAP_CLR                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. No capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08910"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4575b65c5703f62b3c09b298f677c500"> 8910</a></span>&#160;<span class="preprocessor">#define T0STA_CAP_SET                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08911"></a><span class="lineno"> 8911</span>&#160;</div><div class="line"><a name="l08912"></a><span class="lineno"> 8912</span>&#160;<span class="comment">/* T0STA[TMOUT] - Time out event occurred. */</span></div><div class="line"><a name="l08913"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08942af467f0ac4b846bd7754e54aab6"> 8913</a></span>&#160;<span class="preprocessor">#define T0STA_TMOUT_BBA                (*(volatile unsigned long *) 0x42000380)</span></div><div class="line"><a name="l08914"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78bf058babf10b1341f89c9185ddd643"> 8914</a></span>&#160;<span class="preprocessor">#define T0STA_TMOUT_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08915"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0bf46163526f2201d834ef10be1268d0"> 8915</a></span>&#160;<span class="preprocessor">#define T0STA_TMOUT                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l08916"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf9bb47712e9a19b8895f912763ff6b9"> 8916</a></span>&#160;<span class="preprocessor">#define T0STA_TMOUT_CLR                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. No timeout event has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08917"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf7e85ee84b696394c6a19de9765841b"> 8917</a></span>&#160;<span class="preprocessor">#define T0STA_TMOUT_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Timeout event has occurred.  For count-up mode, this is when the counter reaches full scale. For count-down mode, this is when the counter reaches 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08918"></a><span class="lineno"> 8918</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l08919"></a><span class="lineno"> 8919</span>&#160;</div><div class="line"><a name="l08920"></a><span class="lineno"> 8920</span>&#160;<span class="preprocessor">#define          T1LD                                       (*(volatile unsigned short int *) 0x40000400)</span></div><div class="line"><a name="l08921"></a><span class="lineno"> 8921</span>&#160;<span class="preprocessor">#define          T1VAL                                      (*(volatile unsigned short int *) 0x40000404)</span></div><div class="line"><a name="l08922"></a><span class="lineno"> 8922</span>&#160;<span class="preprocessor">#define          T1CON                                      (*(volatile unsigned short int *) 0x40000408)</span></div><div class="line"><a name="l08923"></a><span class="lineno"> 8923</span>&#160;<span class="preprocessor">#define          T1CLRI                                     (*(volatile unsigned short int *) 0x4000040C)</span></div><div class="line"><a name="l08924"></a><span class="lineno"> 8924</span>&#160;<span class="preprocessor">#define          T1CAP                                      (*(volatile unsigned short int *) 0x40000410)</span></div><div class="line"><a name="l08925"></a><span class="lineno"> 8925</span>&#160;<span class="preprocessor">#define          T1STA                                      (*(volatile unsigned short int *) 0x4000041C)</span></div><div class="line"><a name="l08926"></a><span class="lineno"> 8926</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==1)</span></div><div class="line"><a name="l08927"></a><span class="lineno"> 8927</span>&#160;</div><div class="line"><a name="l08928"></a><span class="lineno"> 8928</span>&#160;<span class="comment">/* Reset Value for T1LD*/</span></div><div class="line"><a name="l08929"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7c9395fef3d786b48c928a941a1b0ee"> 8929</a></span>&#160;<span class="preprocessor">#define T1LD_RVAL                      0x0</span></div><div class="line"><a name="l08930"></a><span class="lineno"> 8930</span>&#160;</div><div class="line"><a name="l08931"></a><span class="lineno"> 8931</span>&#160;<span class="comment">/* T1LD[VALUE] - Load value. */</span></div><div class="line"><a name="l08932"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34a8e1c23aeaa5b1f71895ece112e48a"> 8932</a></span>&#160;<span class="preprocessor">#define T1LD_VALUE_MSK                 (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08933"></a><span class="lineno"> 8933</span>&#160;</div><div class="line"><a name="l08934"></a><span class="lineno"> 8934</span>&#160;<span class="comment">/* Reset Value for T1VAL*/</span></div><div class="line"><a name="l08935"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad791ed8a79c9cbd0336453a6eebaabca"> 8935</a></span>&#160;<span class="preprocessor">#define T1VAL_RVAL                     0x0</span></div><div class="line"><a name="l08936"></a><span class="lineno"> 8936</span>&#160;</div><div class="line"><a name="l08937"></a><span class="lineno"> 8937</span>&#160;<span class="comment">/* T1VAL[VALUE] - Current counter value. */</span></div><div class="line"><a name="l08938"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaea42356646578777ec133704c2f13ed1"> 8938</a></span>&#160;<span class="preprocessor">#define T1VAL_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l08939"></a><span class="lineno"> 8939</span>&#160;</div><div class="line"><a name="l08940"></a><span class="lineno"> 8940</span>&#160;<span class="comment">/* Reset Value for T1CON*/</span></div><div class="line"><a name="l08941"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ba52e41e8ee80cafe444176e385d58b"> 8941</a></span>&#160;<span class="preprocessor">#define T1CON_RVAL                     0xA</span></div><div class="line"><a name="l08942"></a><span class="lineno"> 8942</span>&#160;</div><div class="line"><a name="l08943"></a><span class="lineno"> 8943</span>&#160;<span class="comment">/* T1CON[EVENTEN] - Enable event bit. */</span></div><div class="line"><a name="l08944"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga225930f6e45274dfdc23e49fafb76b09"> 8944</a></span>&#160;<span class="preprocessor">#define T1CON_EVENTEN_BBA              (*(volatile unsigned long *) 0x42008130)</span></div><div class="line"><a name="l08945"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e29e0bbc3412f538f2386ba221a115d"> 8945</a></span>&#160;<span class="preprocessor">#define T1CON_EVENTEN_MSK              (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08946"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafacd80811739ed13508a7c36c3eacfc6"> 8946</a></span>&#160;<span class="preprocessor">#define T1CON_EVENTEN                  (0x1   &lt;&lt; 12 )</span></div><div class="line"><a name="l08947"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0222813ab870c96d2ace6ccbd93a78ee"> 8947</a></span>&#160;<span class="preprocessor">#define T1CON_EVENTEN_DIS              (0x0   &lt;&lt; 12 ) </span><span class="comment">/* DIS. Cleared by user.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l08948"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga60c5ab6fe563f295b80e6335050907ca"> 8948</a></span>&#160;<span class="preprocessor">#define T1CON_EVENTEN_EN               (0x1   &lt;&lt; 12 ) </span><span class="comment">/* EN. Enable time capture of an event. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08949"></a><span class="lineno"> 8949</span>&#160;</div><div class="line"><a name="l08950"></a><span class="lineno"> 8950</span>&#160;<span class="comment">/* T1CON[EVENT] - Event select bits. Settings not described are reserved and should not be used. */</span></div><div class="line"><a name="l08951"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga259680c14d5d7012a0bd8402b0e8edc1"> 8951</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_MSK                (0xF   &lt;&lt; 8  )</span></div><div class="line"><a name="l08952"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88acb89c21d5fd06704ae579f1722bd1"> 8952</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_T0                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* T0. Timer 0.             */</span><span class="preprocessor"></span></div><div class="line"><a name="l08953"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga309f79d6bdac4153962acdbdf9facede"> 8953</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_SPI0               (0x1   &lt;&lt; 8  ) </span><span class="comment">/* SPI0. SPI0 Peripheral.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l08954"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae60b401630abfabdb1906d1abebf1647"> 8954</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_SPI1               (0x2   &lt;&lt; 8  ) </span><span class="comment">/* SPI1. SPI1 Peripheral.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l08955"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76847086b05f0b398c0820e80ad4dc41"> 8955</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_I2CS               (0x3   &lt;&lt; 8  ) </span><span class="comment">/* I2CS. I2C slave peripheral. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08956"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdd18cbc9415075ce89a4b9ba3fc87a8"> 8956</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_I2CM               (0x4   &lt;&lt; 8  ) </span><span class="comment">/* I2CM. I2C master peripheral. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08957"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae939832d45b12cf008cd596a5afcd391"> 8957</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_DMAERR             (0x6   &lt;&lt; 8  ) </span><span class="comment">/* DMAERR. DMA error        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08958"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf909c0ec5a31377a585871210c5e8164"> 8958</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_DMADONE            (0x7   &lt;&lt; 8  ) </span><span class="comment">/* DMADONE. Completion of transfer on any of the DMA channel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08959"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7afa2d3803fa14ff8d9dc1717fedebc"> 8959</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_EXT1               (0x8   &lt;&lt; 8  ) </span><span class="comment">/* EXT1. External interrupt 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08960"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1a07f9c5f573ba3e1df167821926ecd5"> 8960</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_EXT2               (0x9   &lt;&lt; 8  ) </span><span class="comment">/* EXT2. External interrupt 2. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08961"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2061402fede97756d4056a780f4f258"> 8961</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_EXT3               (0xA   &lt;&lt; 8  ) </span><span class="comment">/* EXT3. External interrupt 3. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08962"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2cb2f9e36d014d4e3b26b77d90bd73e7"> 8962</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_PWMTRIP            (0xB   &lt;&lt; 8  ) </span><span class="comment">/* PWMTRIP.                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08963"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8c9585902eb733f235102944ef2dff1"> 8963</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_PWM0               (0xC   &lt;&lt; 8  ) </span><span class="comment">/* PWM0. PWM pair 0.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08964"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad44a77644f42898b2115313d59922c60"> 8964</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_PWM1               (0xD   &lt;&lt; 8  ) </span><span class="comment">/* PWM1. PWM pair 1.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08965"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2610d97103e2398da20cc226454d4883"> 8965</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_PWM2               (0xE   &lt;&lt; 8  ) </span><span class="comment">/* PWM2. PWM pair 2.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08966"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7534cc2c83622c5696f87af55f418f87"> 8966</a></span>&#160;<span class="preprocessor">#define T1CON_EVENT_PWM3               (0xF   &lt;&lt; 8  ) </span><span class="comment">/* PWM3. PWM pair 3.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l08967"></a><span class="lineno"> 8967</span>&#160;</div><div class="line"><a name="l08968"></a><span class="lineno"> 8968</span>&#160;<span class="comment">/* T1CON[RLD] - Reload control bit for periodic mode. */</span></div><div class="line"><a name="l08969"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97547dd7a9b21a8378fa9724559781df"> 8969</a></span>&#160;<span class="preprocessor">#define T1CON_RLD_BBA                  (*(volatile unsigned long *) 0x4200811C)</span></div><div class="line"><a name="l08970"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga143476c8c18cab4981ae1c8e50b3132c"> 8970</a></span>&#160;<span class="preprocessor">#define T1CON_RLD_MSK                  (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08971"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9aaa4ab894deae2641eaae75c526fb3"> 8971</a></span>&#160;<span class="preprocessor">#define T1CON_RLD                      (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l08972"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1ddedf7c53bcad16c73c83d7ffcea4c1"> 8972</a></span>&#160;<span class="preprocessor">#define T1CON_RLD_DIS                  (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Reload on a time out. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08973"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab81045be164b0056262276e402ad0395"> 8973</a></span>&#160;<span class="preprocessor">#define T1CON_RLD_EN                   (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Reload the counter on a write to T1CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08974"></a><span class="lineno"> 8974</span>&#160;</div><div class="line"><a name="l08975"></a><span class="lineno"> 8975</span>&#160;<span class="comment">/* T1CON[CLK] - Clock select. */</span></div><div class="line"><a name="l08976"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4aed9f933a0ece716f2da410dbc397b2"> 8976</a></span>&#160;<span class="preprocessor">#define T1CON_CLK_MSK                  (0x3   &lt;&lt; 5  )</span></div><div class="line"><a name="l08977"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1570bfe8498f849d68ce1bf026f21bed"> 8977</a></span>&#160;<span class="preprocessor">#define T1CON_CLK_UCLK                 (0x0   &lt;&lt; 5  ) </span><span class="comment">/* UCLK. Undivided system clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08978"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8735983371a27f6cafdbfa2b904f7025"> 8978</a></span>&#160;<span class="preprocessor">#define T1CON_CLK_PCLK                 (0x1   &lt;&lt; 5  ) </span><span class="comment">/* PCLK. Peripheral clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l08979"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad313cb85583ec064fb7be73687b04a11"> 8979</a></span>&#160;<span class="preprocessor">#define T1CON_CLK_LFOSC                (0x2   &lt;&lt; 5  ) </span><span class="comment">/* LFOSC. 32 kHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08980"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23a0a2d019663224d2da8132c379dd54"> 8980</a></span>&#160;<span class="preprocessor">#define T1CON_CLK_LFXTAL               (0x3   &lt;&lt; 5  ) </span><span class="comment">/* LFXTAL. 32 kHz external crystal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08981"></a><span class="lineno"> 8981</span>&#160;</div><div class="line"><a name="l08982"></a><span class="lineno"> 8982</span>&#160;<span class="comment">/* T1CON[ENABLE] - Timer enable bit. */</span></div><div class="line"><a name="l08983"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab0db94a5bc5fcd670ab3a4a583266b9b"> 8983</a></span>&#160;<span class="preprocessor">#define T1CON_ENABLE_BBA               (*(volatile unsigned long *) 0x42008110)</span></div><div class="line"><a name="l08984"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab03f7155a67aee0bf529a79663b1cec1"> 8984</a></span>&#160;<span class="preprocessor">#define T1CON_ENABLE_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08985"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4e15a53a5db0b6c87d2be1349f2cd7dd"> 8985</a></span>&#160;<span class="preprocessor">#define T1CON_ENABLE                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l08986"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa1070b5038c5e09647a6f945ac25b201"> 8986</a></span>&#160;<span class="preprocessor">#define T1CON_ENABLE_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable the timer. Clearing this bit resets the timer, including the T1VAL register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08987"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1775c903afb94cbb31d3a150772475d3"> 8987</a></span>&#160;<span class="preprocessor">#define T1CON_ENABLE_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable the timer.  The timer starts counting from its initial value, 0 if count-up mode or 0xFFFF if count-down mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08988"></a><span class="lineno"> 8988</span>&#160;</div><div class="line"><a name="l08989"></a><span class="lineno"> 8989</span>&#160;<span class="comment">/* T1CON[MOD] - Timer mode. */</span></div><div class="line"><a name="l08990"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17160b6ef6743d2dc67cd28f01af83a3"> 8990</a></span>&#160;<span class="preprocessor">#define T1CON_MOD_BBA                  (*(volatile unsigned long *) 0x4200810C)</span></div><div class="line"><a name="l08991"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3644820680e34fcef9b939e7c20b80c5"> 8991</a></span>&#160;<span class="preprocessor">#define T1CON_MOD_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08992"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36bb418fb6ff7a4459c53b172ba87a65"> 8992</a></span>&#160;<span class="preprocessor">#define T1CON_MOD                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l08993"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36c18c3b2a9ad7d6125a634742049e72"> 8993</a></span>&#160;<span class="preprocessor">#define T1CON_MOD_FREERUN              (0x0   &lt;&lt; 3  ) </span><span class="comment">/* FREERUN. Operate in free running mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08994"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae03921a7a01bdf0c8783605790fef976"> 8994</a></span>&#160;<span class="preprocessor">#define T1CON_MOD_PERIODIC             (0x1   &lt;&lt; 3  ) </span><span class="comment">/* PERIODIC. Operate in periodic mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08995"></a><span class="lineno"> 8995</span>&#160;</div><div class="line"><a name="l08996"></a><span class="lineno"> 8996</span>&#160;<span class="comment">/* T1CON[UP] - Count down/up. */</span></div><div class="line"><a name="l08997"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7096a488eb305eafb1f21598eaf0d57"> 8997</a></span>&#160;<span class="preprocessor">#define T1CON_UP_BBA                   (*(volatile unsigned long *) 0x42008108)</span></div><div class="line"><a name="l08998"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga012771a3f9744a6283d0f8662350be7b"> 8998</a></span>&#160;<span class="preprocessor">#define T1CON_UP_MSK                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l08999"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3fed1c370d7e7eb82e902dc51983712e"> 8999</a></span>&#160;<span class="preprocessor">#define T1CON_UP                       (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09000"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4805aa74444c2558e7cf9aa5b7429249"> 9000</a></span>&#160;<span class="preprocessor">#define T1CON_UP_DIS                   (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Timer to count down. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09001"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad5ecc1dc2fe60d532dc7bea3694a778d"> 9001</a></span>&#160;<span class="preprocessor">#define T1CON_UP_EN                    (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Timer to count up.   */</span><span class="preprocessor"></span></div><div class="line"><a name="l09002"></a><span class="lineno"> 9002</span>&#160;</div><div class="line"><a name="l09003"></a><span class="lineno"> 9003</span>&#160;<span class="comment">/* T1CON[PRE] - Prescaler. */</span></div><div class="line"><a name="l09004"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa430e2792cd32bfafcfe3a3ffd32550f"> 9004</a></span>&#160;<span class="preprocessor">#define T1CON_PRE_MSK                  (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l09005"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4748ec416e007032895b41384863390c"> 9005</a></span>&#160;<span class="preprocessor">#define T1CON_PRE_DIV1                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIV1. Source clock/1.If the selected clock source is UCLK or PCLK this setting results in a prescaler of 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09006"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefb3bd6e1dfa5875f863d11b4c3aea15"> 9006</a></span>&#160;<span class="preprocessor">#define T1CON_PRE_DIV16                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* DIV16. Source clock/16.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09007"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa456ec6b7c8fcf5cefdcd202c84d8146"> 9007</a></span>&#160;<span class="preprocessor">#define T1CON_PRE_DIV256               (0x2   &lt;&lt; 0  ) </span><span class="comment">/* DIV256. Source clock/256. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09008"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga97b04328ef019fa7b5aac33279839547"> 9008</a></span>&#160;<span class="preprocessor">#define T1CON_PRE_DIV32768             (0x3   &lt;&lt; 0  ) </span><span class="comment">/* DIV32768. Source clock/32768. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09009"></a><span class="lineno"> 9009</span>&#160;</div><div class="line"><a name="l09010"></a><span class="lineno"> 9010</span>&#160;<span class="comment">/* Reset Value for T1CLRI*/</span></div><div class="line"><a name="l09011"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17e0d6adc3143bd5b13db86734d22892"> 9011</a></span>&#160;<span class="preprocessor">#define T1CLRI_RVAL                    0x0</span></div><div class="line"><a name="l09012"></a><span class="lineno"> 9012</span>&#160;</div><div class="line"><a name="l09013"></a><span class="lineno"> 9013</span>&#160;<span class="comment">/* T1CLRI[CAP] - Clear captured event interrupt. */</span></div><div class="line"><a name="l09014"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadef2b01bae3d07ef3932136ecf8545f7"> 9014</a></span>&#160;<span class="preprocessor">#define T1CLRI_CAP_BBA                 (*(volatile unsigned long *) 0x42008184)</span></div><div class="line"><a name="l09015"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad4797834f6c4a35b29755de3db4eb68"> 9015</a></span>&#160;<span class="preprocessor">#define T1CLRI_CAP_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09016"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga440a6b1a482f93d6d3f3884f97379bf2"> 9016</a></span>&#160;<span class="preprocessor">#define T1CLRI_CAP                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09017"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b667e6b7648dbf9f5b3cdc5853276ba"> 9017</a></span>&#160;<span class="preprocessor">#define T1CLRI_CAP_CLR                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Clear a captured event interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09018"></a><span class="lineno"> 9018</span>&#160;</div><div class="line"><a name="l09019"></a><span class="lineno"> 9019</span>&#160;<span class="comment">/* T1CLRI[TMOUT] - Clear timeout interrupt. */</span></div><div class="line"><a name="l09020"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6af355bc61640a0bfd92ad6e037a820d"> 9020</a></span>&#160;<span class="preprocessor">#define T1CLRI_TMOUT_BBA               (*(volatile unsigned long *) 0x42008180)</span></div><div class="line"><a name="l09021"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4f833520d59d2bd463fe6de84d9eec10"> 9021</a></span>&#160;<span class="preprocessor">#define T1CLRI_TMOUT_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09022"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga002c990970bebd56e9674cab5646d3e2"> 9022</a></span>&#160;<span class="preprocessor">#define T1CLRI_TMOUT                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09023"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga67713dde13ceec0907539c2f564d7682"> 9023</a></span>&#160;<span class="preprocessor">#define T1CLRI_TMOUT_CLR               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Clear a timeout interrupt. This bit always reads 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09024"></a><span class="lineno"> 9024</span>&#160;</div><div class="line"><a name="l09025"></a><span class="lineno"> 9025</span>&#160;<span class="comment">/* Reset Value for T1CAP*/</span></div><div class="line"><a name="l09026"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad629384d1102a6c10afe5aa38a5f5e48"> 9026</a></span>&#160;<span class="preprocessor">#define T1CAP_RVAL                     0x0</span></div><div class="line"><a name="l09027"></a><span class="lineno"> 9027</span>&#160;</div><div class="line"><a name="l09028"></a><span class="lineno"> 9028</span>&#160;<span class="comment">/* T1CAP[VALUE] - Capture value. */</span></div><div class="line"><a name="l09029"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf11cb10e685620499b7aa0320f8ab8bc"> 9029</a></span>&#160;<span class="preprocessor">#define T1CAP_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09030"></a><span class="lineno"> 9030</span>&#160;</div><div class="line"><a name="l09031"></a><span class="lineno"> 9031</span>&#160;<span class="comment">/* Reset Value for T1STA*/</span></div><div class="line"><a name="l09032"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab3d1537324508f508ef8869c0ae6b908"> 9032</a></span>&#160;<span class="preprocessor">#define T1STA_RVAL                     0x0</span></div><div class="line"><a name="l09033"></a><span class="lineno"> 9033</span>&#160;</div><div class="line"><a name="l09034"></a><span class="lineno"> 9034</span>&#160;<span class="comment">/* T1STA[CLRI] - T1CLRI write sync in progress. */</span></div><div class="line"><a name="l09035"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad047a632260641271b386ef1d1077805"> 9035</a></span>&#160;<span class="preprocessor">#define T1STA_CLRI_BBA                 (*(volatile unsigned long *) 0x4200839C)</span></div><div class="line"><a name="l09036"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdbf784b29ab16e297f88484b9388d76"> 9036</a></span>&#160;<span class="preprocessor">#define T1STA_CLRI_MSK                 (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09037"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6254f214455fd5286a145b8fd104e250"> 9037</a></span>&#160;<span class="preprocessor">#define T1STA_CLRI                     (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09038"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga144626b2a549f56e6d800959c3b44f55"> 9038</a></span>&#160;<span class="preprocessor">#define T1STA_CLRI_CLR                 (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR. Cleared when the interrupt is cleared in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09039"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafdf19729ca95817c4926c75fb96253cd"> 9039</a></span>&#160;<span class="preprocessor">#define T1STA_CLRI_SET                 (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set automatically when the T1CLRI value is being updated in the timer clock domain, indicating that the timers configuration is not yet valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09040"></a><span class="lineno"> 9040</span>&#160;</div><div class="line"><a name="l09041"></a><span class="lineno"> 9041</span>&#160;<span class="comment">/* T1STA[CON] - T1CON write sync in progress. */</span></div><div class="line"><a name="l09042"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae9ac461fc83fbc796d36231391f30845"> 9042</a></span>&#160;<span class="preprocessor">#define T1STA_CON_BBA                  (*(volatile unsigned long *) 0x42008398)</span></div><div class="line"><a name="l09043"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga336fff1f0fa4652fe8cc01c39861b615"> 9043</a></span>&#160;<span class="preprocessor">#define T1STA_CON_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09044"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7666b21fc32c1ae64962e315313173f"> 9044</a></span>&#160;<span class="preprocessor">#define T1STA_CON                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09045"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad6a3993c73af493e018d2c8105dab177"> 9045</a></span>&#160;<span class="preprocessor">#define T1STA_CON_CLR                  (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Timer ready to receive commands to T1CON. The previous change of T1CON has been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09046"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab1c89129db98123a2a6f09d9c6e6a30e"> 9046</a></span>&#160;<span class="preprocessor">#define T1STA_CON_SET                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. Timer not ready to receive commands to T1CON. Previous change of the T1CON value has not been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09047"></a><span class="lineno"> 9047</span>&#160;</div><div class="line"><a name="l09048"></a><span class="lineno"> 9048</span>&#160;<span class="comment">/* T1STA[CAP] - Capture event pending. */</span></div><div class="line"><a name="l09049"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga101167a5d77dd0bde7c1493c2185071f"> 9049</a></span>&#160;<span class="preprocessor">#define T1STA_CAP_BBA                  (*(volatile unsigned long *) 0x42008384)</span></div><div class="line"><a name="l09050"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19efef9a77004d50e98fb2bde81acdfb"> 9050</a></span>&#160;<span class="preprocessor">#define T1STA_CAP_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09051"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga38b2bcde8f84f8f10658d6ecdfc55471"> 9051</a></span>&#160;<span class="preprocessor">#define T1STA_CAP                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09052"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5404a30b60926303cbc5a1f5a34cc47c"> 9052</a></span>&#160;<span class="preprocessor">#define T1STA_CAP_CLR                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. No capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09053"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga418cfc498572a8f69b400992cd24f95a"> 9053</a></span>&#160;<span class="preprocessor">#define T1STA_CAP_SET                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Capture event is pending. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09054"></a><span class="lineno"> 9054</span>&#160;</div><div class="line"><a name="l09055"></a><span class="lineno"> 9055</span>&#160;<span class="comment">/* T1STA[TMOUT] - Time out event occurred. */</span></div><div class="line"><a name="l09056"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad99d8c23cdc134f249f829a5e9945adb"> 9056</a></span>&#160;<span class="preprocessor">#define T1STA_TMOUT_BBA                (*(volatile unsigned long *) 0x42008380)</span></div><div class="line"><a name="l09057"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6843d70fa5211750fbf3ceaa12320469"> 9057</a></span>&#160;<span class="preprocessor">#define T1STA_TMOUT_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09058"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9bd8c098ef93e8e256c55846e3da5fb8"> 9058</a></span>&#160;<span class="preprocessor">#define T1STA_TMOUT                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09059"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga95976aa77a9f37daf8b3d3db15513ba8"> 9059</a></span>&#160;<span class="preprocessor">#define T1STA_TMOUT_CLR                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. No timeout event has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09060"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ea86b4602f856644fd6681bfe48afe9"> 9060</a></span>&#160;<span class="preprocessor">#define T1STA_TMOUT_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Timeout event has occurred.  For count-up mode, this is when the counter reaches full scale. For count-down mode, this is when the counter reaches 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09061"></a><span class="lineno"> 9061</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09062"></a><span class="lineno"> 9062</span>&#160;<span class="comment">// -----                                        UART                                        -----</span></div><div class="line"><a name="l09063"></a><span class="lineno"> 9063</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09064"></a><span class="lineno"> 9064</span>&#160;</div><div class="line"><a name="l09065"></a><span class="lineno"> 9065</span>&#160;</div><div class="line"><a name="l09070"></a><span class="lineno"> 9070</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09071"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html"> 9071</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l09073"></a><span class="lineno"> 9073</span>&#160;  <span class="keyword">union </span>{</div><div class="line"><a name="l09074"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a3095f7fac0c97aba470fb252cd724b80"> 9074</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#a3095f7fac0c97aba470fb252cd724b80">COMTX</a>;                   </div><div class="line"><a name="l09075"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#add54e1f5ca0ebdf671e1887db2195041"> 9075</a></span>&#160;    <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#add54e1f5ca0ebdf671e1887db2195041">COMRX</a>;                   </div><div class="line"><a name="l09076"></a><span class="lineno"> 9076</span>&#160;  } ;</div><div class="line"><a name="l09077"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#aa36777adaec1a2f7302e92ff42eee7a5"> 9077</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED0[3];</div><div class="line"><a name="l09078"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#ab2b9616a242e57c0e6fa2d56ec22bad3"> 9078</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#ab2b9616a242e57c0e6fa2d56ec22bad3">COMIEN</a>;                    </div><div class="line"><a name="l09079"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a8a13ac682fb16fac30b3ec7b46d7a4a7"> 9079</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED1[3];</div><div class="line"><a name="l09080"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a6ecd2064617a4e6be06b02128796bf7e"> 9080</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#a6ecd2064617a4e6be06b02128796bf7e">COMIIR</a>;                    </div><div class="line"><a name="l09081"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#abb3a5b1ae70bc20267ce5605b4ad8445"> 9081</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED2[3];</div><div class="line"><a name="l09082"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#ab6b4aa858e6db3a1b8860e8175f6af2e"> 9082</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#ab6b4aa858e6db3a1b8860e8175f6af2e">COMLCR</a>;                    </div><div class="line"><a name="l09083"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a5208a98d1f1d10c46028557fac5f2c94"> 9083</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED3[3];</div><div class="line"><a name="l09084"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a7b575be7fd4ccd13ec0cce60fcaa46de"> 9084</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#a7b575be7fd4ccd13ec0cce60fcaa46de">COMMCR</a>;                    </div><div class="line"><a name="l09085"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a56926d3c282a92d6d65137ba40b9b8ac"> 9085</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED4[3];</div><div class="line"><a name="l09086"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#aa2c3ec793a1962c23d0a9ec14cda83a3"> 9086</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#aa2c3ec793a1962c23d0a9ec14cda83a3">COMLSR</a>;                    </div><div class="line"><a name="l09087"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a6b8dc446079d10a99869a48752e515fa"> 9087</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED5[3];</div><div class="line"><a name="l09088"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a8169b352469d2967754b13bb19aa0866"> 9088</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   <a class="code" href="structADI__UART__TypeDef.html#a8169b352469d2967754b13bb19aa0866">COMMSR</a>;                    </div><div class="line"><a name="l09089"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a749efc71555f188c7fe23f9a4a272e6a"> 9089</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>   RESERVED6[11];</div><div class="line"><a name="l09090"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a2e39d3c73099543460b80e89628b1406"> 9090</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__UART__TypeDef.html#a2e39d3c73099543460b80e89628b1406">COMFBR</a>;                    </div><div class="line"><a name="l09091"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a9df119d8569701967a8214a8f49db567"> 9091</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__UART__TypeDef.html#a9df119d8569701967a8214a8f49db567">RESERVED7</a>;</div><div class="line"><a name="l09092"></a><span class="lineno"><a class="line" href="structADI__UART__TypeDef.html#a5e2855241ead9e5f68e12bf30e1104ec"> 9092</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__UART__TypeDef.html#a5e2855241ead9e5f68e12bf30e1104ec">COMDIV</a>;                    </div><div class="line"><a name="l09093"></a><span class="lineno"> 9093</span>&#160;} <a class="code" href="structADI__UART__TypeDef.html">ADI_UART_TypeDef</a>;</div><div class="line"><a name="l09094"></a><span class="lineno"> 9094</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09095"></a><span class="lineno"> 9095</span>&#160;<span class="preprocessor">#define          COMTX                                      (*(volatile unsigned char      *) 0x40005000)</span></div><div class="line"><a name="l09096"></a><span class="lineno"> 9096</span>&#160;<span class="preprocessor">#define          COMRX                                      (*(volatile unsigned char      *) 0x40005000)</span></div><div class="line"><a name="l09097"></a><span class="lineno"> 9097</span>&#160;<span class="preprocessor">#define          COMIEN                                     (*(volatile unsigned char      *) 0x40005004)</span></div><div class="line"><a name="l09098"></a><span class="lineno"> 9098</span>&#160;<span class="preprocessor">#define          COMIIR                                     (*(volatile unsigned char      *) 0x40005008)</span></div><div class="line"><a name="l09099"></a><span class="lineno"> 9099</span>&#160;<span class="preprocessor">#define          COMLCR                                     (*(volatile unsigned char      *) 0x4000500C)</span></div><div class="line"><a name="l09100"></a><span class="lineno"> 9100</span>&#160;<span class="preprocessor">#define          COMMCR                                     (*(volatile unsigned char      *) 0x40005010)</span></div><div class="line"><a name="l09101"></a><span class="lineno"> 9101</span>&#160;<span class="preprocessor">#define          COMLSR                                     (*(volatile unsigned char      *) 0x40005014)</span></div><div class="line"><a name="l09102"></a><span class="lineno"> 9102</span>&#160;<span class="preprocessor">#define          COMMSR                                     (*(volatile unsigned char      *) 0x40005018)</span></div><div class="line"><a name="l09103"></a><span class="lineno"> 9103</span>&#160;<span class="preprocessor">#define          COMFBR                                     (*(volatile unsigned short int *) 0x40005024)</span></div><div class="line"><a name="l09104"></a><span class="lineno"> 9104</span>&#160;<span class="preprocessor">#define          COMDIV                                     (*(volatile unsigned short int *) 0x40005028)</span></div><div class="line"><a name="l09105"></a><span class="lineno"> 9105</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09106"></a><span class="lineno"> 9106</span>&#160;</div><div class="line"><a name="l09107"></a><span class="lineno"> 9107</span>&#160;<span class="comment">/* Reset Value for COMTX*/</span></div><div class="line"><a name="l09108"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3950e893b1415e80e3156eebc39bb51"> 9108</a></span>&#160;<span class="preprocessor">#define COMTX_RVAL                     0x0</span></div><div class="line"><a name="l09109"></a><span class="lineno"> 9109</span>&#160;</div><div class="line"><a name="l09110"></a><span class="lineno"> 9110</span>&#160;<span class="comment">/* COMTX[VALUE] - Transmit Holding Register */</span></div><div class="line"><a name="l09111"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad284cc2a2965bbbfc28d34b801c6f6ab"> 9111</a></span>&#160;<span class="preprocessor">#define COMTX_VALUE_MSK                (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l09112"></a><span class="lineno"> 9112</span>&#160;</div><div class="line"><a name="l09113"></a><span class="lineno"> 9113</span>&#160;<span class="comment">/* Reset Value for COMRX*/</span></div><div class="line"><a name="l09114"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga17edb935ca9ee5b5615259d70d53c5f3"> 9114</a></span>&#160;<span class="preprocessor">#define COMRX_RVAL                     0x0</span></div><div class="line"><a name="l09115"></a><span class="lineno"> 9115</span>&#160;</div><div class="line"><a name="l09116"></a><span class="lineno"> 9116</span>&#160;<span class="comment">/* COMRX[VALUE] - Receive Buffer Register */</span></div><div class="line"><a name="l09117"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1b298e09bef5ce4f3745b31fdb0a8ca"> 9117</a></span>&#160;<span class="preprocessor">#define COMRX_VALUE_MSK                (0xFF  &lt;&lt; 0  )</span></div><div class="line"><a name="l09118"></a><span class="lineno"> 9118</span>&#160;</div><div class="line"><a name="l09119"></a><span class="lineno"> 9119</span>&#160;<span class="comment">/* Reset Value for COMIEN*/</span></div><div class="line"><a name="l09120"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7bfc258b1d3997ae3cd772d9e8fdd04f"> 9120</a></span>&#160;<span class="preprocessor">#define COMIEN_RVAL                    0x0</span></div><div class="line"><a name="l09121"></a><span class="lineno"> 9121</span>&#160;</div><div class="line"><a name="l09122"></a><span class="lineno"> 9122</span>&#160;<span class="comment">/* COMIEN[EDMAR] - DMA requests in transmit mode */</span></div><div class="line"><a name="l09123"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga830549cb88f346f99cdb3ba0dc2d8e51"> 9123</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAR_BBA               (*(volatile unsigned long *) 0x420A0094)</span></div><div class="line"><a name="l09124"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga66133905cc1c64013bcd7a2e5f6af333"> 9124</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAR_MSK               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09125"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga530202eeb477ca0de873b3a53f000edd"> 9125</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAR                   (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09126"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4ccca686553ff69e99de7efe8f122601"> 9126</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAR_DIS               (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09127"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf260772bd80aad91bcb09827b823e0f0"> 9127</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAR_EN                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l09128"></a><span class="lineno"> 9128</span>&#160;</div><div class="line"><a name="l09129"></a><span class="lineno"> 9129</span>&#160;<span class="comment">/* COMIEN[EDMAT] - DMA requests in receive mode */</span></div><div class="line"><a name="l09130"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4af0b32bb24846a25ff242d9691c9cc2"> 9130</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAT_BBA               (*(volatile unsigned long *) 0x420A0090)</span></div><div class="line"><a name="l09131"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3f3b291ed96da5419f3760f5fb0cf2b"> 9131</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAT_MSK               (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09132"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8dc03119c781e57b5608fc3f05a37d7"> 9132</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAT                   (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09133"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0114e2e2f14a43deb4434c61ac585a2"> 9133</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAT_DIS               (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09134"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3ed4adc83c520c8d024d08c338e8c53"> 9134</a></span>&#160;<span class="preprocessor">#define COMIEN_EDMAT_EN                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l09135"></a><span class="lineno"> 9135</span>&#160;</div><div class="line"><a name="l09136"></a><span class="lineno"> 9136</span>&#160;<span class="comment">/* COMIEN[EDSSI] - Modem status interrupt */</span></div><div class="line"><a name="l09137"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ba24ea9b57e865df53432f0ae639dd8"> 9137</a></span>&#160;<span class="preprocessor">#define COMIEN_EDSSI_BBA               (*(volatile unsigned long *) 0x420A008C)</span></div><div class="line"><a name="l09138"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga150023820b5264610cebb0d180f61175"> 9138</a></span>&#160;<span class="preprocessor">#define COMIEN_EDSSI_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09139"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade273332aca64da6ac393e01cf15033d"> 9139</a></span>&#160;<span class="preprocessor">#define COMIEN_EDSSI                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09140"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8fab91907b49c129a862579aee6a614f"> 9140</a></span>&#160;<span class="preprocessor">#define COMIEN_EDSSI_DIS               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09141"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae89340423a7378d49b7e4930514fad29"> 9141</a></span>&#160;<span class="preprocessor">#define COMIEN_EDSSI_EN                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l09142"></a><span class="lineno"> 9142</span>&#160;</div><div class="line"><a name="l09143"></a><span class="lineno"> 9143</span>&#160;<span class="comment">/* COMIEN[ELSI] - Rx status interrupt */</span></div><div class="line"><a name="l09144"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5afb8dfc97d79b60a51907fcacbe762"> 9144</a></span>&#160;<span class="preprocessor">#define COMIEN_ELSI_BBA                (*(volatile unsigned long *) 0x420A0088)</span></div><div class="line"><a name="l09145"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadfd22b5e2f6b301a398c8bddbe78b407"> 9145</a></span>&#160;<span class="preprocessor">#define COMIEN_ELSI_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09146"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad8c87ec304f69b0f129b082397c3ae40"> 9146</a></span>&#160;<span class="preprocessor">#define COMIEN_ELSI                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09147"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1450b5eb92cb42dcd5868dee3fdbaeae"> 9147</a></span>&#160;<span class="preprocessor">#define COMIEN_ELSI_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09148"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b4fddbcbec5c3eae404933098fe71f2"> 9148</a></span>&#160;<span class="preprocessor">#define COMIEN_ELSI_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l09149"></a><span class="lineno"> 9149</span>&#160;</div><div class="line"><a name="l09150"></a><span class="lineno"> 9150</span>&#160;<span class="comment">/* COMIEN[ETBEI] - Transmit buffer empty interrupt */</span></div><div class="line"><a name="l09151"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cfc8fb28f5652c2f89b048b07cd0377"> 9151</a></span>&#160;<span class="preprocessor">#define COMIEN_ETBEI_BBA               (*(volatile unsigned long *) 0x420A0084)</span></div><div class="line"><a name="l09152"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafaf66d5e5ca02363a8b6e27d67dc7688"> 9152</a></span>&#160;<span class="preprocessor">#define COMIEN_ETBEI_MSK               (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09153"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadacfda7367c2834b7778379013142e72"> 9153</a></span>&#160;<span class="preprocessor">#define COMIEN_ETBEI                   (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09154"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4968e6faa3db99cc7fa9b44008041e6d"> 9154</a></span>&#160;<span class="preprocessor">#define COMIEN_ETBEI_DIS               (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09155"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7614b900c475ad70fc28378a27bd1d8"> 9155</a></span>&#160;<span class="preprocessor">#define COMIEN_ETBEI_EN                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Enable the transmit interrupt. An interrupt is generated when the COMTX register is empty. Note that if the COMTX is already empty when enabling this bit, an interrupt is generated immediately. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09156"></a><span class="lineno"> 9156</span>&#160;</div><div class="line"><a name="l09157"></a><span class="lineno"> 9157</span>&#160;<span class="comment">/* COMIEN[ERBFI] - Receive buffer full interrupt */</span></div><div class="line"><a name="l09158"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa99acf3a9afc2af04073a7ada4978add"> 9158</a></span>&#160;<span class="preprocessor">#define COMIEN_ERBFI_BBA               (*(volatile unsigned long *) 0x420A0080)</span></div><div class="line"><a name="l09159"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00da9931f8793be3fe2205b169f97fe3"> 9159</a></span>&#160;<span class="preprocessor">#define COMIEN_ERBFI_MSK               (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09160"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7983737518400719f1bbe67aa0b17722"> 9160</a></span>&#160;<span class="preprocessor">#define COMIEN_ERBFI                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09161"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc244f6d34da5e6fe53bc44ea3c26df8"> 9161</a></span>&#160;<span class="preprocessor">#define COMIEN_ERBFI_DIS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09162"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5209b8610b800deb15e4eee344da41a3"> 9162</a></span>&#160;<span class="preprocessor">#define COMIEN_ERBFI_EN                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Enable the receive interrupt. An interrupt is generated when the COMRX register is loaded with the received data. Note that if the COMRX is already full when enabling this bit, an interrupt is generated immediately. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09163"></a><span class="lineno"> 9163</span>&#160;</div><div class="line"><a name="l09164"></a><span class="lineno"> 9164</span>&#160;<span class="comment">/* Reset Value for COMIIR*/</span></div><div class="line"><a name="l09165"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga03bb77fcd7b6d2cdfc07d10752a436ac"> 9165</a></span>&#160;<span class="preprocessor">#define COMIIR_RVAL                    0x1</span></div><div class="line"><a name="l09166"></a><span class="lineno"> 9166</span>&#160;</div><div class="line"><a name="l09167"></a><span class="lineno"> 9167</span>&#160;<span class="comment">/* COMIIR[STA] - Status bits. */</span></div><div class="line"><a name="l09168"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae14c408d35a404308d6a658955c5c878"> 9168</a></span>&#160;<span class="preprocessor">#define COMIIR_STA_MSK                 (0x3   &lt;&lt; 1  )</span></div><div class="line"><a name="l09169"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4248cd8d7b166055d0da1d5762161bec"> 9169</a></span>&#160;<span class="preprocessor">#define COMIIR_STA_MODEMSTATUS         (0x0   &lt;&lt; 1  ) </span><span class="comment">/* MODEMSTATUS.  Modem status interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09170"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade26c7befe8d4f70e28567749d75333b"> 9170</a></span>&#160;<span class="preprocessor">#define COMIIR_STA_TXBUFEMPTY          (0x1   &lt;&lt; 1  ) </span><span class="comment">/* TXBUFEMPTY. Transmit buffer empty interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09171"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0639cb126881e6b2c04287b573b658d8"> 9171</a></span>&#160;<span class="preprocessor">#define COMIIR_STA_RXBUFFULL           (0x2   &lt;&lt; 1  ) </span><span class="comment">/* RXBUFFULL. Receive buffer full interrupt. Read COMRX register to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09172"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabbfd2c06d83de5465fa2ddbdcff360d1"> 9172</a></span>&#160;<span class="preprocessor">#define COMIIR_STA_RXLINESTATUS        (0x3   &lt;&lt; 1  ) </span><span class="comment">/* RXLINESTATUS. Receive line status interrupt. Read COMLSR register to clear. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09173"></a><span class="lineno"> 9173</span>&#160;</div><div class="line"><a name="l09174"></a><span class="lineno"> 9174</span>&#160;<span class="comment">/* COMIIR[NINT] - Interrupt flag. */</span></div><div class="line"><a name="l09175"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3de37f0ad17fe1b336a4896bd9c0801d"> 9175</a></span>&#160;<span class="preprocessor">#define COMIIR_NINT_BBA                (*(volatile unsigned long *) 0x420A0100)</span></div><div class="line"><a name="l09176"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2931be9381d0c0719fe0e33edde9bff"> 9176</a></span>&#160;<span class="preprocessor">#define COMIIR_NINT_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09177"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac9108dad141fb2574fb6450422cfeee"> 9177</a></span>&#160;<span class="preprocessor">#define COMIIR_NINT                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09178"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga20693f26a8675a19751dd11e3faec0bf"> 9178</a></span>&#160;<span class="preprocessor">#define COMIIR_NINT_CLR                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Indicates any of the following: receive buffer full, transmit buffer empty, line status, or modem status interrupt occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09179"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad3c8cc74c5acbfcf32770b1c4c1e2007"> 9179</a></span>&#160;<span class="preprocessor">#define COMIIR_NINT_SET                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. There is no interrupt (default). */</span><span class="preprocessor"></span></div><div class="line"><a name="l09180"></a><span class="lineno"> 9180</span>&#160;</div><div class="line"><a name="l09181"></a><span class="lineno"> 9181</span>&#160;<span class="comment">/* Reset Value for COMLCR*/</span></div><div class="line"><a name="l09182"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga26d42b0654394da83e751747a9e0a5ca"> 9182</a></span>&#160;<span class="preprocessor">#define COMLCR_RVAL                    0x0</span></div><div class="line"><a name="l09183"></a><span class="lineno"> 9183</span>&#160;</div><div class="line"><a name="l09184"></a><span class="lineno"> 9184</span>&#160;<span class="comment">/* COMLCR[BRK] - Set Break. */</span></div><div class="line"><a name="l09185"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa2c3b316b4930771c928044b74a2ebf3"> 9185</a></span>&#160;<span class="preprocessor">#define COMLCR_BRK_BBA                 (*(volatile unsigned long *) 0x420A0198)</span></div><div class="line"><a name="l09186"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e1e45b393ebb5da8eea112e7cd5a116"> 9186</a></span>&#160;<span class="preprocessor">#define COMLCR_BRK_MSK                 (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09187"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga77e1b6e5655b0b52a05cba2e8bd98ce3"> 9187</a></span>&#160;<span class="preprocessor">#define COMLCR_BRK                     (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09188"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e975050411b1ce90c65b9739f7490b5"> 9188</a></span>&#160;<span class="preprocessor">#define COMLCR_BRK_DIS                 (0x0   &lt;&lt; 6  ) </span><span class="comment">/* DIS to operate in normal mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09189"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6bbcdb75dda0ef46d4176b8864924fc"> 9189</a></span>&#160;<span class="preprocessor">#define COMLCR_BRK_EN                  (0x1   &lt;&lt; 6  ) </span><span class="comment">/* EN to force TxD to 0.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l09190"></a><span class="lineno"> 9190</span>&#160;</div><div class="line"><a name="l09191"></a><span class="lineno"> 9191</span>&#160;<span class="comment">/* COMLCR[SP] - Stick Parity. */</span></div><div class="line"><a name="l09192"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d0bbda0771154d34191384c9d64417a"> 9192</a></span>&#160;<span class="preprocessor">#define COMLCR_SP_BBA                  (*(volatile unsigned long *) 0x420A0194)</span></div><div class="line"><a name="l09193"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9d0d754f3558c931b03fa8cf713634f8"> 9193</a></span>&#160;<span class="preprocessor">#define COMLCR_SP_MSK                  (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09194"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78176f80f56003ee61af1020c26bb1b2"> 9194</a></span>&#160;<span class="preprocessor">#define COMLCR_SP                      (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09195"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc6293051ac96665eab8ced58e5d8704"> 9195</a></span>&#160;<span class="preprocessor">#define COMLCR_SP_DIS                  (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Parity is not forced based on EPS and PEN values. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09196"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0474cff8ef10884bc9e4cf09ae00da6b"> 9196</a></span>&#160;<span class="preprocessor">#define COMLCR_SP_EN                   (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Force parity to defined values based on EPS and PEN values. EPS = 1 and PEN = 1, parity forced to 1  EPS = 0 and PEN = 1, parity forced to 0 EPS = X and PEN = 0, no parity transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09197"></a><span class="lineno"> 9197</span>&#160;</div><div class="line"><a name="l09198"></a><span class="lineno"> 9198</span>&#160;<span class="comment">/* COMLCR[EPS] - Even Parity Select Bit. */</span></div><div class="line"><a name="l09199"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga52ddf10b3fe48a7aca934fefe718443e"> 9199</a></span>&#160;<span class="preprocessor">#define COMLCR_EPS_BBA                 (*(volatile unsigned long *) 0x420A0190)</span></div><div class="line"><a name="l09200"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae53bf6455744b7a4fb4339b494e1fce1"> 9200</a></span>&#160;<span class="preprocessor">#define COMLCR_EPS_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09201"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9660ad5cbc558c738b31c2d27f142b4d"> 9201</a></span>&#160;<span class="preprocessor">#define COMLCR_EPS                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09202"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafcc06ece521383d9f47592b3095e2525"> 9202</a></span>&#160;<span class="preprocessor">#define COMLCR_EPS_DIS                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Odd parity.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l09203"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1871d41e640a6e5618a7b140eeb941b2"> 9203</a></span>&#160;<span class="preprocessor">#define COMLCR_EPS_EN                  (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Even parity.         */</span><span class="preprocessor"></span></div><div class="line"><a name="l09204"></a><span class="lineno"> 9204</span>&#160;</div><div class="line"><a name="l09205"></a><span class="lineno"> 9205</span>&#160;<span class="comment">/* COMLCR[PEN] - Parity Enable Bit. */</span></div><div class="line"><a name="l09206"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef8379eda0718fa567930b75869d809c"> 9206</a></span>&#160;<span class="preprocessor">#define COMLCR_PEN_BBA                 (*(volatile unsigned long *) 0x420A018C)</span></div><div class="line"><a name="l09207"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9cd797ffe1b19c1bc42c58ce7aac9338"> 9207</a></span>&#160;<span class="preprocessor">#define COMLCR_PEN_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09208"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae543bb945a68650c42beda168487d455"> 9208</a></span>&#160;<span class="preprocessor">#define COMLCR_PEN                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09209"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63fdbcd6eb4fc85404cc6c8fec641854"> 9209</a></span>&#160;<span class="preprocessor">#define COMLCR_PEN_DIS                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. No parity transmission or checking. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09210"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa983616533de2ee4bbe078657f49621f"> 9210</a></span>&#160;<span class="preprocessor">#define COMLCR_PEN_EN                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Transmit and check the parity bit. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09211"></a><span class="lineno"> 9211</span>&#160;</div><div class="line"><a name="l09212"></a><span class="lineno"> 9212</span>&#160;<span class="comment">/* COMLCR[STOP] - Stop Bit. */</span></div><div class="line"><a name="l09213"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47422af45f3a2699cfe23b9f74d35e69"> 9213</a></span>&#160;<span class="preprocessor">#define COMLCR_STOP_BBA                (*(volatile unsigned long *) 0x420A0188)</span></div><div class="line"><a name="l09214"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac7a63a446f42168d0ce4ebf611fd845"> 9214</a></span>&#160;<span class="preprocessor">#define COMLCR_STOP_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09215"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4fe9eaae5e870ae5c90a7db4113700ba"> 9215</a></span>&#160;<span class="preprocessor">#define COMLCR_STOP                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09216"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0fe40fa5e79e58ffedba5278e8059ff"> 9216</a></span>&#160;<span class="preprocessor">#define COMLCR_STOP_DIS                (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Generate one stop bit in the transmitted data. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09217"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3734d411b1bbbc9ee66203a77bc7c7f4"> 9217</a></span>&#160;<span class="preprocessor">#define COMLCR_STOP_EN                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Transmit 1.5 stop bits if the word length is 5 bits, or 2 stop bits if the word length is 6, 7, or 8 bits. The receiver checks the first stop bit only, regardless of the number of stop bits selected. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09218"></a><span class="lineno"> 9218</span>&#160;</div><div class="line"><a name="l09219"></a><span class="lineno"> 9219</span>&#160;<span class="comment">/* COMLCR[WLS] - Word Length Select Bits. */</span></div><div class="line"><a name="l09220"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf191d12f80a221588c32a8af9f8318b3"> 9220</a></span>&#160;<span class="preprocessor">#define COMLCR_WLS_MSK                 (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l09221"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc496347966f8ef2c1694591df0ea57f"> 9221</a></span>&#160;<span class="preprocessor">#define COMLCR_WLS_5BITS               (0x0   &lt;&lt; 0  ) </span><span class="comment">/* 5BITS. 5 bits.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l09222"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0699338dea815d40f6915d86a1da642e"> 9222</a></span>&#160;<span class="preprocessor">#define COMLCR_WLS_6BITS               (0x1   &lt;&lt; 0  ) </span><span class="comment">/* 6BITS. 6 bits.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l09223"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga65b2cc34a29b02eb107c64f43c3f46b7"> 9223</a></span>&#160;<span class="preprocessor">#define COMLCR_WLS_7BITS               (0x2   &lt;&lt; 0  ) </span><span class="comment">/* 7BITS. 7 bits.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l09224"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad19a139619b30e7229e3f06d6e5f189b"> 9224</a></span>&#160;<span class="preprocessor">#define COMLCR_WLS_8BITS               (0x3   &lt;&lt; 0  ) </span><span class="comment">/* 8BITS. 8 bits.           */</span><span class="preprocessor"></span></div><div class="line"><a name="l09225"></a><span class="lineno"> 9225</span>&#160;</div><div class="line"><a name="l09226"></a><span class="lineno"> 9226</span>&#160;<span class="comment">/* Reset Value for COMMCR*/</span></div><div class="line"><a name="l09227"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4a241170861e4480543cec9dc66529ab"> 9227</a></span>&#160;<span class="preprocessor">#define COMMCR_RVAL                    0x0</span></div><div class="line"><a name="l09228"></a><span class="lineno"> 9228</span>&#160;</div><div class="line"><a name="l09229"></a><span class="lineno"> 9229</span>&#160;<span class="comment">/* COMMCR[LOOPBACK] - Loop Back. */</span></div><div class="line"><a name="l09230"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafabf82367eabf58f71c3e960393f4559"> 9230</a></span>&#160;<span class="preprocessor">#define COMMCR_LOOPBACK_BBA            (*(volatile unsigned long *) 0x420A0210)</span></div><div class="line"><a name="l09231"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa86e9fbc643ecd838f5afcbfcef69100"> 9231</a></span>&#160;<span class="preprocessor">#define COMMCR_LOOPBACK_MSK            (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09232"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga22976fd73cf11c14d9f16fc77afcdd4e"> 9232</a></span>&#160;<span class="preprocessor">#define COMMCR_LOOPBACK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09233"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga232e28bf701a4268a91d395bcdda9137"> 9233</a></span>&#160;<span class="preprocessor">#define COMMCR_LOOPBACK_DIS            (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Normal mode.        */</span><span class="preprocessor"></span></div><div class="line"><a name="l09234"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5d01efbe6d20e51b5daf0eca1a79a21"> 9234</a></span>&#160;<span class="preprocessor">#define COMMCR_LOOPBACK_EN             (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Enable loopback mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09235"></a><span class="lineno"> 9235</span>&#160;</div><div class="line"><a name="l09236"></a><span class="lineno"> 9236</span>&#160;<span class="comment">/* COMMCR[RTS] - Request To Send output control bit. */</span></div><div class="line"><a name="l09237"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ca43a5183616318f563412221da7237"> 9237</a></span>&#160;<span class="preprocessor">#define COMMCR_RTS_BBA                 (*(volatile unsigned long *) 0x420A0204)</span></div><div class="line"><a name="l09238"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga259077a6671a148dd888f6e42da997c3"> 9238</a></span>&#160;<span class="preprocessor">#define COMMCR_RTS_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09239"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga14fa6b8a3b78b18b96d69e9893604e2e"> 9239</a></span>&#160;<span class="preprocessor">#define COMMCR_RTS                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09240"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab104b56b298003879ea5f086d32da5e0"> 9240</a></span>&#160;<span class="preprocessor">#define COMMCR_RTS_DIS                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Force the RTS output to 1. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09241"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc0e05dff3f2142b71926832cf8edcd1"> 9241</a></span>&#160;<span class="preprocessor">#define COMMCR_RTS_EN                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Force the RTS output to 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09242"></a><span class="lineno"> 9242</span>&#160;</div><div class="line"><a name="l09243"></a><span class="lineno"> 9243</span>&#160;<span class="comment">/* Reset Value for COMLSR*/</span></div><div class="line"><a name="l09244"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6dc70f7ef566def07eb351b1658809d"> 9244</a></span>&#160;<span class="preprocessor">#define COMLSR_RVAL                    0x60</span></div><div class="line"><a name="l09245"></a><span class="lineno"> 9245</span>&#160;</div><div class="line"><a name="l09246"></a><span class="lineno"> 9246</span>&#160;<span class="comment">/* COMLSR[TEMT] - COMTX and Shift Register Empty Status Bit. */</span></div><div class="line"><a name="l09247"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d8bd44bdf39b65eeafee2b80755f4ff"> 9247</a></span>&#160;<span class="preprocessor">#define COMLSR_TEMT_BBA                (*(volatile unsigned long *) 0x420A0298)</span></div><div class="line"><a name="l09248"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4c2ddd67184634b48bd9ffaf6904aded"> 9248</a></span>&#160;<span class="preprocessor">#define COMLSR_TEMT_MSK                (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09249"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga997e2013a2ea8743975c501e0c24a2d2"> 9249</a></span>&#160;<span class="preprocessor">#define COMLSR_TEMT                    (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09250"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga264cd4f10e0c24f0b0583ffb78966995"> 9250</a></span>&#160;<span class="preprocessor">#define COMLSR_TEMT_CLR                (0x0   &lt;&lt; 6  ) </span><span class="comment">/* CLR. Cleared when writing to COMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09251"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58539dcd3f9098df1b3205a085e193cb"> 9251</a></span>&#160;<span class="preprocessor">#define COMLSR_TEMT_SET                (0x1   &lt;&lt; 6  ) </span><span class="comment">/* SET. If COMTX and the shift register are empty, this bit indicates that the data has been transmitted, that is, it is no longer present in the shift register (default). */</span><span class="preprocessor"></span></div><div class="line"><a name="l09252"></a><span class="lineno"> 9252</span>&#160;</div><div class="line"><a name="l09253"></a><span class="lineno"> 9253</span>&#160;<span class="comment">/* COMLSR[THRE] - COMTX Empty Status Bit. */</span></div><div class="line"><a name="l09254"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa35ef797c61b8c90cb0e2beaec301a24"> 9254</a></span>&#160;<span class="preprocessor">#define COMLSR_THRE_BBA                (*(volatile unsigned long *) 0x420A0294)</span></div><div class="line"><a name="l09255"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf9ef291dbaa1dbfb4bce1e411256574a"> 9255</a></span>&#160;<span class="preprocessor">#define COMLSR_THRE_MSK                (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09256"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63810edc2cf896a1b33202314ba3ee97"> 9256</a></span>&#160;<span class="preprocessor">#define COMLSR_THRE                    (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09257"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbb1468b4b5afe6554b03420e3e8243c"> 9257</a></span>&#160;<span class="preprocessor">#define COMLSR_THRE_CLR                (0x0   &lt;&lt; 5  ) </span><span class="comment">/* CLR. Cleared when writing to COMTX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09258"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4d72362aba717e166374e02cf7a0a967"> 9258</a></span>&#160;<span class="preprocessor">#define COMLSR_THRE_SET                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* SET. If COMTX is empty, COMTX can be written as soon as this bit is set. The previous data may not have been transmitted yet and can still be present in the shift register (default). */</span><span class="preprocessor"></span></div><div class="line"><a name="l09259"></a><span class="lineno"> 9259</span>&#160;</div><div class="line"><a name="l09260"></a><span class="lineno"> 9260</span>&#160;<span class="comment">/* COMLSR[BI] - Break Indicator. */</span></div><div class="line"><a name="l09261"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3e91e237bbd8b5a37e101ac66f6103d"> 9261</a></span>&#160;<span class="preprocessor">#define COMLSR_BI_BBA                  (*(volatile unsigned long *) 0x420A0290)</span></div><div class="line"><a name="l09262"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga25de15a61dbc08e611a5895b436273be"> 9262</a></span>&#160;<span class="preprocessor">#define COMLSR_BI_MSK                  (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09263"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae76d45d4a7ea970a1302783104f87d8a"> 9263</a></span>&#160;<span class="preprocessor">#define COMLSR_BI                      (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09264"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf016f507018f6e98d748f29c21b791a8"> 9264</a></span>&#160;<span class="preprocessor">#define COMLSR_BI_CLR                  (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared automatically. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09265"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4bb0e17bc8dceb021a89f7c3c5487dd"> 9265</a></span>&#160;<span class="preprocessor">#define COMLSR_BI_SET                  (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set when UART RXD is held low for more than the maximum word length. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09266"></a><span class="lineno"> 9266</span>&#160;</div><div class="line"><a name="l09267"></a><span class="lineno"> 9267</span>&#160;<span class="comment">/* COMLSR[FE] - Framing Error. */</span></div><div class="line"><a name="l09268"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9f425fe04c668d07ff4edc438733399"> 9268</a></span>&#160;<span class="preprocessor">#define COMLSR_FE_BBA                  (*(volatile unsigned long *) 0x420A028C)</span></div><div class="line"><a name="l09269"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf068d8de115b023494418e4a550c906f"> 9269</a></span>&#160;<span class="preprocessor">#define COMLSR_FE_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09270"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga34820f947f7177577463159bfe6399d5"> 9270</a></span>&#160;<span class="preprocessor">#define COMLSR_FE                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09271"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf270d92758bfed885f5727633aa600c"> 9271</a></span>&#160;<span class="preprocessor">#define COMLSR_FE_CLR                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared automatically. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09272"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5c41a933cd5315fd615553273df9c0b"> 9272</a></span>&#160;<span class="preprocessor">#define COMLSR_FE_SET                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Set when the stop bit is invalid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09273"></a><span class="lineno"> 9273</span>&#160;</div><div class="line"><a name="l09274"></a><span class="lineno"> 9274</span>&#160;<span class="comment">/* COMLSR[PE] - Parity Error. */</span></div><div class="line"><a name="l09275"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa3ec7a9115e2b28ba5d4a2883fa76018"> 9275</a></span>&#160;<span class="preprocessor">#define COMLSR_PE_BBA                  (*(volatile unsigned long *) 0x420A0288)</span></div><div class="line"><a name="l09276"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga29fded8a1f3e94415412a3b35bb13a1b"> 9276</a></span>&#160;<span class="preprocessor">#define COMLSR_PE_MSK                  (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09277"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gade19caf6bb3174a7df1d96043bf56d7c"> 9277</a></span>&#160;<span class="preprocessor">#define COMLSR_PE                      (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09278"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7f1d78fad08cd2241fcca57b81ce9a28"> 9278</a></span>&#160;<span class="preprocessor">#define COMLSR_PE_CLR                  (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Cleared automatically. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09279"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6c2ece9dcd6df28274f45858649ff90c"> 9279</a></span>&#160;<span class="preprocessor">#define COMLSR_PE_SET                  (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Set when a parity error occurs. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09280"></a><span class="lineno"> 9280</span>&#160;</div><div class="line"><a name="l09281"></a><span class="lineno"> 9281</span>&#160;<span class="comment">/* COMLSR[OE] - Overrun Error. */</span></div><div class="line"><a name="l09282"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac2388294fe7c30dd7f781ece5c04a30a"> 9282</a></span>&#160;<span class="preprocessor">#define COMLSR_OE_BBA                  (*(volatile unsigned long *) 0x420A0284)</span></div><div class="line"><a name="l09283"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7ef9f9c6a9a3181183e99f365f58a2d"> 9283</a></span>&#160;<span class="preprocessor">#define COMLSR_OE_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09284"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad24e95235faebcb6dc68da7643fccaf7"> 9284</a></span>&#160;<span class="preprocessor">#define COMLSR_OE                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09285"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga10614393017223b5a2c2def51052f6f6"> 9285</a></span>&#160;<span class="preprocessor">#define COMLSR_OE_CLR                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared automatically. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09286"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b314c88193a1556f11e0db1cd7b1445"> 9286</a></span>&#160;<span class="preprocessor">#define COMLSR_OE_SET                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set automatically if data is overwritten before being read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09287"></a><span class="lineno"> 9287</span>&#160;</div><div class="line"><a name="l09288"></a><span class="lineno"> 9288</span>&#160;<span class="comment">/* COMLSR[DR] - Data Ready. */</span></div><div class="line"><a name="l09289"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53931811652f5e4f10bb6b63394e0a76"> 9289</a></span>&#160;<span class="preprocessor">#define COMLSR_DR_BBA                  (*(volatile unsigned long *) 0x420A0280)</span></div><div class="line"><a name="l09290"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7c97edc83616b113f57244c94385dbc"> 9290</a></span>&#160;<span class="preprocessor">#define COMLSR_DR_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09291"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga78700c5e6ee33674ed5059234e6fb342"> 9291</a></span>&#160;<span class="preprocessor">#define COMLSR_DR                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09292"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa0b449b57e411d0a1133a4e76ba118fd"> 9292</a></span>&#160;<span class="preprocessor">#define COMLSR_DR_CLR                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared by reading COMRX. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09293"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6945f36b33132224605a5a26cdf971bd"> 9293</a></span>&#160;<span class="preprocessor">#define COMLSR_DR_SET                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Set automatically when COMRX is full. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09294"></a><span class="lineno"> 9294</span>&#160;</div><div class="line"><a name="l09295"></a><span class="lineno"> 9295</span>&#160;<span class="comment">/* Reset Value for COMMSR*/</span></div><div class="line"><a name="l09296"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6128fa70e8da23c09c8c26bbf07b3f4"> 9296</a></span>&#160;<span class="preprocessor">#define COMMSR_RVAL                    0x0</span></div><div class="line"><a name="l09297"></a><span class="lineno"> 9297</span>&#160;</div><div class="line"><a name="l09298"></a><span class="lineno"> 9298</span>&#160;<span class="comment">/* COMMSR[CTS] - Clear To Send signal status bit. */</span></div><div class="line"><a name="l09299"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa74309b74e5ef80284a3c12f74eee049"> 9299</a></span>&#160;<span class="preprocessor">#define COMMSR_CTS_BBA                 (*(volatile unsigned long *) 0x420A0310)</span></div><div class="line"><a name="l09300"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad23b0ce47f7b352250ca77b46c7001b5"> 9300</a></span>&#160;<span class="preprocessor">#define COMMSR_CTS_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09301"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad91c510cc1f590c8ef941220e0aad072"> 9301</a></span>&#160;<span class="preprocessor">#define COMMSR_CTS                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09302"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a196e94acfc3d07197b66466026402a"> 9302</a></span>&#160;<span class="preprocessor">#define COMMSR_CTS_CLR                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared to 0 when CTS input is logic high. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09303"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac04be8514c1c7c7425cff856e3f987b2"> 9303</a></span>&#160;<span class="preprocessor">#define COMMSR_CTS_SET                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set to 1 when CTS input is logic low. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09304"></a><span class="lineno"> 9304</span>&#160;</div><div class="line"><a name="l09305"></a><span class="lineno"> 9305</span>&#160;<span class="comment">/* COMMSR[DCTS] - Delta CTS */</span></div><div class="line"><a name="l09306"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa12599be7b0456f631cf56a229dd374"> 9306</a></span>&#160;<span class="preprocessor">#define COMMSR_DCTS_BBA                (*(volatile unsigned long *) 0x420A0300)</span></div><div class="line"><a name="l09307"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae27243f3e836fc4a9f95e6c54c72c7a4"> 9307</a></span>&#160;<span class="preprocessor">#define COMMSR_DCTS_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09308"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga299af458d1fd0e5f1599660415f3f12b"> 9308</a></span>&#160;<span class="preprocessor">#define COMMSR_DCTS                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09309"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga43b246f6766174f99664ba58841b9237"> 9309</a></span>&#160;<span class="preprocessor">#define COMMSR_DCTS_DIS                (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Cleared automatically by reading COMMSR. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09310"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaffc23a1dbb38f840ec442f82ac5cf268"> 9310</a></span>&#160;<span class="preprocessor">#define COMMSR_DCTS_EN                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Set automatically if CTS changed state since COMMSR last read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09311"></a><span class="lineno"> 9311</span>&#160;</div><div class="line"><a name="l09312"></a><span class="lineno"> 9312</span>&#160;<span class="comment">/* Reset Value for COMFBR*/</span></div><div class="line"><a name="l09313"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91de1b748bebeddd991ccd00faf88e4a"> 9313</a></span>&#160;<span class="preprocessor">#define COMFBR_RVAL                    0x0</span></div><div class="line"><a name="l09314"></a><span class="lineno"> 9314</span>&#160;</div><div class="line"><a name="l09315"></a><span class="lineno"> 9315</span>&#160;<span class="comment">/* COMFBR[ENABLE] - Fractional baud rate generator enable bit. Used for more accurate baud rate generation. */</span></div><div class="line"><a name="l09316"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3bb35874847f90850bc7af73d8803cc5"> 9316</a></span>&#160;<span class="preprocessor">#define COMFBR_ENABLE_BBA              (*(volatile unsigned long *) 0x420A04BC)</span></div><div class="line"><a name="l09317"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga47bc3e02cda29616e310d641ac42dcf5"> 9317</a></span>&#160;<span class="preprocessor">#define COMFBR_ENABLE_MSK              (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l09318"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga45a9f3fc8fa12f9e20d8f525344c432f"> 9318</a></span>&#160;<span class="preprocessor">#define COMFBR_ENABLE                  (0x1   &lt;&lt; 15 )</span></div><div class="line"><a name="l09319"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6ae6497bef382de5c779f19e7428c69"> 9319</a></span>&#160;<span class="preprocessor">#define COMFBR_ENABLE_DIS              (0x0   &lt;&lt; 15 ) </span><span class="comment">/* DIS. Disable.            */</span><span class="preprocessor"></span></div><div class="line"><a name="l09320"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8cea0c586c157962da81738be2aba3d3"> 9320</a></span>&#160;<span class="preprocessor">#define COMFBR_ENABLE_EN               (0x1   &lt;&lt; 15 ) </span><span class="comment">/* EN. Enable.              */</span><span class="preprocessor"></span></div><div class="line"><a name="l09321"></a><span class="lineno"> 9321</span>&#160;</div><div class="line"><a name="l09322"></a><span class="lineno"> 9322</span>&#160;<span class="comment">/* COMFBR[DIVM] - Fractional baud rate M divide bits (1 to 3). These bits should not be set to 0. */</span></div><div class="line"><a name="l09323"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf3181480c4c5a7be1eec276cbe3613bf"> 9323</a></span>&#160;<span class="preprocessor">#define COMFBR_DIVM_MSK                (0x3   &lt;&lt; 11 )</span></div><div class="line"><a name="l09324"></a><span class="lineno"> 9324</span>&#160;</div><div class="line"><a name="l09325"></a><span class="lineno"> 9325</span>&#160;<span class="comment">/* COMFBR[DIVN] - Fractional baud rate N divide bits (0 to 2047). */</span></div><div class="line"><a name="l09326"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafeb7bf383dd0c597144326f1a962a133"> 9326</a></span>&#160;<span class="preprocessor">#define COMFBR_DIVN_MSK                (0x7FF &lt;&lt; 0  )</span></div><div class="line"><a name="l09327"></a><span class="lineno"> 9327</span>&#160;</div><div class="line"><a name="l09328"></a><span class="lineno"> 9328</span>&#160;<span class="comment">/* Reset Value for COMDIV*/</span></div><div class="line"><a name="l09329"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3335ac8a97eea9d5fb06673460b289d2"> 9329</a></span>&#160;<span class="preprocessor">#define COMDIV_RVAL                    0x1</span></div><div class="line"><a name="l09330"></a><span class="lineno"> 9330</span>&#160;</div><div class="line"><a name="l09331"></a><span class="lineno"> 9331</span>&#160;<span class="comment">/* COMDIV[VALUE] - Sets the baud rate. The COMDIV register should not be 0. */</span></div><div class="line"><a name="l09332"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf7c141bab2a5b70ca4981127feb15d41"> 9332</a></span>&#160;<span class="preprocessor">#define COMDIV_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09333"></a><span class="lineno"> 9333</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09334"></a><span class="lineno"> 9334</span>&#160;<span class="comment">// -----                                        WUT                                        -----</span></div><div class="line"><a name="l09335"></a><span class="lineno"> 9335</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09336"></a><span class="lineno"> 9336</span>&#160;</div><div class="line"><a name="l09337"></a><span class="lineno"> 9337</span>&#160;</div><div class="line"><a name="l09342"></a><span class="lineno"> 9342</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09343"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html"> 9343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l09344"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#aa7ff96b215430dfa458ad3f52e2a9443"> 9344</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#aa7ff96b215430dfa458ad3f52e2a9443">T2VAL0</a>;                    </div><div class="line"><a name="l09345"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a5ad8d2b7cb18d987742ad4b53dc68ce8"> 9345</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a5ad8d2b7cb18d987742ad4b53dc68ce8">RESERVED0</a>;</div><div class="line"><a name="l09346"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#ae07e727630c88cfa8f56301fb025c2b6"> 9346</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#ae07e727630c88cfa8f56301fb025c2b6">T2VAL1</a>;                    </div><div class="line"><a name="l09347"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#aac11deef128c6a9a9edac8efd7009ab7"> 9347</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#aac11deef128c6a9a9edac8efd7009ab7">RESERVED1</a>;</div><div class="line"><a name="l09348"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#afaf45f9932cccbd8025908502eb0b02a"> 9348</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#afaf45f9932cccbd8025908502eb0b02a">T2CON</a>;                     </div><div class="line"><a name="l09349"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a208d72d00752a99e8a968cd0a1acbc93"> 9349</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a208d72d00752a99e8a968cd0a1acbc93">RESERVED2</a>;</div><div class="line"><a name="l09350"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#ae0eaf491fdcada5c966c58e38e9ac7ff"> 9350</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#ae0eaf491fdcada5c966c58e38e9ac7ff">T2INC</a>;                     </div><div class="line"><a name="l09351"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a5cead7e3e75a62a5f68e80dec1fd7dfb"> 9351</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a5cead7e3e75a62a5f68e80dec1fd7dfb">RESERVED3</a>;</div><div class="line"><a name="l09352"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a739c36b46594171a1676fb0662767e04"> 9352</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a739c36b46594171a1676fb0662767e04">T2WUFB0</a>;                   </div><div class="line"><a name="l09353"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#af4b8bc65c6a87b7c2755d9d00454954a"> 9353</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#af4b8bc65c6a87b7c2755d9d00454954a">RESERVED4</a>;</div><div class="line"><a name="l09354"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a2c8d7951428edf3ba05e7cf79703c34c"> 9354</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a2c8d7951428edf3ba05e7cf79703c34c">T2WUFB1</a>;                   </div><div class="line"><a name="l09355"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a0f73be42af4872b064274f334e5f0c25"> 9355</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a0f73be42af4872b064274f334e5f0c25">RESERVED5</a>;</div><div class="line"><a name="l09356"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a42795aa1fa9748ac5069136f7ab5bdea"> 9356</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a42795aa1fa9748ac5069136f7ab5bdea">T2WUFC0</a>;                   </div><div class="line"><a name="l09357"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a11592bdeb34c06a18fab44b62cf44c9a"> 9357</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a11592bdeb34c06a18fab44b62cf44c9a">RESERVED6</a>;</div><div class="line"><a name="l09358"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#ab0434b312c10dbbbf77a175cc2c1b889"> 9358</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#ab0434b312c10dbbbf77a175cc2c1b889">T2WUFC1</a>;                   </div><div class="line"><a name="l09359"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#ac68fa15ad72fca0f511813ab0e7d5398"> 9359</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#ac68fa15ad72fca0f511813ab0e7d5398">RESERVED7</a>;</div><div class="line"><a name="l09360"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#aa5b883a2808c6957a10f386869cccda2"> 9360</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#aa5b883a2808c6957a10f386869cccda2">T2WUFD0</a>;                   </div><div class="line"><a name="l09361"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a0c8ef51adee42e49db47f3cd73a67d59"> 9361</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a0c8ef51adee42e49db47f3cd73a67d59">RESERVED8</a>;</div><div class="line"><a name="l09362"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a7e62234c68479cadf4b86e2f2fa69a04"> 9362</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a7e62234c68479cadf4b86e2f2fa69a04">T2WUFD1</a>;                   </div><div class="line"><a name="l09363"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a9ebb8d6b7f817cf85154a397b19fb5a5"> 9363</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a9ebb8d6b7f817cf85154a397b19fb5a5">RESERVED9</a>;</div><div class="line"><a name="l09364"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a912ad82a1ea8f69d37e2b556be95fdd8"> 9364</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a912ad82a1ea8f69d37e2b556be95fdd8">T2IEN</a>;                     </div><div class="line"><a name="l09365"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#aa0e40bb791b8a09bfa0fabdab3f5f77e"> 9365</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#aa0e40bb791b8a09bfa0fabdab3f5f77e">RESERVED10</a>;</div><div class="line"><a name="l09366"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a1fa16f74e93accef2b72182cf9cbb221"> 9366</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a1fa16f74e93accef2b72182cf9cbb221">T2STA</a>;                     </div><div class="line"><a name="l09367"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a8f5624674befddbd7ce0594b1e31b6c1"> 9367</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a8f5624674befddbd7ce0594b1e31b6c1">RESERVED11</a>;</div><div class="line"><a name="l09368"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#aef75b09b76d6e6f3ec0e72b34ae3abd2"> 9368</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#aef75b09b76d6e6f3ec0e72b34ae3abd2">T2CLRI</a>;                    </div><div class="line"><a name="l09369"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#ad2b99c4a9bf1f9e50314af86972268e8"> 9369</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED12[5];</div><div class="line"><a name="l09370"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a9161cefc42d6455ec11c266c9f56bee5"> 9370</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a9161cefc42d6455ec11c266c9f56bee5">T2WUFA0</a>;                   </div><div class="line"><a name="l09371"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#a8e6fb1397e1b0993b5a133716563a1e7"> 9371</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#a8e6fb1397e1b0993b5a133716563a1e7">RESERVED13</a>;</div><div class="line"><a name="l09372"></a><span class="lineno"><a class="line" href="structADI__WUT__TypeDef.html#adfe1b1adc224a9b7694d5eb24f8d9d01"> 9372</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WUT__TypeDef.html#adfe1b1adc224a9b7694d5eb24f8d9d01">T2WUFA1</a>;                   </div><div class="line"><a name="l09373"></a><span class="lineno"> 9373</span>&#160;} <a class="code" href="structADI__WUT__TypeDef.html">ADI_WUT_TypeDef</a>;</div><div class="line"><a name="l09374"></a><span class="lineno"> 9374</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09375"></a><span class="lineno"> 9375</span>&#160;<span class="preprocessor">#define          T2VAL0                                     (*(volatile unsigned short int *) 0x40002500)</span></div><div class="line"><a name="l09376"></a><span class="lineno"> 9376</span>&#160;<span class="preprocessor">#define          T2VAL1                                     (*(volatile unsigned short int *) 0x40002504)</span></div><div class="line"><a name="l09377"></a><span class="lineno"> 9377</span>&#160;<span class="preprocessor">#define          T2CON                                      (*(volatile unsigned short int *) 0x40002508)</span></div><div class="line"><a name="l09378"></a><span class="lineno"> 9378</span>&#160;<span class="preprocessor">#define          T2INC                                      (*(volatile unsigned short int *) 0x4000250C)</span></div><div class="line"><a name="l09379"></a><span class="lineno"> 9379</span>&#160;<span class="preprocessor">#define          T2WUFB0                                    (*(volatile unsigned short int *) 0x40002510)</span></div><div class="line"><a name="l09380"></a><span class="lineno"> 9380</span>&#160;<span class="preprocessor">#define          T2WUFB1                                    (*(volatile unsigned short int *) 0x40002514)</span></div><div class="line"><a name="l09381"></a><span class="lineno"> 9381</span>&#160;<span class="preprocessor">#define          T2WUFC0                                    (*(volatile unsigned short int *) 0x40002518)</span></div><div class="line"><a name="l09382"></a><span class="lineno"> 9382</span>&#160;<span class="preprocessor">#define          T2WUFC1                                    (*(volatile unsigned short int *) 0x4000251C)</span></div><div class="line"><a name="l09383"></a><span class="lineno"> 9383</span>&#160;<span class="preprocessor">#define          T2WUFD0                                    (*(volatile unsigned short int *) 0x40002520)</span></div><div class="line"><a name="l09384"></a><span class="lineno"> 9384</span>&#160;<span class="preprocessor">#define          T2WUFD1                                    (*(volatile unsigned short int *) 0x40002524)</span></div><div class="line"><a name="l09385"></a><span class="lineno"> 9385</span>&#160;<span class="preprocessor">#define          T2IEN                                      (*(volatile unsigned short int *) 0x40002528)</span></div><div class="line"><a name="l09386"></a><span class="lineno"> 9386</span>&#160;<span class="preprocessor">#define          T2STA                                      (*(volatile unsigned short int *) 0x4000252C)</span></div><div class="line"><a name="l09387"></a><span class="lineno"> 9387</span>&#160;<span class="preprocessor">#define          T2CLRI                                     (*(volatile unsigned short int *) 0x40002530)</span></div><div class="line"><a name="l09388"></a><span class="lineno"> 9388</span>&#160;<span class="preprocessor">#define          T2WUFA0                                    (*(volatile unsigned short int *) 0x4000253C)</span></div><div class="line"><a name="l09389"></a><span class="lineno"> 9389</span>&#160;<span class="preprocessor">#define          T2WUFA1                                    (*(volatile unsigned short int *) 0x40002540)</span></div><div class="line"><a name="l09390"></a><span class="lineno"> 9390</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09391"></a><span class="lineno"> 9391</span>&#160;</div><div class="line"><a name="l09392"></a><span class="lineno"> 9392</span>&#160;<span class="comment">/* Reset Value for T2VAL0*/</span></div><div class="line"><a name="l09393"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6db18b98298c7161f8ffd80580f0ca4d"> 9393</a></span>&#160;<span class="preprocessor">#define T2VAL0_RVAL                    0x0</span></div><div class="line"><a name="l09394"></a><span class="lineno"> 9394</span>&#160;</div><div class="line"><a name="l09395"></a><span class="lineno"> 9395</span>&#160;<span class="comment">/* T2VAL0[VALUE] - Current Wake-Up timer value (bits 15 to 0). */</span></div><div class="line"><a name="l09396"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa4af8a8240e9f44c8cabcdca4b0daef4"> 9396</a></span>&#160;<span class="preprocessor">#define T2VAL0_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09397"></a><span class="lineno"> 9397</span>&#160;</div><div class="line"><a name="l09398"></a><span class="lineno"> 9398</span>&#160;<span class="comment">/* Reset Value for T2VAL1*/</span></div><div class="line"><a name="l09399"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf8e8381be9435c1660a0e4fce1d2cf2f"> 9399</a></span>&#160;<span class="preprocessor">#define T2VAL1_RVAL                    0x0</span></div><div class="line"><a name="l09400"></a><span class="lineno"> 9400</span>&#160;</div><div class="line"><a name="l09401"></a><span class="lineno"> 9401</span>&#160;<span class="comment">/* T2VAL1[VALUE] - Current Wake-Up timer value (bits 31 to 16). */</span></div><div class="line"><a name="l09402"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa340b9c6840b04f36a37018c9df3aca8"> 9402</a></span>&#160;<span class="preprocessor">#define T2VAL1_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09403"></a><span class="lineno"> 9403</span>&#160;</div><div class="line"><a name="l09404"></a><span class="lineno"> 9404</span>&#160;<span class="comment">/* Reset Value for T2CON*/</span></div><div class="line"><a name="l09405"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5e01a3c9b5d3aa103be584b5042a6be8"> 9405</a></span>&#160;<span class="preprocessor">#define T2CON_RVAL                     0x40</span></div><div class="line"><a name="l09406"></a><span class="lineno"> 9406</span>&#160;</div><div class="line"><a name="l09407"></a><span class="lineno"> 9407</span>&#160;<span class="comment">/* T2CON[STOPINC] - Allows the user to update the interval register safely. */</span></div><div class="line"><a name="l09408"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga08e162aeee37041f789b5c08504cbfa6"> 9408</a></span>&#160;<span class="preprocessor">#define T2CON_STOPINC_BBA              (*(volatile unsigned long *) 0x4204A12C)</span></div><div class="line"><a name="l09409"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9667b2cd5992f51091bcfd1d79830634"> 9409</a></span>&#160;<span class="preprocessor">#define T2CON_STOPINC_MSK              (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l09410"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga990859b8a408b4bbec7a62dcb3bd3eb3"> 9410</a></span>&#160;<span class="preprocessor">#define T2CON_STOPINC                  (0x1   &lt;&lt; 11 )</span></div><div class="line"><a name="l09411"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga92c1e2eb1a1837c6b1c5992d1d0a6f4a"> 9411</a></span>&#160;<span class="preprocessor">#define T2CON_STOPINC_DIS              (0x0   &lt;&lt; 11 ) </span><span class="comment">/* DIS. Allows the wake-up field A to be updated by hardware. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09412"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacf7601297c7b04bac8cc2b63a43ada05"> 9412</a></span>&#160;<span class="preprocessor">#define T2CON_STOPINC_EN               (0x1   &lt;&lt; 11 ) </span><span class="comment">/* EN. Prevents wake-up field A being automatically updated by hardware.This allows user software to update the T2INC register value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09413"></a><span class="lineno"> 9413</span>&#160;</div><div class="line"><a name="l09414"></a><span class="lineno"> 9414</span>&#160;<span class="comment">/* T2CON[CLK] - Clock select. */</span></div><div class="line"><a name="l09415"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae3f0d8fda65c1ed4b5a81c0b506b5a9f"> 9415</a></span>&#160;<span class="preprocessor">#define T2CON_CLK_MSK                  (0x3   &lt;&lt; 9  )</span></div><div class="line"><a name="l09416"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7e7f586b85e1c880ef8e12575a2f0a85"> 9416</a></span>&#160;<span class="preprocessor">#define T2CON_CLK_PCLK                 (0x0   &lt;&lt; 9  ) </span><span class="comment">/* PCLK. Peripheral clock.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09417"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga839a1d5f0ffcbed8bd3b394fd6216499"> 9417</a></span>&#160;<span class="preprocessor">#define T2CON_CLK_LFXTAL               (0x1   &lt;&lt; 9  ) </span><span class="comment">/* LFXTAL. 32 kHz external crystal. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09418"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa83bb7c421315dd04e0be51bf37d51e"> 9418</a></span>&#160;<span class="preprocessor">#define T2CON_CLK_LFOSC                (0x2   &lt;&lt; 9  ) </span><span class="comment">/* LFOSC. 32 kHz internal oscillator. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09419"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0740a2e1239823a27ff635a876bee1fd"> 9419</a></span>&#160;<span class="preprocessor">#define T2CON_CLK_EXTCLK               (0x3   &lt;&lt; 9  ) </span><span class="comment">/* EXTCLK. External clock applied on P0.5. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09420"></a><span class="lineno"> 9420</span>&#160;</div><div class="line"><a name="l09421"></a><span class="lineno"> 9421</span>&#160;<span class="comment">/* T2CON[WUEN] - Wake-up enable bits for time field values. */</span></div><div class="line"><a name="l09422"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8b7ac14582e5d78e725de33829ada2f2"> 9422</a></span>&#160;<span class="preprocessor">#define T2CON_WUEN_BBA                 (*(volatile unsigned long *) 0x4204A120)</span></div><div class="line"><a name="l09423"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f9534599d088aefc9c2e52b267ab5af"> 9423</a></span>&#160;<span class="preprocessor">#define T2CON_WUEN_MSK                 (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l09424"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga96a2199423414c6cfadb57cf88979c30"> 9424</a></span>&#160;<span class="preprocessor">#define T2CON_WUEN                     (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l09425"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf64691ad412ac0fa7fae54f24915be9"> 9425</a></span>&#160;<span class="preprocessor">#define T2CON_WUEN_DIS                 (0x0   &lt;&lt; 8  ) </span><span class="comment">/* DIS. Disable asynchronous Wake-Up timer. Interrupt conditions will not wake-up the part from sleep mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09426"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5766522a878fcf7693dceb34522334b4"> 9426</a></span>&#160;<span class="preprocessor">#define T2CON_WUEN_EN                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* EN. Enable asynchronous Wake-Up timer even when the core clock is off. Once the timer value equals any of the interrupt enabled compare field, a wake-up signal is generated. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09427"></a><span class="lineno"> 9427</span>&#160;</div><div class="line"><a name="l09428"></a><span class="lineno"> 9428</span>&#160;<span class="comment">/* T2CON[ENABLE] - Timer enable bit. */</span></div><div class="line"><a name="l09429"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7c2f5a032bae8184808b920a4518c1f0"> 9429</a></span>&#160;<span class="preprocessor">#define T2CON_ENABLE_BBA               (*(volatile unsigned long *) 0x4204A11C)</span></div><div class="line"><a name="l09430"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga770330910aa08a65c366df4578af5fa0"> 9430</a></span>&#160;<span class="preprocessor">#define T2CON_ENABLE_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09431"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga434216969219d529e3c697f1dfb0a6c6"> 9431</a></span>&#160;<span class="preprocessor">#define T2CON_ENABLE                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09432"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf915483f2e452397ffc918551da16f54"> 9432</a></span>&#160;<span class="preprocessor">#define T2CON_ENABLE_DIS               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* DIS. Disable the timer.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09433"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8da1c9f38a3f72eb427429a8f2afb566"> 9433</a></span>&#160;<span class="preprocessor">#define T2CON_ENABLE_EN                (0x1   &lt;&lt; 7  ) </span><span class="comment">/* EN. Enable the timer. When enabled wait for T2STA[8] to clear before continuing. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09434"></a><span class="lineno"> 9434</span>&#160;</div><div class="line"><a name="l09435"></a><span class="lineno"> 9435</span>&#160;<span class="comment">/* T2CON[MOD] - Timer free run enable. */</span></div><div class="line"><a name="l09436"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9eaac6554969688e392c63c497e1704e"> 9436</a></span>&#160;<span class="preprocessor">#define T2CON_MOD_BBA                  (*(volatile unsigned long *) 0x4204A118)</span></div><div class="line"><a name="l09437"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb4c425d88a174b69711e14ffec875bb"> 9437</a></span>&#160;<span class="preprocessor">#define T2CON_MOD_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09438"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81912424266552b18be50f03897dc6a3"> 9438</a></span>&#160;<span class="preprocessor">#define T2CON_MOD                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09439"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2001faf1b6a8455787ce39b5ea7bb4c1"> 9439</a></span>&#160;<span class="preprocessor">#define T2CON_MOD_PERIODIC             (0x0   &lt;&lt; 6  ) </span><span class="comment">/* PERIODIC. Operate in periodic mode.  Counts up to the value in T2WUFD */</span><span class="preprocessor"></span></div><div class="line"><a name="l09440"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga386276bace70a6bcc94f4046fd1dfcd4"> 9440</a></span>&#160;<span class="preprocessor">#define T2CON_MOD_FREERUN              (0x1   &lt;&lt; 6  ) </span><span class="comment">/* FREERUN. Operate in free running mode (default). Counts from 0 to FFFF FFFF and starts again at 0. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09441"></a><span class="lineno"> 9441</span>&#160;</div><div class="line"><a name="l09442"></a><span class="lineno"> 9442</span>&#160;<span class="comment">/* T2CON[FREEZE] - Freeze enable bit. */</span></div><div class="line"><a name="l09443"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d157d0cb15edbcf9297cd1ea68211cb"> 9443</a></span>&#160;<span class="preprocessor">#define T2CON_FREEZE_BBA               (*(volatile unsigned long *) 0x4204A10C)</span></div><div class="line"><a name="l09444"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadc0032d908d9c47d2bfd72b1e8e2a47f"> 9444</a></span>&#160;<span class="preprocessor">#define T2CON_FREEZE_MSK               (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09445"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53595d37dc1b24013ebc9a781491acd0"> 9445</a></span>&#160;<span class="preprocessor">#define T2CON_FREEZE                   (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09446"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga27f7dfd01e84cad5bfb7cdb07db7ed4d"> 9446</a></span>&#160;<span class="preprocessor">#define T2CON_FREEZE_DIS               (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable this feature. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09447"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7a48da5b087650d142ebacc3b986883"> 9447</a></span>&#160;<span class="preprocessor">#define T2CON_FREEZE_EN                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Enable the freeze of the high 16 bits after the lower bits have been read from T2VAL0. This ensures that the software reads an atomic shot of the timer. The entire T2VAL register unfreezes after the high bits (T2VAL1) have been read. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09448"></a><span class="lineno"> 9448</span>&#160;</div><div class="line"><a name="l09449"></a><span class="lineno"> 9449</span>&#160;<span class="comment">/* T2CON[PRE] - Prescaler. */</span></div><div class="line"><a name="l09450"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06af219b097109cad387f67e84860b8c"> 9450</a></span>&#160;<span class="preprocessor">#define T2CON_PRE_MSK                  (0x3   &lt;&lt; 0  )</span></div><div class="line"><a name="l09451"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaa0be0d4410b35db353782818054e558"> 9451</a></span>&#160;<span class="preprocessor">#define T2CON_PRE_DIV1                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIV1. Source clock/1. If the selected clock source is PCLK this setting results in a prescaler of 4. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09452"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab489f8c829de0df93e22fb3378346d7e"> 9452</a></span>&#160;<span class="preprocessor">#define T2CON_PRE_DIV16                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* DIV16. Source clock/16.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09453"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac0e19da95e6642146f35ef458d5c63fc"> 9453</a></span>&#160;<span class="preprocessor">#define T2CON_PRE_DIV256               (0x2   &lt;&lt; 0  ) </span><span class="comment">/* DIV256. Source clock/256. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09454"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafc4195da1929c2d7008754691693f116"> 9454</a></span>&#160;<span class="preprocessor">#define T2CON_PRE_DIV32768             (0x3   &lt;&lt; 0  ) </span><span class="comment">/* DIV32768. Source clock/32768. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09455"></a><span class="lineno"> 9455</span>&#160;</div><div class="line"><a name="l09456"></a><span class="lineno"> 9456</span>&#160;<span class="comment">/* Reset Value for T2INC*/</span></div><div class="line"><a name="l09457"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c22b78e55a16bd03be2f050464c810e"> 9457</a></span>&#160;<span class="preprocessor">#define T2INC_RVAL                     0xC8</span></div><div class="line"><a name="l09458"></a><span class="lineno"> 9458</span>&#160;</div><div class="line"><a name="l09459"></a><span class="lineno"> 9459</span>&#160;<span class="comment">/* T2INC[VALUE] - Wake-up interval */</span></div><div class="line"><a name="l09460"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2076bae930460d307e476271e7373446"> 9460</a></span>&#160;<span class="preprocessor">#define T2INC_VALUE_MSK                (0xFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09461"></a><span class="lineno"> 9461</span>&#160;</div><div class="line"><a name="l09462"></a><span class="lineno"> 9462</span>&#160;<span class="comment">/* Reset Value for T2WUFB0*/</span></div><div class="line"><a name="l09463"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1931c5439193ae7448cbd8f9385eaab"> 9463</a></span>&#160;<span class="preprocessor">#define T2WUFB0_RVAL                   0x1FFF</span></div><div class="line"><a name="l09464"></a><span class="lineno"> 9464</span>&#160;</div><div class="line"><a name="l09465"></a><span class="lineno"> 9465</span>&#160;<span class="comment">/* T2WUFB0[VALUE] - Lower 16 bits of Wake-Up Field B */</span></div><div class="line"><a name="l09466"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0e92dc0de554fe8235a105e5074be95f"> 9466</a></span>&#160;<span class="preprocessor">#define T2WUFB0_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09467"></a><span class="lineno"> 9467</span>&#160;</div><div class="line"><a name="l09468"></a><span class="lineno"> 9468</span>&#160;<span class="comment">/* Reset Value for T2WUFB1*/</span></div><div class="line"><a name="l09469"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f20bfb5e5cabd4c724b446eea752af9"> 9469</a></span>&#160;<span class="preprocessor">#define T2WUFB1_RVAL                   0x0</span></div><div class="line"><a name="l09470"></a><span class="lineno"> 9470</span>&#160;</div><div class="line"><a name="l09471"></a><span class="lineno"> 9471</span>&#160;<span class="comment">/* T2WUFB1[VALUE] - Upper 16 bits of Wake-Up Field B */</span></div><div class="line"><a name="l09472"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1bd0d31536022e0e6f0f30e0347320f1"> 9472</a></span>&#160;<span class="preprocessor">#define T2WUFB1_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09473"></a><span class="lineno"> 9473</span>&#160;</div><div class="line"><a name="l09474"></a><span class="lineno"> 9474</span>&#160;<span class="comment">/* Reset Value for T2WUFC0*/</span></div><div class="line"><a name="l09475"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga37187f9fef30f95759c8a9460edbdeca"> 9475</a></span>&#160;<span class="preprocessor">#define T2WUFC0_RVAL                   0x2FFF</span></div><div class="line"><a name="l09476"></a><span class="lineno"> 9476</span>&#160;</div><div class="line"><a name="l09477"></a><span class="lineno"> 9477</span>&#160;<span class="comment">/* T2WUFC0[VALUE] - Lower 16 bits of Wake-Up Field C */</span></div><div class="line"><a name="l09478"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d08c7bb5c838cb6e4d591882bf15a71"> 9478</a></span>&#160;<span class="preprocessor">#define T2WUFC0_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09479"></a><span class="lineno"> 9479</span>&#160;</div><div class="line"><a name="l09480"></a><span class="lineno"> 9480</span>&#160;<span class="comment">/* Reset Value for T2WUFC1*/</span></div><div class="line"><a name="l09481"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2625d459cdb275dbb4bf3e8d6be0b1f"> 9481</a></span>&#160;<span class="preprocessor">#define T2WUFC1_RVAL                   0x0</span></div><div class="line"><a name="l09482"></a><span class="lineno"> 9482</span>&#160;</div><div class="line"><a name="l09483"></a><span class="lineno"> 9483</span>&#160;<span class="comment">/* T2WUFC1[VALUE] - Upper 16 bits of Wake-Up Field C */</span></div><div class="line"><a name="l09484"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga19d5c49559dd84b37b3a10ec6825b746"> 9484</a></span>&#160;<span class="preprocessor">#define T2WUFC1_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09485"></a><span class="lineno"> 9485</span>&#160;</div><div class="line"><a name="l09486"></a><span class="lineno"> 9486</span>&#160;<span class="comment">/* Reset Value for T2WUFD0*/</span></div><div class="line"><a name="l09487"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7b0fd0f96ba6623dc8e4a74851303f5"> 9487</a></span>&#160;<span class="preprocessor">#define T2WUFD0_RVAL                   0x3FFF</span></div><div class="line"><a name="l09488"></a><span class="lineno"> 9488</span>&#160;</div><div class="line"><a name="l09489"></a><span class="lineno"> 9489</span>&#160;<span class="comment">/* T2WUFD0[VALUE] - Lower 16 bits of Wake-Up Field D */</span></div><div class="line"><a name="l09490"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab523df85cabb69458261754d51d91639"> 9490</a></span>&#160;<span class="preprocessor">#define T2WUFD0_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09491"></a><span class="lineno"> 9491</span>&#160;</div><div class="line"><a name="l09492"></a><span class="lineno"> 9492</span>&#160;<span class="comment">/* Reset Value for T2WUFD1*/</span></div><div class="line"><a name="l09493"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga057bbe66bcc47927a00937e5d7ec77d3"> 9493</a></span>&#160;<span class="preprocessor">#define T2WUFD1_RVAL                   0x0</span></div><div class="line"><a name="l09494"></a><span class="lineno"> 9494</span>&#160;</div><div class="line"><a name="l09495"></a><span class="lineno"> 9495</span>&#160;<span class="comment">/* T2WUFD1[VALUE] - Upper 16 bits of Wake-Up Field D */</span></div><div class="line"><a name="l09496"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga614b610455d7e9c32774a03c1154d1c6"> 9496</a></span>&#160;<span class="preprocessor">#define T2WUFD1_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09497"></a><span class="lineno"> 9497</span>&#160;</div><div class="line"><a name="l09498"></a><span class="lineno"> 9498</span>&#160;<span class="comment">/* Reset Value for T2IEN*/</span></div><div class="line"><a name="l09499"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cddf0948d31bda53800ff2421989a29"> 9499</a></span>&#160;<span class="preprocessor">#define T2IEN_RVAL                     0x0</span></div><div class="line"><a name="l09500"></a><span class="lineno"> 9500</span>&#160;</div><div class="line"><a name="l09501"></a><span class="lineno"> 9501</span>&#160;<span class="comment">/* T2IEN[ROLL] - Interrupt enable bit when the counter rolls over. Only occurs in free running mode. */</span></div><div class="line"><a name="l09502"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f35dc87ad66a92c3229d10aff10edd9"> 9502</a></span>&#160;<span class="preprocessor">#define T2IEN_ROLL_BBA                 (*(volatile unsigned long *) 0x4204A510)</span></div><div class="line"><a name="l09503"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4baedb96045573a8cb5e30ecc494f72b"> 9503</a></span>&#160;<span class="preprocessor">#define T2IEN_ROLL_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09504"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddfb23e22c81a7244a959084f7fcf633"> 9504</a></span>&#160;<span class="preprocessor">#define T2IEN_ROLL                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09505"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0c36bf06913b76efff8d7c154bade5f6"> 9505</a></span>&#160;<span class="preprocessor">#define T2IEN_ROLL_DIS                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* DIS. Disable the roll over interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09506"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab8887e757da8bfaf2744cce991078459"> 9506</a></span>&#160;<span class="preprocessor">#define T2IEN_ROLL_EN                  (0x1   &lt;&lt; 4  ) </span><span class="comment">/* EN. Generate an interrupt when Timer2 rolls over. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09507"></a><span class="lineno"> 9507</span>&#160;</div><div class="line"><a name="l09508"></a><span class="lineno"> 9508</span>&#160;<span class="comment">/* T2IEN[WUFD] - T2WUFD interrupt enable */</span></div><div class="line"><a name="l09509"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabcb2620750871df73b778cd27a635abc"> 9509</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFD_BBA                 (*(volatile unsigned long *) 0x4204A50C)</span></div><div class="line"><a name="l09510"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga720dffe64b3a5aed75e53f46aa1f5c7b"> 9510</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFD_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09511"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae7a09a0a5248dd0e3e02200ddbd361f7"> 9511</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFD                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09512"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d5f56617a5eba40b854be72c06a69a5"> 9512</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFD_DIS                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* DIS. Disable T2WUFD interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09513"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1efdf8285a219149c756327a30e85abf"> 9513</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFD_EN                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* EN. Generate an interrupt when T2VAL reaches T2WUFD. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09514"></a><span class="lineno"> 9514</span>&#160;</div><div class="line"><a name="l09515"></a><span class="lineno"> 9515</span>&#160;<span class="comment">/* T2IEN[WUFC] - T2WUFC interrupt enable */</span></div><div class="line"><a name="l09516"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f3a9961e35e17e7ec85bb3af5ed65df"> 9516</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFC_BBA                 (*(volatile unsigned long *) 0x4204A508)</span></div><div class="line"><a name="l09517"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d8ccb5f83d80d6d400a8e4d3c71698b"> 9517</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFC_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09518"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefc2739304565d7fc53eb1414071eb50"> 9518</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFC                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09519"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4aee46ce44f2dbc2ec66426c13d54ba2"> 9519</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFC_DIS                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIS. Disable T2WUFC interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09520"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6423963f4f5169bdc6f1c2de101ceb4"> 9520</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFC_EN                  (0x1   &lt;&lt; 2  ) </span><span class="comment">/* EN. Generate an interrupt when T2VAL reaches T2WUFC. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09521"></a><span class="lineno"> 9521</span>&#160;</div><div class="line"><a name="l09522"></a><span class="lineno"> 9522</span>&#160;<span class="comment">/* T2IEN[WUFB] - T2WUFB interrupt enable */</span></div><div class="line"><a name="l09523"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf1e04cf738e1f7e8fb48f46592c2ca08"> 9523</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFB_BBA                 (*(volatile unsigned long *) 0x4204A504)</span></div><div class="line"><a name="l09524"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac9c9d0e7811d932e46c6b9e2e007531a"> 9524</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFB_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09525"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae96b4072d3b0d976b9205e3b2e08b743"> 9525</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFB                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09526"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72a84de2f45773ba177886b29d1abaa8"> 9526</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFB_DIS                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Disable T2WUFB interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09527"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga054d9e527c289fbdf78410e74fdb6ce0"> 9527</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFB_EN                  (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Generate an interrupt when T2VAL reaches T2WUFB. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09528"></a><span class="lineno"> 9528</span>&#160;</div><div class="line"><a name="l09529"></a><span class="lineno"> 9529</span>&#160;<span class="comment">/* T2IEN[WUFA] - T2WUFA interrupt enable */</span></div><div class="line"><a name="l09530"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7d4f0c9ed679ea34f1a918b9c66fd0a1"> 9530</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFA_BBA                 (*(volatile unsigned long *) 0x4204A500)</span></div><div class="line"><a name="l09531"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4619ffd8f368dd524cef1c20debe8233"> 9531</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFA_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09532"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7a9ea475acd859cc192381b89dff2ed9"> 9532</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFA                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09533"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91d0f530b09297d33c15eb690308e41a"> 9533</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFA_DIS                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. Disable T2WUFA interrupt. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09534"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa8f59c5627c612606cbee65e4be4fead"> 9534</a></span>&#160;<span class="preprocessor">#define T2IEN_WUFA_EN                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. Generate an interrupt when T2VAL reaches T2WUFA. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09535"></a><span class="lineno"> 9535</span>&#160;</div><div class="line"><a name="l09536"></a><span class="lineno"> 9536</span>&#160;<span class="comment">/* Reset Value for T2STA*/</span></div><div class="line"><a name="l09537"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf95fa9a440962ca10060c6dbb63d6170"> 9537</a></span>&#160;<span class="preprocessor">#define T2STA_RVAL                     0x0</span></div><div class="line"><a name="l09538"></a><span class="lineno"> 9538</span>&#160;</div><div class="line"><a name="l09539"></a><span class="lineno"> 9539</span>&#160;<span class="comment">/* T2STA[CON] - Indicates when a change in the enable bit is synchronized to the 32 kHz clock domain (Done automatically) */</span></div><div class="line"><a name="l09540"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga35200b92d7e07f29d3cee74e7123ddbb"> 9540</a></span>&#160;<span class="preprocessor">#define T2STA_CON_BBA                  (*(volatile unsigned long *) 0x4204A5A0)</span></div><div class="line"><a name="l09541"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bcc9dbaff5b23e2e19710d8dbd755d1"> 9541</a></span>&#160;<span class="preprocessor">#define T2STA_CON_MSK                  (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l09542"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8731a35d932d03e8b5c65b34b9251354"> 9542</a></span>&#160;<span class="preprocessor">#define T2STA_CON                      (0x1   &lt;&lt; 8  )</span></div><div class="line"><a name="l09543"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8d1f5a89e75bfeaeb62b0c8c7d12dcff"> 9543</a></span>&#160;<span class="preprocessor">#define T2STA_CON_CLR                  (0x0   &lt;&lt; 8  ) </span><span class="comment">/* CLR. It returns low when the change in the Enable bit has been synchronised to the 32 kHz clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09544"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga88e3367dc3c5aa8b3b327ba5ba51d7f8"> 9544</a></span>&#160;<span class="preprocessor">#define T2STA_CON_SET                  (0x1   &lt;&lt; 8  ) </span><span class="comment">/* SET. This bit is set high when the Enable bit (bit 5) in the Control register is set or cleared and it is not synchronised to tthe 32 kHz clock. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09545"></a><span class="lineno"> 9545</span>&#160;</div><div class="line"><a name="l09546"></a><span class="lineno"> 9546</span>&#160;<span class="comment">/* T2STA[FREEZE] - Status of T2VAL freeze */</span></div><div class="line"><a name="l09547"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga190e0ca934c7145c3ac15b3bd4c38a4c"> 9547</a></span>&#160;<span class="preprocessor">#define T2STA_FREEZE_BBA               (*(volatile unsigned long *) 0x4204A59C)</span></div><div class="line"><a name="l09548"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac69382f75a56afb70afced038803572b"> 9548</a></span>&#160;<span class="preprocessor">#define T2STA_FREEZE_MSK               (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09549"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga684ac2341ec2158f317aab013310236f"> 9549</a></span>&#160;<span class="preprocessor">#define T2STA_FREEZE                   (0x1   &lt;&lt; 7  )</span></div><div class="line"><a name="l09550"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga898cc03c7dde03a2b19bc2cef7bf5389"> 9550</a></span>&#160;<span class="preprocessor">#define T2STA_FREEZE_CLR               (0x0   &lt;&lt; 7  ) </span><span class="comment">/* CLR.  Reset low when T2VAL1 is read, indicating T2VAL is unfrozen. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09551"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2d22e7045208dd38db3ec5059477ea5c"> 9551</a></span>&#160;<span class="preprocessor">#define T2STA_FREEZE_SET               (0x1   &lt;&lt; 7  ) </span><span class="comment">/* SET. Set high when the T2VAL0 is read, indicating T2VAL is frozen. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09552"></a><span class="lineno"> 9552</span>&#160;</div><div class="line"><a name="l09553"></a><span class="lineno"> 9553</span>&#160;<span class="comment">/* T2STA[ROLL] - Interrupt status bit for instances when counter rolls over. Only occurs in free running mode. */</span></div><div class="line"><a name="l09554"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga813381e44e91342335db00d17cb3c320"> 9554</a></span>&#160;<span class="preprocessor">#define T2STA_ROLL_BBA                 (*(volatile unsigned long *) 0x4204A590)</span></div><div class="line"><a name="l09555"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga61de541953ef8b51cd97ac6fff68c5a0"> 9555</a></span>&#160;<span class="preprocessor">#define T2STA_ROLL_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09556"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga09d073d05f05c558980238bcf7b7f0e5"> 9556</a></span>&#160;<span class="preprocessor">#define T2STA_ROLL                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09557"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9bbe5c79da3dff538cf4c1a5bf9877b3"> 9557</a></span>&#160;<span class="preprocessor">#define T2STA_ROLL_CLR                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Indicate that the timer has not rolled over. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09558"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga473c6066ae395352e3fce0641e1b7607"> 9558</a></span>&#160;<span class="preprocessor">#define T2STA_ROLL_SET                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set high when enabled in the interrupt enable register and the T2VALS counter register is equal to all 1s */</span><span class="preprocessor"></span></div><div class="line"><a name="l09559"></a><span class="lineno"> 9559</span>&#160;</div><div class="line"><a name="l09560"></a><span class="lineno"> 9560</span>&#160;<span class="comment">/* T2STA[WUFD] - T2WUFD interrupt flag */</span></div><div class="line"><a name="l09561"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4555e2739b0f03f04f1578e5c6c5fdb"> 9561</a></span>&#160;<span class="preprocessor">#define T2STA_WUFD_BBA                 (*(volatile unsigned long *) 0x4204A58C)</span></div><div class="line"><a name="l09562"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1de6ab655788d18902d41dfa259b919b"> 9562</a></span>&#160;<span class="preprocessor">#define T2STA_WUFD_MSK                 (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09563"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf445d7680967115f7018fe87ab69dc75"> 9563</a></span>&#160;<span class="preprocessor">#define T2STA_WUFD                     (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09564"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga915b652c498528d15466bb6fad873f7d"> 9564</a></span>&#160;<span class="preprocessor">#define T2STA_WUFD_CLR                 (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Cleared after a write to the corresponding bit in T2CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09565"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga952783fb29ee6208a08f8939a91f3d86"> 9565</a></span>&#160;<span class="preprocessor">#define T2STA_WUFD_SET                 (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Indicates that a comparator interrupt has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09566"></a><span class="lineno"> 9566</span>&#160;</div><div class="line"><a name="l09567"></a><span class="lineno"> 9567</span>&#160;<span class="comment">/* T2STA[WUFC] - T2WUFC interrupt flag */</span></div><div class="line"><a name="l09568"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga797ed98c171f1b9b8df6d6c13e2e2733"> 9568</a></span>&#160;<span class="preprocessor">#define T2STA_WUFC_BBA                 (*(volatile unsigned long *) 0x4204A588)</span></div><div class="line"><a name="l09569"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa13c203012726b5ac92c22d4e9fec228"> 9569</a></span>&#160;<span class="preprocessor">#define T2STA_WUFC_MSK                 (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09570"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga21cffdab8f1987f8d62ef8175ac43509"> 9570</a></span>&#160;<span class="preprocessor">#define T2STA_WUFC                     (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09571"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga549d6bbb0233987f35b9939a68e1c2fc"> 9571</a></span>&#160;<span class="preprocessor">#define T2STA_WUFC_CLR                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Cleared after a write to the corresponding bit in T2CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09572"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5f2be18cc0ff91d6dae52e406cd3ef6"> 9572</a></span>&#160;<span class="preprocessor">#define T2STA_WUFC_SET                 (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Indicates that a comparator interrupt has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09573"></a><span class="lineno"> 9573</span>&#160;</div><div class="line"><a name="l09574"></a><span class="lineno"> 9574</span>&#160;<span class="comment">/* T2STA[WUFB] - T2WUFB interrupt flag */</span></div><div class="line"><a name="l09575"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1b8db94a53d9913b8c598482f0310bc4"> 9575</a></span>&#160;<span class="preprocessor">#define T2STA_WUFB_BBA                 (*(volatile unsigned long *) 0x4204A584)</span></div><div class="line"><a name="l09576"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga07003a7a48eadb7c62b83a7994684e57"> 9576</a></span>&#160;<span class="preprocessor">#define T2STA_WUFB_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09577"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3ca1f87e6110cae50eadebccfa3b2bb7"> 9577</a></span>&#160;<span class="preprocessor">#define T2STA_WUFB                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09578"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4208dbf0f768653f278572b5dced135"> 9578</a></span>&#160;<span class="preprocessor">#define T2STA_WUFB_CLR                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared after a write to the corresponding bit in T2CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09579"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa890d9788331f3fc1f74daff3c6cec8d"> 9579</a></span>&#160;<span class="preprocessor">#define T2STA_WUFB_SET                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Indicates that a comparator interrupt has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09580"></a><span class="lineno"> 9580</span>&#160;</div><div class="line"><a name="l09581"></a><span class="lineno"> 9581</span>&#160;<span class="comment">/* T2STA[WUFA] - T2WUFA interrupt flag */</span></div><div class="line"><a name="l09582"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0ad95efa6c088aa3437b74ea70db78ae"> 9582</a></span>&#160;<span class="preprocessor">#define T2STA_WUFA_BBA                 (*(volatile unsigned long *) 0x4204A580)</span></div><div class="line"><a name="l09583"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4038d01acce520d28cdbae365c3e1fda"> 9583</a></span>&#160;<span class="preprocessor">#define T2STA_WUFA_MSK                 (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09584"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0730996115cacb0de2a483fd0e00e972"> 9584</a></span>&#160;<span class="preprocessor">#define T2STA_WUFA                     (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09585"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabb27f3ecddae30199948e46617e1a918"> 9585</a></span>&#160;<span class="preprocessor">#define T2STA_WUFA_CLR                 (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Cleared after a write to the corresponding bit in T2CLRI. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09586"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab7ffcc4098ef1d9e0a9daa7cf1187134"> 9586</a></span>&#160;<span class="preprocessor">#define T2STA_WUFA_SET                 (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. Indicates that a comparator interrupt has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09587"></a><span class="lineno"> 9587</span>&#160;</div><div class="line"><a name="l09588"></a><span class="lineno"> 9588</span>&#160;<span class="comment">/* Reset Value for T2CLRI*/</span></div><div class="line"><a name="l09589"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae2107e7fe1d330ab5badfb1c3a9228cb"> 9589</a></span>&#160;<span class="preprocessor">#define T2CLRI_RVAL                    0x0</span></div><div class="line"><a name="l09590"></a><span class="lineno"> 9590</span>&#160;</div><div class="line"><a name="l09591"></a><span class="lineno"> 9591</span>&#160;<span class="comment">/* T2CLRI[ROLL] - Clear interrupt on Rollover.  Only occurs in free running mode. */</span></div><div class="line"><a name="l09592"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12f7d992e1eb6e9a2e06b5619485273b"> 9592</a></span>&#160;<span class="preprocessor">#define T2CLRI_ROLL_BBA                (*(volatile unsigned long *) 0x4204A610)</span></div><div class="line"><a name="l09593"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga446d65f560ede7be2332fff4da750f98"> 9593</a></span>&#160;<span class="preprocessor">#define T2CLRI_ROLL_MSK                (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09594"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga31ccb35d958e5ebea508e74ae2a3d83d"> 9594</a></span>&#160;<span class="preprocessor">#define T2CLRI_ROLL                    (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09595"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga641b3ecab0265d2475959eb24ee9bf5b"> 9595</a></span>&#160;<span class="preprocessor">#define T2CLRI_ROLL_CLR                (0x1   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Interrupt clear bit for when counter rolls over. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09596"></a><span class="lineno"> 9596</span>&#160;</div><div class="line"><a name="l09597"></a><span class="lineno"> 9597</span>&#160;<span class="comment">/* T2CLRI[WUFD] - T2WUFD interrupt flag. Cleared automatically after synchronization. */</span></div><div class="line"><a name="l09598"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaef809ccd3f7d47d85dffae55e805538f"> 9598</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFD_BBA                (*(volatile unsigned long *) 0x4204A60C)</span></div><div class="line"><a name="l09599"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7ad7681b7fad0fce3f15edb251fc527"> 9599</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFD_MSK                (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09600"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga087e8c113342dd4f29352b0bef721b5c"> 9600</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFD                    (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09601"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaec7c89eaa5a87ff7c3fdac9b9281d442"> 9601</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFD_CLR                (0x1   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Clear the T2WUFD interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09602"></a><span class="lineno"> 9602</span>&#160;</div><div class="line"><a name="l09603"></a><span class="lineno"> 9603</span>&#160;<span class="comment">/* T2CLRI[WUFC] - T2WUFC interrupt flag. Cleared automatically after synchronization. */</span></div><div class="line"><a name="l09604"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6bd66782e35c4551ee2c8ff2692662de"> 9604</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFC_BBA                (*(volatile unsigned long *) 0x4204A608)</span></div><div class="line"><a name="l09605"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga23f947b571d8ddca90f2f4663d808302"> 9605</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFC_MSK                (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09606"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaddfc32f3f65a50b02d423473c0048955"> 9606</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFC                    (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09607"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a9124632993dbabd564890178cbed21"> 9607</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFC_CLR                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* CLR. Clear the T2WUFC interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09608"></a><span class="lineno"> 9608</span>&#160;</div><div class="line"><a name="l09609"></a><span class="lineno"> 9609</span>&#160;<span class="comment">/* T2CLRI[WUFB] - T2WUFB interrupt flag. Cleared automatically after synchronization. */</span></div><div class="line"><a name="l09610"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga00002a1cdc65bc23623c2fce18c7b318"> 9610</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFB_BBA                (*(volatile unsigned long *) 0x4204A604)</span></div><div class="line"><a name="l09611"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf315615065974288793d054bf352844d"> 9611</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFB_MSK                (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09612"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3144103a776abd909d0141c4e0b3e6d3"> 9612</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFB                    (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09613"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga15d9a901d9a7cba9c5cd435af018bc5b"> 9613</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFB_CLR                (0x1   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Clear the T2WUFB interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09614"></a><span class="lineno"> 9614</span>&#160;</div><div class="line"><a name="l09615"></a><span class="lineno"> 9615</span>&#160;<span class="comment">/* T2CLRI[WUFA] - T2WUFA interrupt flag. Cleared automatically after synchronization. */</span></div><div class="line"><a name="l09616"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga76c315b9be3fa910c2537412938ef670"> 9616</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFA_BBA                (*(volatile unsigned long *) 0x4204A600)</span></div><div class="line"><a name="l09617"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9293522b43fcd2115272e3367296b6ea"> 9617</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFA_MSK                (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09618"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabdfe660ce07d56e3e47d02affebc75a6"> 9618</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFA                    (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09619"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga942d4b23feab355e3861c4b318110f83"> 9619</a></span>&#160;<span class="preprocessor">#define T2CLRI_WUFA_CLR                (0x1   &lt;&lt; 0  ) </span><span class="comment">/* CLR. Clear the T2WUFA interrupt flag. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09620"></a><span class="lineno"> 9620</span>&#160;</div><div class="line"><a name="l09621"></a><span class="lineno"> 9621</span>&#160;<span class="comment">/* Reset Value for T2WUFA0*/</span></div><div class="line"><a name="l09622"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab6e805c79e0d586cc5bed8c8b57b243a"> 9622</a></span>&#160;<span class="preprocessor">#define T2WUFA0_RVAL                   0x1900</span></div><div class="line"><a name="l09623"></a><span class="lineno"> 9623</span>&#160;</div><div class="line"><a name="l09624"></a><span class="lineno"> 9624</span>&#160;<span class="comment">/* T2WUFA0[VALUE] - Lower 16 bits of Compare Register A */</span></div><div class="line"><a name="l09625"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadb4b8ecfde506f9d21dec0994f9d3511"> 9625</a></span>&#160;<span class="preprocessor">#define T2WUFA0_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09626"></a><span class="lineno"> 9626</span>&#160;</div><div class="line"><a name="l09627"></a><span class="lineno"> 9627</span>&#160;<span class="comment">/* Reset Value for T2WUFA1*/</span></div><div class="line"><a name="l09628"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9b7e2eeb67ab565d7b53e5ac881d14ed"> 9628</a></span>&#160;<span class="preprocessor">#define T2WUFA1_RVAL                   0x0</span></div><div class="line"><a name="l09629"></a><span class="lineno"> 9629</span>&#160;</div><div class="line"><a name="l09630"></a><span class="lineno"> 9630</span>&#160;<span class="comment">/* T2WUFA1[VALUE] - Upper 16 bits of Compare Register A */</span></div><div class="line"><a name="l09631"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaac49f986f57851c0728a375abed1c97a"> 9631</a></span>&#160;<span class="preprocessor">#define T2WUFA1_VALUE_MSK              (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09632"></a><span class="lineno"> 9632</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09633"></a><span class="lineno"> 9633</span>&#160;<span class="comment">// -----                                        WDT                                        -----</span></div><div class="line"><a name="l09634"></a><span class="lineno"> 9634</span>&#160;<span class="comment">// ------------------------------------------------------------------------------------------------</span></div><div class="line"><a name="l09635"></a><span class="lineno"> 9635</span>&#160;</div><div class="line"><a name="l09636"></a><span class="lineno"> 9636</span>&#160;</div><div class="line"><a name="l09641"></a><span class="lineno"> 9641</span>&#160;<span class="preprocessor">#if (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09642"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html"> 9642</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{                            </div><div class="line"><a name="l09643"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a09aca22d9c250a0963bde0b5ff54b4ee"> 9643</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a09aca22d9c250a0963bde0b5ff54b4ee">T3LD</a>;                      </div><div class="line"><a name="l09644"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#acc9245bdef023afee6831adca80c53ae"> 9644</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#acc9245bdef023afee6831adca80c53ae">RESERVED0</a>;</div><div class="line"><a name="l09645"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a7997c8b2d03caf37d511ecc568b1e506"> 9645</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a7997c8b2d03caf37d511ecc568b1e506">T3VAL</a>;                     </div><div class="line"><a name="l09646"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a3938fad3ab4f109e45306e6a1a446854"> 9646</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a3938fad3ab4f109e45306e6a1a446854">RESERVED1</a>;</div><div class="line"><a name="l09647"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a18270516593de8fcecd2b1ce2db4041f"> 9647</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a18270516593de8fcecd2b1ce2db4041f">T3CON</a>;                     </div><div class="line"><a name="l09648"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a8f9949d40d4a2ef4b35f24d1fcc2f457"> 9648</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a8f9949d40d4a2ef4b35f24d1fcc2f457">RESERVED2</a>;</div><div class="line"><a name="l09649"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a365979675386328f63e11ea53b0e1fea"> 9649</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#a365979675386328f63e11ea53b0e1fea">T3CLRI</a>;                    </div><div class="line"><a name="l09650"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#a7e64ad4552e03a841e8a3cbe5103945d"> 9650</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  RESERVED3[5];</div><div class="line"><a name="l09651"></a><span class="lineno"><a class="line" href="structADI__WDT__TypeDef.html#ac0fa00da0eb3d21eba532fd425d91e02"> 9651</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>  <a class="code" href="structADI__WDT__TypeDef.html#ac0fa00da0eb3d21eba532fd425d91e02">T3STA</a>;                     </div><div class="line"><a name="l09652"></a><span class="lineno"> 9652</span>&#160;} <a class="code" href="structADI__WDT__TypeDef.html">ADI_WDT_TypeDef</a>;</div><div class="line"><a name="l09653"></a><span class="lineno"> 9653</span>&#160;<span class="preprocessor">#else // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09654"></a><span class="lineno"> 9654</span>&#160;<span class="preprocessor">#define          T3LD                                       (*(volatile unsigned short int *) 0x40002580)</span></div><div class="line"><a name="l09655"></a><span class="lineno"> 9655</span>&#160;<span class="preprocessor">#define          T3VAL                                      (*(volatile unsigned short int *) 0x40002584)</span></div><div class="line"><a name="l09656"></a><span class="lineno"> 9656</span>&#160;<span class="preprocessor">#define          T3CON                                      (*(volatile unsigned short int *) 0x40002588)</span></div><div class="line"><a name="l09657"></a><span class="lineno"> 9657</span>&#160;<span class="preprocessor">#define          T3CLRI                                     (*(volatile unsigned short int *) 0x4000258C)</span></div><div class="line"><a name="l09658"></a><span class="lineno"> 9658</span>&#160;<span class="preprocessor">#define          T3STA                                      (*(volatile unsigned short int *) 0x40002598)</span></div><div class="line"><a name="l09659"></a><span class="lineno"> 9659</span>&#160;<span class="preprocessor">#endif // (__NO_MMR_STRUCTS__==0)</span></div><div class="line"><a name="l09660"></a><span class="lineno"> 9660</span>&#160;</div><div class="line"><a name="l09661"></a><span class="lineno"> 9661</span>&#160;<span class="comment">/* Reset Value for T3LD*/</span></div><div class="line"><a name="l09662"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga3926caf340ecbf7fe86d5baac800e6e7"> 9662</a></span>&#160;<span class="preprocessor">#define T3LD_RVAL                      0x1000</span></div><div class="line"><a name="l09663"></a><span class="lineno"> 9663</span>&#160;</div><div class="line"><a name="l09664"></a><span class="lineno"> 9664</span>&#160;<span class="comment">/* T3LD[VALUE] - Load value. */</span></div><div class="line"><a name="l09665"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaaf3204c470984475f7c209f7f1d4e4f5"> 9665</a></span>&#160;<span class="preprocessor">#define T3LD_VALUE_MSK                 (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09666"></a><span class="lineno"> 9666</span>&#160;</div><div class="line"><a name="l09667"></a><span class="lineno"> 9667</span>&#160;<span class="comment">/* Reset Value for T3VAL*/</span></div><div class="line"><a name="l09668"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2a8d3bc5d13898b1db1534cbb5df273f"> 9668</a></span>&#160;<span class="preprocessor">#define T3VAL_RVAL                     0x1000</span></div><div class="line"><a name="l09669"></a><span class="lineno"> 9669</span>&#160;</div><div class="line"><a name="l09670"></a><span class="lineno"> 9670</span>&#160;<span class="comment">/* T3VAL[VALUE] - Current counter value. */</span></div><div class="line"><a name="l09671"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga44de69f80c3787f06b39dcc7ce161ae6"> 9671</a></span>&#160;<span class="preprocessor">#define T3VAL_VALUE_MSK                (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09672"></a><span class="lineno"> 9672</span>&#160;</div><div class="line"><a name="l09673"></a><span class="lineno"> 9673</span>&#160;<span class="comment">/* Reset Value for T3CON*/</span></div><div class="line"><a name="l09674"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga86db7188b9695d219ec4a42a12950142"> 9674</a></span>&#160;<span class="preprocessor">#define T3CON_RVAL                     0xE9</span></div><div class="line"><a name="l09675"></a><span class="lineno"> 9675</span>&#160;</div><div class="line"><a name="l09676"></a><span class="lineno"> 9676</span>&#160;<span class="comment">/* T3CON[MOD] - Timer Mode */</span></div><div class="line"><a name="l09677"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7fbff68153ac84f703ad9996a758138e"> 9677</a></span>&#160;<span class="preprocessor">#define T3CON_MOD_BBA                  (*(volatile unsigned long *) 0x4204B118)</span></div><div class="line"><a name="l09678"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad98747fc1523c71ce66499c22e4793d7"> 9678</a></span>&#160;<span class="preprocessor">#define T3CON_MOD_MSK                  (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09679"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga06ef087cadb8980c778f78a9a3090a27"> 9679</a></span>&#160;<span class="preprocessor">#define T3CON_MOD                      (0x1   &lt;&lt; 6  )</span></div><div class="line"><a name="l09680"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacae1cf1894b186c4bc3df58a957fe257"> 9680</a></span>&#160;<span class="preprocessor">#define T3CON_MOD_Reserved             (0x0   &lt;&lt; 6  ) </span><span class="comment">/* Reserved                 */</span><span class="preprocessor"></span></div><div class="line"><a name="l09681"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaefcceb58ab52eb66035f51ea6a37a592"> 9681</a></span>&#160;<span class="preprocessor">#define T3CON_MOD_PERIODIC             (0x1   &lt;&lt; 6  ) </span><span class="comment">/* PERIODIC: Operate in periodic mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09682"></a><span class="lineno"> 9682</span>&#160;</div><div class="line"><a name="l09683"></a><span class="lineno"> 9683</span>&#160;<span class="comment">/* T3CON[ENABLE] - Timer enable bit. */</span></div><div class="line"><a name="l09684"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf4f7f6514a62e4298c023ecc62e5ba72"> 9684</a></span>&#160;<span class="preprocessor">#define T3CON_ENABLE_BBA               (*(volatile unsigned long *) 0x4204B114)</span></div><div class="line"><a name="l09685"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab38a367f17d5dffedd90064d72852c00"> 9685</a></span>&#160;<span class="preprocessor">#define T3CON_ENABLE_MSK               (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09686"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae1cca842b52277fcdb52b46c20063c90"> 9686</a></span>&#160;<span class="preprocessor">#define T3CON_ENABLE                   (0x1   &lt;&lt; 5  )</span></div><div class="line"><a name="l09687"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad7747a88a50d502f15765e1acda2743e"> 9687</a></span>&#160;<span class="preprocessor">#define T3CON_ENABLE_DIS               (0x0   &lt;&lt; 5  ) </span><span class="comment">/* DIS. Disable the timer. Clearing this bit resets the timer, including the T0VAL register. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09688"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga498ae76654068a45f110252cbd3d9ec8"> 9688</a></span>&#160;<span class="preprocessor">#define T3CON_ENABLE_EN                (0x1   &lt;&lt; 5  ) </span><span class="comment">/* EN. Enable the timer.  The timer starts counting from its initial value. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09689"></a><span class="lineno"> 9689</span>&#160;</div><div class="line"><a name="l09690"></a><span class="lineno"> 9690</span>&#160;<span class="comment">/* T3CON[PRE] - Prescaler. */</span></div><div class="line"><a name="l09691"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc2c7fecbefdd214251114f0505368e6"> 9691</a></span>&#160;<span class="preprocessor">#define T3CON_PRE_MSK                  (0x3   &lt;&lt; 2  )</span></div><div class="line"><a name="l09692"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga236dfa5b2a9f5d65e57ad482fc36c777"> 9692</a></span>&#160;<span class="preprocessor">#define T3CON_PRE_DIV1                 (0x0   &lt;&lt; 2  ) </span><span class="comment">/* DIV1. Source clock/1.    */</span><span class="preprocessor"></span></div><div class="line"><a name="l09693"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf43daebd2d45aebd6285a163927cff38"> 9693</a></span>&#160;<span class="preprocessor">#define T3CON_PRE_DIV16                (0x1   &lt;&lt; 2  ) </span><span class="comment">/* DIV16. Source clock/16.  */</span><span class="preprocessor"></span></div><div class="line"><a name="l09694"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1daac0501e318a7d698c8c67e59d79c1"> 9694</a></span>&#160;<span class="preprocessor">#define T3CON_PRE_DIV256               (0x2   &lt;&lt; 2  ) </span><span class="comment">/* DIV256. Source clock/256. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09695"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadfc447edd3f91d91c0fdf28f71ccd9a8"> 9695</a></span>&#160;<span class="preprocessor">#define T3CON_PRE_DIV4096              (0x3   &lt;&lt; 2  ) </span><span class="comment">/* DIV4096. Source clock/4096. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09696"></a><span class="lineno"> 9696</span>&#160;</div><div class="line"><a name="l09697"></a><span class="lineno"> 9697</span>&#160;<span class="comment">/* T3CON[IRQ] - Timer interrupt. */</span></div><div class="line"><a name="l09698"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0dfd8a8fef86b3f996d1ad1b7fc50216"> 9698</a></span>&#160;<span class="preprocessor">#define T3CON_IRQ_BBA                  (*(volatile unsigned long *) 0x4204B104)</span></div><div class="line"><a name="l09699"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga917a868d77f14d83424bfde14025fb38"> 9699</a></span>&#160;<span class="preprocessor">#define T3CON_IRQ_MSK                  (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09700"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabed0bfee92963e80edb2d449e2b7f44a"> 9700</a></span>&#160;<span class="preprocessor">#define T3CON_IRQ                      (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09701"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa18fa5bb12c9bc51c1a03e9250075396"> 9701</a></span>&#160;<span class="preprocessor">#define T3CON_IRQ_DIS                  (0x0   &lt;&lt; 1  ) </span><span class="comment">/* DIS. Generate a reset on a timeout. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09702"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac7dbddf4435aa9218dc04bceb5b0ee01"> 9702</a></span>&#160;<span class="preprocessor">#define T3CON_IRQ_EN                   (0x1   &lt;&lt; 1  ) </span><span class="comment">/* EN. Generate an interrupt when the timer times out. This feature is available in active mode only and can be used to debug the watchdog timeout events. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09703"></a><span class="lineno"> 9703</span>&#160;</div><div class="line"><a name="l09704"></a><span class="lineno"> 9704</span>&#160;<span class="comment">/* T3CON[PD] - Stop count in hibernate mode. */</span></div><div class="line"><a name="l09705"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6f41c5180ced3b8dfeff836ec8d8e276"> 9705</a></span>&#160;<span class="preprocessor">#define T3CON_PD_BBA                   (*(volatile unsigned long *) 0x4204B100)</span></div><div class="line"><a name="l09706"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa73bcc40e871f9ac0c422116d1f6acb9"> 9706</a></span>&#160;<span class="preprocessor">#define T3CON_PD_MSK                   (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09707"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga24a149407028c829b3343a5d4542daa5"> 9707</a></span>&#160;<span class="preprocessor">#define T3CON_PD                       (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09708"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63a6804520f075aee6785f0555283ae6"> 9708</a></span>&#160;<span class="preprocessor">#define T3CON_PD_DIS                   (0x0   &lt;&lt; 0  ) </span><span class="comment">/* DIS. The timer continues to count when in hibernate mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09709"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga81d4749ccd88a8dc82b5dcff44b89228"> 9709</a></span>&#160;<span class="preprocessor">#define T3CON_PD_EN                    (0x1   &lt;&lt; 0  ) </span><span class="comment">/* EN. The timer stops counting when in hibernate mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09710"></a><span class="lineno"> 9710</span>&#160;</div><div class="line"><a name="l09711"></a><span class="lineno"> 9711</span>&#160;<span class="comment">/* Reset Value for T3CLRI*/</span></div><div class="line"><a name="l09712"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga552f7d965e7508ba2a7e8ce79848bdd6"> 9712</a></span>&#160;<span class="preprocessor">#define T3CLRI_RVAL                    0x0</span></div><div class="line"><a name="l09713"></a><span class="lineno"> 9713</span>&#160;</div><div class="line"><a name="l09714"></a><span class="lineno"> 9714</span>&#160;<span class="comment">/* T3CLRI[VALUE] - Clear watchdog. */</span></div><div class="line"><a name="l09715"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadbea40a90da1f7751f24b8d07d392d25"> 9715</a></span>&#160;<span class="preprocessor">#define T3CLRI_VALUE_MSK               (0xFFFF &lt;&lt; 0  )</span></div><div class="line"><a name="l09716"></a><span class="lineno"> 9716</span>&#160;</div><div class="line"><a name="l09717"></a><span class="lineno"> 9717</span>&#160;<span class="comment">/* Reset Value for T3STA*/</span></div><div class="line"><a name="l09718"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58d686db67055e4418b1e36c57997b1a"> 9718</a></span>&#160;<span class="preprocessor">#define T3STA_RVAL                     0x20</span></div><div class="line"><a name="l09719"></a><span class="lineno"> 9719</span>&#160;</div><div class="line"><a name="l09720"></a><span class="lineno"> 9720</span>&#160;<span class="comment">/* T3STA[LOCK] - Lock status bit. */</span></div><div class="line"><a name="l09721"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2f6105a6e15c346d46b1eb1175166bbb"> 9721</a></span>&#160;<span class="preprocessor">#define T3STA_LOCK_BBA                 (*(volatile unsigned long *) 0x4204B310)</span></div><div class="line"><a name="l09722"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaeb8fccc1ed2030ca30c73d1aa3df1ae8"> 9722</a></span>&#160;<span class="preprocessor">#define T3STA_LOCK_MSK                 (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09723"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1c08683a3a73eb1b150a1ae85afdbb9c"> 9723</a></span>&#160;<span class="preprocessor">#define T3STA_LOCK                     (0x1   &lt;&lt; 4  )</span></div><div class="line"><a name="l09724"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga72d4b88004bb182b88ed0b1d8d56a3d3"> 9724</a></span>&#160;<span class="preprocessor">#define T3STA_LOCK_CLR                 (0x0   &lt;&lt; 4  ) </span><span class="comment">/* CLR. Cleared after any reset and until user code sets T3CON[5]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09725"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga63842b0eef299f9466963790758c3fa3"> 9725</a></span>&#160;<span class="preprocessor">#define T3STA_LOCK_SET                 (0x1   &lt;&lt; 4  ) </span><span class="comment">/* SET. Set automatically in hardware when user code sets T3CON[5]. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09726"></a><span class="lineno"> 9726</span>&#160;</div><div class="line"><a name="l09727"></a><span class="lineno"> 9727</span>&#160;<span class="comment">/* T3STA[CON] - T3CON write sync in progress. */</span></div><div class="line"><a name="l09728"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6e3a49c52eb6f79a7e0184c16df5c604"> 9728</a></span>&#160;<span class="preprocessor">#define T3STA_CON_BBA                  (*(volatile unsigned long *) 0x4204B30C)</span></div><div class="line"><a name="l09729"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga62b9779d90848551f0c3f37ac5ddd261"> 9729</a></span>&#160;<span class="preprocessor">#define T3STA_CON_MSK                  (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09730"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac8505806c1df8e1ae1d2c929b0b3c6f6"> 9730</a></span>&#160;<span class="preprocessor">#define T3STA_CON                      (0x1   &lt;&lt; 3  )</span></div><div class="line"><a name="l09731"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga695a21a332b0ec235cf2c1af20ebb08f"> 9731</a></span>&#160;<span class="preprocessor">#define T3STA_CON_CLR                  (0x0   &lt;&lt; 3  ) </span><span class="comment">/* CLR. Timer ready to receive commands to T3CON. The previous change of T3CON has been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09732"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2e2638fad39353766cc12ab142a47635"> 9732</a></span>&#160;<span class="preprocessor">#define T3STA_CON_SET                  (0x1   &lt;&lt; 3  ) </span><span class="comment">/* SET. Timer not ready to receive commands to T3CON. Previous change of the T3CON value has not been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09733"></a><span class="lineno"> 9733</span>&#160;</div><div class="line"><a name="l09734"></a><span class="lineno"> 9734</span>&#160;<span class="comment">/* T3STA[LD] - T3LD write sync in progress. */</span></div><div class="line"><a name="l09735"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33e1097d66e822896ade1c824b21d4d6"> 9735</a></span>&#160;<span class="preprocessor">#define T3STA_LD_BBA                   (*(volatile unsigned long *) 0x4204B308)</span></div><div class="line"><a name="l09736"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa9b85a06b5b6410eebe3482d92eaac7c"> 9736</a></span>&#160;<span class="preprocessor">#define T3STA_LD_MSK                   (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09737"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga91f2b9cc35556ae10c6825151a33d7cb"> 9737</a></span>&#160;<span class="preprocessor">#define T3STA_LD                       (0x1   &lt;&lt; 2  )</span></div><div class="line"><a name="l09738"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5c8fd077fa7ead68aee40e413043f31b"> 9738</a></span>&#160;<span class="preprocessor">#define T3STA_LD_CLR                   (0x0   &lt;&lt; 2  ) </span><span class="comment">/* CLR. The previous change of T3LD has been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09739"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaad296a2c83ad7f34e62f7bdd240a1a90"> 9739</a></span>&#160;<span class="preprocessor">#define T3STA_LD_SET                   (0x1   &lt;&lt; 2  ) </span><span class="comment">/* SET. Previous change of the T3LD value has not been synchronized in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09740"></a><span class="lineno"> 9740</span>&#160;</div><div class="line"><a name="l09741"></a><span class="lineno"> 9741</span>&#160;<span class="comment">/* T3STA[CLRI] - T3CLRI write sync in progress. */</span></div><div class="line"><a name="l09742"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7764541387ede60bf75b601b9b32703d"> 9742</a></span>&#160;<span class="preprocessor">#define T3STA_CLRI_BBA                 (*(volatile unsigned long *) 0x4204B304)</span></div><div class="line"><a name="l09743"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab401f828e688eed61244a3862a90a9a7"> 9743</a></span>&#160;<span class="preprocessor">#define T3STA_CLRI_MSK                 (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09744"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2465758867ba1c7025430eea08e7dbcb"> 9744</a></span>&#160;<span class="preprocessor">#define T3STA_CLRI                     (0x1   &lt;&lt; 1  )</span></div><div class="line"><a name="l09745"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2bbf2dc5dd01c50b518235cb8ce8526a"> 9745</a></span>&#160;<span class="preprocessor">#define T3STA_CLRI_CLR                 (0x0   &lt;&lt; 1  ) </span><span class="comment">/* CLR. Cleared when the interrupt is cleared in the timer clock domain. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09746"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga33ef01db1275a4cff374821487fd54fe"> 9746</a></span>&#160;<span class="preprocessor">#define T3STA_CLRI_SET                 (0x1   &lt;&lt; 1  ) </span><span class="comment">/* SET. Set automatically when the T3CLRI value is being updated in the timer clock domain, indicating that the timers configuration is not yet valid. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09747"></a><span class="lineno"> 9747</span>&#160;</div><div class="line"><a name="l09748"></a><span class="lineno"> 9748</span>&#160;<span class="comment">/* T3STA[IRQ] - Interrupt pending. */</span></div><div class="line"><a name="l09749"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga12d51b038b053839c861d1b0670390b1"> 9749</a></span>&#160;<span class="preprocessor">#define T3STA_IRQ_BBA                  (*(volatile unsigned long *) 0x4204B300)</span></div><div class="line"><a name="l09750"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacaa0cc7878be49c70dd71986c7e1730d"> 9750</a></span>&#160;<span class="preprocessor">#define T3STA_IRQ_MSK                  (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09751"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac93347ccd54cbc19a8921238d53f4797"> 9751</a></span>&#160;<span class="preprocessor">#define T3STA_IRQ                      (0x1   &lt;&lt; 0  )</span></div><div class="line"><a name="l09752"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5adde96e6814884aff0520f7274ed7c2"> 9752</a></span>&#160;<span class="preprocessor">#define T3STA_IRQ_CLR                  (0x0   &lt;&lt; 0  ) </span><span class="comment">/* CLR. No timeout event has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09753"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac615e748c8233d39d56de3cde26dfdfa"> 9753</a></span>&#160;<span class="preprocessor">#define T3STA_IRQ_SET                  (0x1   &lt;&lt; 0  ) </span><span class="comment">/* SET. A timeout event has occurred. */</span><span class="preprocessor"></span></div><div class="line"><a name="l09754"></a><span class="lineno"> 9754</span>&#160;</div><div class="line"><a name="l09755"></a><span class="lineno"> 9755</span>&#160;</div><div class="line"><a name="l09756"></a><span class="lineno"> 9756</span>&#160;<span class="comment">/* --------------------  End of section using anonymous unions  ------------------- */</span></div><div class="line"><a name="l09757"></a><span class="lineno"> 9757</span>&#160;<span class="preprocessor">#if defined(__CC_ARM)</span></div><div class="line"><a name="l09758"></a><span class="lineno"> 9758</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l09759"></a><span class="lineno"> 9759</span>&#160;<span class="preprocessor">#elif defined(__ICCARM__)</span></div><div class="line"><a name="l09760"></a><span class="lineno"> 9760</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l09761"></a><span class="lineno"> 9761</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l09762"></a><span class="lineno"> 9762</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l09763"></a><span class="lineno"> 9763</span>&#160;<span class="preprocessor">#elif defined(__TMS470__)</span></div><div class="line"><a name="l09764"></a><span class="lineno"> 9764</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l09765"></a><span class="lineno"> 9765</span>&#160;<span class="preprocessor">#elif defined(__TASKING__)</span></div><div class="line"><a name="l09766"></a><span class="lineno"> 9766</span>&#160;<span class="preprocessor">  #pragma warning restore</span></div><div class="line"><a name="l09767"></a><span class="lineno"> 9767</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l09768"></a><span class="lineno"> 9768</span>&#160;<span class="preprocessor">  #warning Not supported compiler type</span></div><div class="line"><a name="l09769"></a><span class="lineno"> 9769</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l09770"></a><span class="lineno"> 9770</span>&#160;<span class="comment">/********************************************</span></div><div class="line"><a name="l09771"></a><span class="lineno"> 9771</span>&#160;<span class="comment">** Miscellaneous Definitions               **</span></div><div class="line"><a name="l09772"></a><span class="lineno"> 9772</span>&#160;<span class="comment">*********************************************/</span></div><div class="line"><a name="l09773"></a><span class="lineno"> 9773</span>&#160;</div><div class="line"><a name="l09774"></a><span class="lineno"> 9774</span>&#160;<span class="comment">//iEiNr in EiCfg()</span></div><div class="line"><a name="l09775"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacee78f44ce61f375b3df3ae79c805578"> 9775</a></span>&#160;<span class="preprocessor">#define EXTINT0   0x0</span></div><div class="line"><a name="l09776"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8f9885eca67cfe505bc494160d99a827"> 9776</a></span>&#160;<span class="preprocessor">#define EXTINT1   0x1</span></div><div class="line"><a name="l09777"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf5cbdd215d9afd505223de3c96e803ab"> 9777</a></span>&#160;<span class="preprocessor">#define EXTINT2   0x2</span></div><div class="line"><a name="l09778"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5d354f02333a7edccf444898d32f27b4"> 9778</a></span>&#160;<span class="preprocessor">#define EXTINT3   0x3</span></div><div class="line"><a name="l09779"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga02b772b25e86f4e68061e8c72f8789ed"> 9779</a></span>&#160;<span class="preprocessor">#define EXTINT4   0x4</span></div><div class="line"><a name="l09780"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac6285573d4e4f3338c3fbe45d536bb43"> 9780</a></span>&#160;<span class="preprocessor">#define EXTINT5   0x5</span></div><div class="line"><a name="l09781"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga89c7ec4277d5d4ebbdf47fcb20aa4a04"> 9781</a></span>&#160;<span class="preprocessor">#define EXTINT6   0x6</span></div><div class="line"><a name="l09782"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa303698e111fef6f895c28b5a77b96dd"> 9782</a></span>&#160;<span class="preprocessor">#define EXTINT7   0x7</span></div><div class="line"><a name="l09783"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab814c7aec320dc22e548ce27eaa9f0f9"> 9783</a></span>&#160;<span class="preprocessor">#define EXTINT8   0x8</span></div><div class="line"><a name="l09784"></a><span class="lineno"> 9784</span>&#160;</div><div class="line"><a name="l09785"></a><span class="lineno"> 9785</span>&#160;<span class="comment">//iEnable in EiCfg()</span></div><div class="line"><a name="l09786"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga397142c688abab6ac8a47d8e7312810b"> 9786</a></span>&#160;<span class="preprocessor">#define INT_DIS   0x0</span></div><div class="line"><a name="l09787"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8dc8a6ba32861f0a3cbd89fa1ec0d216"> 9787</a></span>&#160;<span class="preprocessor">#define INT_EN    0x1</span></div><div class="line"><a name="l09788"></a><span class="lineno"> 9788</span>&#160;</div><div class="line"><a name="l09789"></a><span class="lineno"> 9789</span>&#160;<span class="comment">//iMode in EiCfg()</span></div><div class="line"><a name="l09790"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2c6abb3c465eaa0fcb488c4c6d732ab9"> 9790</a></span>&#160;<span class="preprocessor">#define INT_RISE  0x0</span></div><div class="line"><a name="l09791"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gabfb440a661747378aaa15b3d3cc657aa"> 9791</a></span>&#160;<span class="preprocessor">#define INT_FALL  0x1</span></div><div class="line"><a name="l09792"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga2771b2efadcce0a235906cc94e8ad3e5"> 9792</a></span>&#160;<span class="preprocessor">#define INT_EDGES 0x2</span></div><div class="line"><a name="l09793"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga490f69d4d3a30499c965fdc0bb60c052"> 9793</a></span>&#160;<span class="preprocessor">#define INT_HIGH  0x3</span></div><div class="line"><a name="l09794"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6a058d364698cc9901470f22c4aa39d0"> 9794</a></span>&#160;<span class="preprocessor">#define INT_LOW   0x4</span></div><div class="line"><a name="l09795"></a><span class="lineno"> 9795</span>&#160;</div><div class="line"><a name="l09796"></a><span class="lineno"> 9796</span>&#160;<span class="comment">//Bit values.</span></div><div class="line"><a name="l09797"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad4d43f8748b542bce39e18790f845ecc"> 9797</a></span>&#160;<span class="preprocessor">#define BIT0      1</span></div><div class="line"><a name="l09798"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga601923eba46784638244c1ebf2622a2a"> 9798</a></span>&#160;<span class="preprocessor">#define BIT1      2</span></div><div class="line"><a name="l09799"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9c9560bccccb00174801c728f1ed1399"> 9799</a></span>&#160;<span class="preprocessor">#define BIT2      4</span></div><div class="line"><a name="l09800"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8e44574a8a8becc885b05f3bc367ef6a"> 9800</a></span>&#160;<span class="preprocessor">#define BIT3      8</span></div><div class="line"><a name="l09801"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa731e0b6cf75f4e637ee88959315f5e4"> 9801</a></span>&#160;<span class="preprocessor">#define BIT4      0x10</span></div><div class="line"><a name="l09802"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae692bc3df48028ceb1ddc2534a993bb8"> 9802</a></span>&#160;<span class="preprocessor">#define BIT5      0x20</span></div><div class="line"><a name="l09803"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gacc2d074401e2b6322ee8f03476c24677"> 9803</a></span>&#160;<span class="preprocessor">#define BIT6      0x40</span></div><div class="line"><a name="l09804"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa6b8f3261ae9e2e1043380c192f7b5f0"> 9804</a></span>&#160;<span class="preprocessor">#define BIT7      0x80</span></div><div class="line"><a name="l09805"></a><span class="lineno"> 9805</span>&#160;</div><div class="line"><a name="l09806"></a><span class="lineno"> 9806</span>&#160;</div><div class="line"><a name="l09807"></a><span class="lineno"> 9807</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l09808"></a><span class="lineno"> 9808</span>&#160;<span class="comment">/* ================              Peripheral memory map             ================ */</span></div><div class="line"><a name="l09809"></a><span class="lineno"> 9809</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l09810"></a><span class="lineno"> 9810</span>&#160;</div><div class="line"><a name="l09811"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9adbdf60ed1391f8698b25516a19b953"> 9811</a></span>&#160;<span class="preprocessor">#define ADI_ADC0_ADDR                            0x40050000UL</span></div><div class="line"><a name="l09812"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga74d401ac7f34cb905a9fbb3fc6996bec"> 9812</a></span>&#160;<span class="preprocessor">#define ADI_CLKCTL_ADDR                          0x40002000UL</span></div><div class="line"><a name="l09813"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0fc1fac101afca37c62dde94bf7ebfd1"> 9813</a></span>&#160;<span class="preprocessor">#define ADI_DMA_ADDR                             0x40010000UL</span></div><div class="line"><a name="l09814"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaee841fee662610c1b843fa969173dfdf"> 9814</a></span>&#160;<span class="preprocessor">#define ADI_FEE_ADDR                             0x40002800UL</span></div><div class="line"><a name="l09815"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaa7055a9dcd55f7dafae2f090635081a2"> 9815</a></span>&#160;<span class="preprocessor">#define ADI_GP0_ADDR                             0x40006000UL</span></div><div class="line"><a name="l09816"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga36b6bc63e443c7d0492a670df45ad34d"> 9816</a></span>&#160;<span class="preprocessor">#define ADI_GP1_ADDR                             0x40006030UL</span></div><div class="line"><a name="l09817"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53bde2bc663b5eb496ddb7dd7cd3a328"> 9817</a></span>&#160;<span class="preprocessor">#define ADI_GP2_ADDR                             0x40006060UL</span></div><div class="line"><a name="l09818"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga606367b68ce5a65b1121d586f25caa3f"> 9818</a></span>&#160;<span class="preprocessor">#define ADI_GP3_ADDR                             0x40006090UL</span></div><div class="line"><a name="l09819"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadf20f42a282c7b197cd0666536042603"> 9819</a></span>&#160;<span class="preprocessor">#define ADI_GP4_ADDR                             0x400060C0UL</span></div><div class="line"><a name="l09820"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9a132cba793241bedef77eaf43d35f53"> 9820</a></span>&#160;<span class="preprocessor">#define ADI_GPIOCMN_ADDR                         0x400060F0UL</span></div><div class="line"><a name="l09821"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1f75169c997ccbf4b00fa5a9065eac4f"> 9821</a></span>&#160;<span class="preprocessor">#define ADI_MISC_ADDR                            0x40008820UL</span></div><div class="line"><a name="l09822"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga58b8061843576664d9ceca4ad5e26d49"> 9822</a></span>&#160;<span class="preprocessor">#define ADI_I2C_ADDR                             0x40003000UL</span></div><div class="line"><a name="l09823"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae5744282bf5f8d735557d4593e635ee5"> 9823</a></span>&#160;<span class="preprocessor">#define ADI_INTERRUPT_ADDR                       0x40002420UL</span></div><div class="line"><a name="l09824"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5840a135f1646832fd12d0292724fa00"> 9824</a></span>&#160;<span class="preprocessor">#define ADI_IDENT_ADDR                           0x40002020UL</span></div><div class="line"><a name="l09825"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga53745980db19917d60485585e7617db2"> 9825</a></span>&#160;<span class="preprocessor">#define ADI_NVIC_ADDR                            0xE000E000UL</span></div><div class="line"><a name="l09826"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadcf06368dd14c6fcae423b2c9caf66ef"> 9826</a></span>&#160;<span class="preprocessor">#define ADI_PWRCTL_ADDR                          0x40002400UL</span></div><div class="line"><a name="l09827"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac523c0bc0acff75d656beecbe0a7f215"> 9827</a></span>&#160;<span class="preprocessor">#define ADI_PWM_ADDR                             0x40001000UL</span></div><div class="line"><a name="l09828"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab4cd9e75e57444059563c94f2f1bdbc1"> 9828</a></span>&#160;<span class="preprocessor">#define ADI_RESET_ADDR                           0x40002440UL</span></div><div class="line"><a name="l09829"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaed4ac662fe9265cf2d837c079c27e3ac"> 9829</a></span>&#160;<span class="preprocessor">#define ADI_SPI0_ADDR                            0x40004000UL</span></div><div class="line"><a name="l09830"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga1e643334b65162c68af9b132a669ae9b"> 9830</a></span>&#160;<span class="preprocessor">#define ADI_SPI1_ADDR                            0x40004400UL</span></div><div class="line"><a name="l09831"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaacb51ce977c925fa8bfd7d6163f70fb0"> 9831</a></span>&#160;<span class="preprocessor">#define ADI_TM0_ADDR                             0x40000000UL</span></div><div class="line"><a name="l09832"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5ebe552cd1b778f90097c8f812153abf"> 9832</a></span>&#160;<span class="preprocessor">#define ADI_TM1_ADDR                             0x40000400UL</span></div><div class="line"><a name="l09833"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gafa21e5ff0f33372265948c69db6b7752"> 9833</a></span>&#160;<span class="preprocessor">#define ADI_UART_ADDR                            0x40005000UL</span></div><div class="line"><a name="l09834"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga235e43d03ab8ae93e2346bd5fb55a565"> 9834</a></span>&#160;<span class="preprocessor">#define ADI_WUT_ADDR                             0x40002500UL</span></div><div class="line"><a name="l09835"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0598e31f5eafd4f1e21729c943b21821"> 9835</a></span>&#160;<span class="preprocessor">#define ADI_WDT_ADDR                             0x40002580UL</span></div><div class="line"><a name="l09836"></a><span class="lineno"> 9836</span>&#160;</div><div class="line"><a name="l09837"></a><span class="lineno"> 9837</span>&#160;</div><div class="line"><a name="l09838"></a><span class="lineno"> 9838</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l09839"></a><span class="lineno"> 9839</span>&#160;<span class="comment">/* ================             Peripheral declaration             ================ */</span></div><div class="line"><a name="l09840"></a><span class="lineno"> 9840</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l09841"></a><span class="lineno"> 9841</span>&#160;</div><div class="line"><a name="l09842"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga374a2c5bd9f515b09b68ac303ba49a84"> 9842</a></span>&#160;<span class="preprocessor">#define pADI_ADC0                     ((ADI_ADC_TypeDef                *)ADI_ADC0_ADDR)</span></div><div class="line"><a name="l09843"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac83ad3bb40b79216acae98ad12cfdbcc"> 9843</a></span>&#160;<span class="preprocessor">#define pADI_CLKCTL                   ((ADI_CLKCTL_TypeDef             *)ADI_CLKCTL_ADDR)</span></div><div class="line"><a name="l09844"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaae30060b111354f485102deca7aa0962"> 9844</a></span>&#160;<span class="preprocessor">#define pADI_DMA                      ((ADI_DMA_TypeDef                *)ADI_DMA_ADDR)</span></div><div class="line"><a name="l09845"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga8a0add4e1c73c1549d7044b2f233d785"> 9845</a></span>&#160;<span class="preprocessor">#define pADI_FEE                      ((ADI_FEE_TypeDef                *)ADI_FEE_ADDR)</span></div><div class="line"><a name="l09846"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gadeb68b63fbf6c492328c43cab169279c"> 9846</a></span>&#160;<span class="preprocessor">#define pADI_GP0                      ((ADI_GPIO_TypeDef               *)ADI_GP0_ADDR)</span></div><div class="line"><a name="l09847"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7001e16b846283e77276878001c73226"> 9847</a></span>&#160;<span class="preprocessor">#define pADI_GP1                      ((ADI_GPIO_TypeDef               *)ADI_GP1_ADDR)</span></div><div class="line"><a name="l09848"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga124d8c922b0eaadc4041691995bc79d5"> 9848</a></span>&#160;<span class="preprocessor">#define pADI_GP2                      ((ADI_GPIO_TypeDef               *)ADI_GP2_ADDR)</span></div><div class="line"><a name="l09849"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7585015c534bf4854f3a4a7e56bd3fce"> 9849</a></span>&#160;<span class="preprocessor">#define pADI_GP3                      ((ADI_GPIO_TypeDef               *)ADI_GP3_ADDR)</span></div><div class="line"><a name="l09850"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga6525188e1a7c3bf54aabab6af22e0fd7"> 9850</a></span>&#160;<span class="preprocessor">#define pADI_GP4                      ((ADI_GPIO_TypeDef               *)ADI_GP4_ADDR)</span></div><div class="line"><a name="l09851"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga0cb00b6420c6a51db4cec1fbb3b02847"> 9851</a></span>&#160;<span class="preprocessor">#define pADI_GPIOCMN                  ((ADI_GPIOCMN_TypeDef            *)ADI_GPIOCMN_ADDR)</span></div><div class="line"><a name="l09852"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf23d5a5bacec729d88f6d25b7f39c16a"> 9852</a></span>&#160;<span class="preprocessor">#define pADI_MISC                     ((ADI_MISC_TypeDef               *)ADI_MISC_ADDR)</span></div><div class="line"><a name="l09853"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga49b5aa92de1bdc5d445fa9b6c34de7bc"> 9853</a></span>&#160;<span class="preprocessor">#define pADI_I2C                      ((ADI_I2C_TypeDef                *)ADI_I2C_ADDR)</span></div><div class="line"><a name="l09854"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gac5341e92ccd431e1a94fbf8a03ed66c3"> 9854</a></span>&#160;<span class="preprocessor">#define pADI_INTERRUPT                ((ADI_INTERRUPT_TypeDef          *)ADI_INTERRUPT_ADDR)</span></div><div class="line"><a name="l09855"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga69eec6774afc2b76ad8fd96604143af8"> 9855</a></span>&#160;<span class="preprocessor">#define pADI_PWRCTL                   ((ADI_PWRCTL_TypeDef             *)ADI_PWRCTL_ADDR)</span></div><div class="line"><a name="l09856"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gab5f71cd50691cced34d6afad7c298ab8"> 9856</a></span>&#160;<span class="preprocessor">#define pADI_PWM                      ((ADI_PWM_TypeDef                *)ADI_PWM_ADDR)</span></div><div class="line"><a name="l09857"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaadaa09d91cf426ecc7efe5eecb39d7e6"> 9857</a></span>&#160;<span class="preprocessor">#define pADI_RESET                    ((ADI_RESET_TypeDef              *)ADI_RESET_ADDR)</span></div><div class="line"><a name="l09858"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gae0ac0518121d65b60c3cac0fa137a9d0"> 9858</a></span>&#160;<span class="preprocessor">#define pADI_SPI0                     ((ADI_SPI_TypeDef                *)ADI_SPI0_ADDR)</span></div><div class="line"><a name="l09859"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga5a1857d37881c8510839016eadc6af28"> 9859</a></span>&#160;<span class="preprocessor">#define pADI_SPI1                     ((ADI_SPI_TypeDef                *)ADI_SPI1_ADDR)</span></div><div class="line"><a name="l09860"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga9ff8df6cb08aa06673b974ae8fcf17c8"> 9860</a></span>&#160;<span class="preprocessor">#define pADI_TM0                      ((ADI_TIMER_TypeDef              *)ADI_TM0_ADDR)</span></div><div class="line"><a name="l09861"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga4968c59d3f4ef2d6d9f9467d99d8107e"> 9861</a></span>&#160;<span class="preprocessor">#define pADI_TM1                      ((ADI_TIMER_TypeDef              *)ADI_TM1_ADDR)</span></div><div class="line"><a name="l09862"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gad9aeb013eda38da60da967a5fcf38b6f"> 9862</a></span>&#160;<span class="preprocessor">#define pADI_UART                     ((ADI_UART_TypeDef               *)ADI_UART_ADDR)</span></div><div class="line"><a name="l09863"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#ga7720104889194cbc4c8c3bbe31a5f027"> 9863</a></span>&#160;<span class="preprocessor">#define pADI_WUT                      ((ADI_WUT_TypeDef                *)ADI_WUT_ADDR)</span></div><div class="line"><a name="l09864"></a><span class="lineno"><a class="line" href="group__Device__Peripheral__Registers.html#gaf2b5b7ee198c4810c8afcc14082be11b"> 9864</a></span>&#160;<span class="preprocessor">#define pADI_WDT                      ((ADI_WDT_TypeDef                *)ADI_WDT_ADDR)</span></div><div class="line"><a name="l09865"></a><span class="lineno"> 9865</span>&#160; <span class="comment">/* End of group Device_Peripheral_Registers */</span> <span class="comment">/* End of group ADUCRF101 */</span> <span class="comment">/* End of group CMSIS */</span></div><div class="line"><a name="l09868"></a><span class="lineno"> 9868</span>&#160;</div><div class="line"><a name="l09869"></a><span class="lineno"> 9869</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l09870"></a><span class="lineno"> 9870</span>&#160;}</div><div class="line"><a name="l09871"></a><span class="lineno"> 9871</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l09872"></a><span class="lineno"> 9872</span>&#160;</div><div class="line"><a name="l09873"></a><span class="lineno"> 9873</span>&#160;</div><div class="line"><a name="l09874"></a><span class="lineno"> 9874</span>&#160;<span class="preprocessor">#endif  // __ADUCRF101_H__</span></div><div class="line"><a name="l09875"></a><span class="lineno"> 9875</span>&#160;</div><div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00073">ADuCRF101.h:73</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a6541da003d028314ebe6725f4fffc7e4"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a6541da003d028314ebe6725f4fffc7e4">ADI_PWM_TypeDef::PWMCON1</a></div><div class="ttdeci">__IO uint8_t PWMCON1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07849">ADuCRF101.h:7849</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a04bd2e521d9db05c0870ac030815e1fe"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a04bd2e521d9db05c0870ac030815e1fe">ADI_I2C_TypeDef::RESERVED13</a></div><div class="ttdeci">__I uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05130">ADuCRF101.h:5130</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab0b499980ad702a9c723074ec9e0ffc"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab0b499980ad702a9c723074ec9e0ffc">DMA_SPI0_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00114">ADuCRF101.h:114</a></div></div>
<div class="ttc" id="structADI__MISC__TypeDef_html_a06a2deebe3a0ce222ed5b44b7ffbd14f"><div class="ttname"><a href="structADI__MISC__TypeDef.html#a06a2deebe3a0ce222ed5b44b7ffbd14f">ADI_MISC_TypeDef::RFTST</a></div><div class="ttdeci">__IO uint16_t RFTST</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05040">ADuCRF101.h:5040</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a6a075dcd89df6da14aa76961f5eef316"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a6a075dcd89df6da14aa76961f5eef316">ADI_SPI_TypeDef::SPIDMA</a></div><div class="ttdeci">__IO uint16_t SPIDMA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08268">ADuCRF101.h:8268</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_ad81e670d4165e718ef6f29105961e447"><div class="ttname"><a href="structADI__FEE__TypeDef.html#ad81e670d4165e718ef6f29105961e447">ADI_FEE_TypeDef::FEEAEN1</a></div><div class="ttdeci">__IO uint16_t FEEAEN1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02055">ADuCRF101.h:2055</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a28d0503dace52ab91449d62543704718"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a28d0503dace52ab91449d62543704718">ADI_FEE_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02032">ADuCRF101.h:2032</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a097118b352f91aab84f869f36c6757d6"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a097118b352f91aab84f869f36c6757d6">ADI_FEE_TypeDef::RESERVED5</a></div><div class="ttdeci">__I uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02034">ADuCRF101.h:2034</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a7e62234c68479cadf4b86e2f2fa69a04"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a7e62234c68479cadf4b86e2f2fa69a04">ADI_WUT_TypeDef::T2WUFD1</a></div><div class="ttdeci">__IO uint16_t T2WUFD1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09362">ADuCRF101.h:9362</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a8b21cecdf1aed40f35077b6e511e0ef8"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a8b21cecdf1aed40f35077b6e511e0ef8">ADI_FEE_TypeDef::RESERVED6</a></div><div class="ttdeci">__I uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02036">ADuCRF101.h:2036</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a778aaf80dac13217e446a9ce5b55883b"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a778aaf80dac13217e446a9ce5b55883b">ADI_I2C_TypeDef::I2CMCRXCNT</a></div><div class="ttdeci">__IO uint16_t I2CMCRXCNT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05113">ADuCRF101.h:5113</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_ac68fa15ad72fca0f511813ab0e7d5398"><div class="ttname"><a href="structADI__WUT__TypeDef.html#ac68fa15ad72fca0f511813ab0e7d5398">ADI_WUT_TypeDef::RESERVED7</a></div><div class="ttdeci">__I uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09359">ADuCRF101.h:9359</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html">ADI_PWRCTL_TypeDef</a></div><div class="ttdoc">Power Management Unit (pADI_PWRCTL) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07750">ADuCRF101.h:7750</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a912ad82a1ea8f69d37e2b556be95fdd8"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a912ad82a1ea8f69d37e2b556be95fdd8">ADI_WUT_TypeDef::T2IEN</a></div><div class="ttdeci">__IO uint16_t T2IEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09364">ADuCRF101.h:9364</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a55b0233e4497bd4ea79095594b2d08e3"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a55b0233e4497bd4ea79095594b2d08e3">ADI_FEE_TypeDef::RESERVED11</a></div><div class="ttdeci">__I uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02046">ADuCRF101.h:2046</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_aef306008bff9bb0162a6dbb4979f087e"><div class="ttname"><a href="structADI__FEE__TypeDef.html#aef306008bff9bb0162a6dbb4979f087e">ADI_FEE_TypeDef::FEEADR0L</a></div><div class="ttdeci">__IO uint16_t FEEADR0L</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02029">ADuCRF101.h:2029</a></div></div>
<div class="ttc" id="structADI__GPIOCMN__TypeDef_html"><div class="ttname"><a href="structADI__GPIOCMN__TypeDef.html">ADI_GPIOCMN_TypeDef</a></div><div class="ttdoc">General Purpose Input Output (pADI_GPIOCMN) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05012">ADuCRF101.h:5012</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af6bb19bd6eaa8f74b89063ddd78385b5"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6bb19bd6eaa8f74b89063ddd78385b5">PWM_TRIP_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00115">ADuCRF101.h:115</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_aa45f45a7d66de13ed0f6530aebe4bae4"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#aa45f45a7d66de13ed0f6530aebe4bae4">ADI_GPIO_TypeDef::GPIN</a></div><div class="ttdeci">__IO uint8_t GPIN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02524">ADuCRF101.h:2524</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a6bc79fa716ca8adc79848370f8f3ed5e"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a6bc79fa716ca8adc79848370f8f3ed5e">ADI_PWM_TypeDef::RESERVED12</a></div><div class="ttdeci">__I uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07872">ADuCRF101.h:7872</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a92057bbf4e47bb477c219731a9b6000c"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a92057bbf4e47bb477c219731a9b6000c">ADI_PWM_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07856">ADuCRF101.h:7856</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_af729743ca5519b77f828c4e9f03021a2"><div class="ttname"><a href="structADI__DMA__TypeDef.html#af729743ca5519b77f828c4e9f03021a2">ADI_DMA_TypeDef::DMACFG</a></div><div class="ttdeci">__IO uint32_t DMACFG</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01199">ADuCRF101.h:1199</a></div></div>
<div class="ttc" id="system__ADuCRF101_8h_html"><div class="ttname"><a href="system__ADuCRF101_8h.html">system_ADuCRF101.h</a></div><div class="ttdoc">: CMSIS Cortex-M3 Device Peripheral Access Layer Header File for the ADuCRF101 </div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_adf485871c79b8d2e60759a8d6389afae"><div class="ttname"><a href="structADI__PWM__TypeDef.html#adf485871c79b8d2e60759a8d6389afae">ADI_PWM_TypeDef::PWM3COM1</a></div><div class="ttdeci">__IO uint16_t PWM3COM1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07879">ADuCRF101.h:7879</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a852314a70538b796616882c084221ac3"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a852314a70538b796616882c084221ac3">WUT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00082">ADuCRF101.h:82</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00078">ADuCRF101.h:78</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_aad3c66f266ef48bf167c31a6141bed52"><div class="ttname"><a href="structADI__SPI__TypeDef.html#aad3c66f266ef48bf167c31a6141bed52">ADI_SPI_TypeDef::SPIRX</a></div><div class="ttdeci">__IO uint8_t SPIRX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08260">ADuCRF101.h:8260</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_aa32dd205fca068e45aa288a89fbb97e0"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#aa32dd205fca068e45aa288a89fbb97e0">ADI_TIMER_TypeDef::CAP</a></div><div class="ttdeci">__IO uint16_t CAP</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08772">ADuCRF101.h:8772</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a94759b3eebef3d9c9fd6d3e4cf509407"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a94759b3eebef3d9c9fd6d3e4cf509407">ADI_PWM_TypeDef::RESERVED13</a></div><div class="ttdeci">__I uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07874">ADuCRF101.h:7874</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_afefc53e8b09624c1b9d03473b09b1a5e"><div class="ttname"><a href="structADI__FEE__TypeDef.html#afefc53e8b09624c1b9d03473b09b1a5e">ADI_FEE_TypeDef::FEEADRAH</a></div><div class="ttdeci">__IO uint16_t FEEADRAH</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02051">ADuCRF101.h:2051</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a5ce97269040c47d2b2ce9f84c11e169c"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a5ce97269040c47d2b2ce9f84c11e169c">ADI_I2C_TypeDef::RESERVED2</a></div><div class="ttdeci">__I uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05108">ADuCRF101.h:5108</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a9ebb8d6b7f817cf85154a397b19fb5a5"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a9ebb8d6b7f817cf85154a397b19fb5a5">ADI_WUT_TypeDef::RESERVED9</a></div><div class="ttdeci">__I uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09363">ADuCRF101.h:9363</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2482876e399d3f1aeefcfa25436ffd72"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2482876e399d3f1aeefcfa25436ffd72">DMA_I2CS_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00109">ADuCRF101.h:109</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ac1b0eeb6505d874ce9dc5c9b4a1310ba"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ac1b0eeb6505d874ce9dc5c9b4a1310ba">ADI_I2C_TypeDef::I2CSSTA</a></div><div class="ttdeci">__IO uint16_t I2CSSTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05123">ADuCRF101.h:5123</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a5cead7e3e75a62a5f68e80dec1fd7dfb"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a5cead7e3e75a62a5f68e80dec1fd7dfb">ADI_WUT_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09351">ADuCRF101.h:9351</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00079">ADuCRF101.h:79</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html_a7e42e538d1494966a3dee03add2fa7ac"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html#a7e42e538d1494966a3dee03add2fa7ac">ADI_CLKCTL_TypeDef::XOSCCON</a></div><div class="ttdeci">__IO uint8_t XOSCCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00961">ADuCRF101.h:961</a></div></div>
<div class="ttc" id="avrdef_8h_html_a06896e8c53f721507066c079052171f8"><div class="ttname"><a href="avrdef_8h.html#a06896e8c53f721507066c079052171f8">uint32_t</a></div><div class="ttdeci">unsigned long uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00043">avrdef.h:43</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a41377748f6c936cf9c491d2059baf947"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a41377748f6c936cf9c491d2059baf947">ADI_I2C_TypeDef::I2CFSTA</a></div><div class="ttdeci">__IO uint16_t I2CFSTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05139">ADuCRF101.h:5139</a></div></div>
<div class="ttc" id="structADI__RESET__TypeDef_html"><div class="ttname"><a href="structADI__RESET__TypeDef.html">ADI_RESET_TypeDef</a></div><div class="ttdoc">Reset (pADI_RESET) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08160">ADuCRF101.h:8160</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_afaf45f9932cccbd8025908502eb0b02a"><div class="ttname"><a href="structADI__WUT__TypeDef.html#afaf45f9932cccbd8025908502eb0b02a">ADI_WUT_TypeDef::T2CON</a></div><div class="ttdeci">__IO uint16_t T2CON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09348">ADuCRF101.h:9348</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html_a3f7c89e82549829f03b81882a2e1a208"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html#a3f7c89e82549829f03b81882a2e1a208">ADI_CLKCTL_TypeDef::CLKPD</a></div><div class="ttdeci">__IO uint16_t CLKPD</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00965">ADuCRF101.h:965</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a435a12d02e88508746a8bdae2243dd5d"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a435a12d02e88508746a8bdae2243dd5d">ADI_I2C_TypeDef::RESERVED14</a></div><div class="ttdeci">__I uint16_t RESERVED14</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05132">ADuCRF101.h:5132</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html"><div class="ttname"><a href="structADI__WDT__TypeDef.html">ADI_WDT_TypeDef</a></div><div class="ttdoc">Watchdog Timer (pADI_WDT) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09642">ADuCRF101.h:9642</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_a4e83d85f2895898ade5e4e77e1038dc9"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#a4e83d85f2895898ade5e4e77e1038dc9">ADI_TIMER_TypeDef::VAL</a></div><div class="ttdeci">__IO uint16_t VAL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08766">ADuCRF101.h:8766</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a5e2855241ead9e5f68e12bf30e1104ec"><div class="ttname"><a href="structADI__UART__TypeDef.html#a5e2855241ead9e5f68e12bf30e1104ec">ADI_UART_TypeDef::COMDIV</a></div><div class="ttdeci">__IO uint16_t COMDIV</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09092">ADuCRF101.h:9092</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a910f6815cbacdf752c20fd99fd6cf314"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a910f6815cbacdf752c20fd99fd6cf314">DMA_UART_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00107">ADuCRF101.h:107</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_aa09572f39289fe89b6b03c0872d1b990"><div class="ttname"><a href="structADI__I2C__TypeDef.html#aa09572f39289fe89b6b03c0872d1b990">ADI_I2C_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05106">ADuCRF101.h:5106</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a5ca3f9ab1246a3c11ead07fd38bb0b96"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a5ca3f9ab1246a3c11ead07fd38bb0b96">ADI_PWM_TypeDef::PWM3COM0</a></div><div class="ttdeci">__IO uint16_t PWM3COM0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07877">ADuCRF101.h:7877</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a1005d42745a1d32fd9c6fbdd8b0219a8"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a1005d42745a1d32fd9c6fbdd8b0219a8">ADI_DMA_TypeDef::DMAADBPTR</a></div><div class="ttdeci">__IO uint32_t DMAADBPTR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01201">ADuCRF101.h:1201</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a08fb61b3112770cd8ac32d7c5b62316f"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a08fb61b3112770cd8ac32d7c5b62316f">ADI_SPI_TypeDef::SPIDIV</a></div><div class="ttdeci">__IO uint16_t SPIDIV</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08264">ADuCRF101.h:8264</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a6d33a882266e3c7950c0a349622a1a37"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a6d33a882266e3c7950c0a349622a1a37">ADI_PWM_TypeDef::RESERVED17</a></div><div class="ttdeci">__I uint16_t RESERVED17</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07882">ADuCRF101.h:7882</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a99dd0b5dcb63cb6fc9509778c1f128ff"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a99dd0b5dcb63cb6fc9509778c1f128ff">ADI_I2C_TypeDef::I2CID3</a></div><div class="ttdeci">__IO uint16_t I2CID3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05137">ADuCRF101.h:5137</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html"><div class="ttname"><a href="structADI__GPIO__TypeDef.html">ADI_GPIO_TypeDef</a></div><div class="ttdoc">General Purpose Input Output (pADI_GP0) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02515">ADuCRF101.h:2515</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_acf663b8438c23ca9d09e1acfe9c3f463"><div class="ttname"><a href="structADI__ADC__TypeDef.html#acf663b8438c23ca9d09e1acfe9c3f463">ADI_ADC_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00809">ADuCRF101.h:809</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a6ecd2064617a4e6be06b02128796bf7e"><div class="ttname"><a href="structADI__UART__TypeDef.html#a6ecd2064617a4e6be06b02128796bf7e">ADI_UART_TypeDef::COMIIR</a></div><div class="ttdeci">__IO uint8_t COMIIR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09080">ADuCRF101.h:9080</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_abba74166dbcccf6b26080446cbb126c9"><div class="ttname"><a href="structADI__PWM__TypeDef.html#abba74166dbcccf6b26080446cbb126c9">ADI_PWM_TypeDef::RESERVED9</a></div><div class="ttdeci">__I uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07866">ADuCRF101.h:7866</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a57a8d597f4ce2cc8407276b232bfb0ff"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a57a8d597f4ce2cc8407276b232bfb0ff">ADI_PWM_TypeDef::RESERVED8</a></div><div class="ttdeci">__I uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07864">ADuCRF101.h:7864</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_abbd70c9aa3b53d2d424fecb3a344e835"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#abbd70c9aa3b53d2d424fecb3a344e835">ADI_PWRCTL_TypeDef::SRAMRET</a></div><div class="ttdeci">__IO uint8_t SRAMRET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07757">ADuCRF101.h:7757</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ac050b755dc06eef9ee10a60f2c8828db"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ac050b755dc06eef9ee10a60f2c8828db">ADI_I2C_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05104">ADuCRF101.h:5104</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_a74eda65cbc9370bbf3798fb9d1ee4507"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#a74eda65cbc9370bbf3798fb9d1ee4507">ADI_TIMER_TypeDef::CON</a></div><div class="ttdeci">__IO uint16_t CON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08768">ADuCRF101.h:8768</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a65de2299e9c041107c4901395fce135a"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a65de2299e9c041107c4901395fce135a">ADI_I2C_TypeDef::RESERVED8</a></div><div class="ttdeci">__I uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05120">ADuCRF101.h:5120</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2336220ce1e39507eb592958064a2b87">TIMER0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00094">ADuCRF101.h:94</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00097">ADuCRF101.h:97</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ab04135dfa953d3977f976f359ff3310e"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ab04135dfa953d3977f976f359ff3310e">ADI_I2C_TypeDef::RESERVED10</a></div><div class="ttdeci">__I uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05124">ADuCRF101.h:5124</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a70770bb2b048403c6b1416d5987b5dbf"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a70770bb2b048403c6b1416d5987b5dbf">ADI_PWM_TypeDef::RESERVED7</a></div><div class="ttdeci">__I uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07862">ADuCRF101.h:7862</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a1f7f274770ca7cbeccad97784c06c0b9"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a1f7f274770ca7cbeccad97784c06c0b9">ADI_PWM_TypeDef::PWM0COM1</a></div><div class="ttdeci">__IO uint16_t PWM0COM1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07855">ADuCRF101.h:7855</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a6a05400a14f6a8d29ad18f3edf57e88e"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a6a05400a14f6a8d29ad18f3edf57e88e">ADI_ADC_TypeDef::ADCDAT</a></div><div class="ttdeci">__IO uint16_t ADCDAT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00814">ADuCRF101.h:814</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a0194ffe8893132d4f9963eacc6d07f6e"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a0194ffe8893132d4f9963eacc6d07f6e">ADI_SPI_TypeDef::RESERVED5</a></div><div class="ttdeci">__I uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08269">ADuCRF101.h:8269</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a8e6fb1397e1b0993b5a133716563a1e7"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a8e6fb1397e1b0993b5a133716563a1e7">ADI_WUT_TypeDef::RESERVED13</a></div><div class="ttdeci">__I uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09371">ADuCRF101.h:9371</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a97531b8fcaf862169e25ba1e136d7813"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a97531b8fcaf862169e25ba1e136d7813">PWM_PAIR3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00119">ADuCRF101.h:119</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91d705e291f95c15c6a0ed8a2c12a6a3"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91d705e291f95c15c6a0ed8a2c12a6a3">DMA_I2CM_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00111">ADuCRF101.h:111</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_ae1a5c0e6ce77a5d588500c456630731f"><div class="ttname"><a href="structADI__ADC__TypeDef.html#ae1a5c0e6ce77a5d588500c456630731f">ADI_ADC_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00817">ADuCRF101.h:817</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_a0a3f3f582a79d22cdbf4f999a6dc83ff"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#a0a3f3f582a79d22cdbf4f999a6dc83ff">ADI_GPIO_TypeDef::GPCLR</a></div><div class="ttdeci">__IO uint8_t GPCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02530">ADuCRF101.h:2530</a></div></div>
<div class="ttc" id="avrdef_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="avrdef_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00041">avrdef.h:41</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a700fb7446c3d8a4bb5c3b09d6ebcaa84"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a700fb7446c3d8a4bb5c3b09d6ebcaa84">ADI_PWM_TypeDef::PWMCLRI</a></div><div class="ttdeci">__IO uint16_t PWMCLRI</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07851">ADuCRF101.h:7851</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0f62f177ab73ededa11bf8eee15cbd53"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f62f177ab73ededa11bf8eee15cbd53">DMA_ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00112">ADuCRF101.h:112</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a9c4706f2d8987fd3d8ab76f311b4ea99"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a9c4706f2d8987fd3d8ab76f311b4ea99">ADI_I2C_TypeDef::I2CMTX</a></div><div class="ttdeci">__IO uint16_t I2CMTX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05109">ADuCRF101.h:5109</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a40ab356422a691418668d6bbfd9f17b9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a40ab356422a691418668d6bbfd9f17b9">EINT2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00085">ADuCRF101.h:85</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html_a5107140bd11095c562a75774939c67f4"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html#a5107140bd11095c562a75774939c67f4">ADI_CLKCTL_TypeDef::RESERVED2</a></div><div class="ttdeci">__I uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00964">ADuCRF101.h:964</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_ab0434b312c10dbbbf77a175cc2c1b889"><div class="ttname"><a href="structADI__WUT__TypeDef.html#ab0434b312c10dbbbf77a175cc2c1b889">ADI_WUT_TypeDef::T2WUFC1</a></div><div class="ttdeci">__IO uint16_t T2WUFC1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09358">ADuCRF101.h:9358</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a4bb5ce01b8f9c1d1551f9364938899dc"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a4bb5ce01b8f9c1d1551f9364938899dc">ADI_DMA_TypeDef::DMAERRCLR</a></div><div class="ttdeci">__IO uint32_t DMAERRCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01214">ADuCRF101.h:1214</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_a8d4e833f9b7d0946a745a07845f086a4"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#a8d4e833f9b7d0946a745a07845f086a4">ADI_INTERRUPT_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05661">ADuCRF101.h:5661</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_aab4f46898f44062f585cfbde30568137"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#aab4f46898f44062f585cfbde30568137">ADI_GPIO_TypeDef::GPPUL</a></div><div class="ttdeci">__IO uint8_t GPPUL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02520">ADuCRF101.h:2520</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html"><div class="ttname"><a href="structADI__UART__TypeDef.html">ADI_UART_TypeDef</a></div><div class="ttdoc">UART (pADI_UART) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09071">ADuCRF101.h:9071</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_aa4c94ebbcc527865d3cdfa09b37234a2"><div class="ttname"><a href="structADI__I2C__TypeDef.html#aa4c94ebbcc527865d3cdfa09b37234a2">ADI_I2C_TypeDef::RESERVED5</a></div><div class="ttdeci">__I uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05114">ADuCRF101.h:5114</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb40995d6c63429f112ff0cad202ad17">I2CS_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00101">ADuCRF101.h:101</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a0e16475d06e7affc27bb28bcb5c1a038"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a0e16475d06e7affc27bb28bcb5c1a038">ADI_ADC_TypeDef::ADCCON</a></div><div class="ttdeci">__IO uint8_t ADCCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00810">ADuCRF101.h:810</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_af4b8bc65c6a87b7c2755d9d00454954a"><div class="ttname"><a href="structADI__WUT__TypeDef.html#af4b8bc65c6a87b7c2755d9d00454954a">ADI_WUT_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09353">ADuCRF101.h:9353</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_aa0e40bb791b8a09bfa0fabdab3f5f77e"><div class="ttname"><a href="structADI__WUT__TypeDef.html#aa0e40bb791b8a09bfa0fabdab3f5f77e">ADI_WUT_TypeDef::RESERVED10</a></div><div class="ttdeci">__I uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09365">ADuCRF101.h:9365</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a739c36b46594171a1676fb0662767e04"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a739c36b46594171a1676fb0662767e04">ADI_WUT_TypeDef::T2WUFB0</a></div><div class="ttdeci">__IO uint16_t T2WUFB0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09352">ADuCRF101.h:9352</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_ae7848409fae618600fc29eefe35fd007"><div class="ttname"><a href="structADI__SPI__TypeDef.html#ae7848409fae618600fc29eefe35fd007">ADI_SPI_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08265">ADuCRF101.h:8265</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a2545d8d89bd669baca8765614a911539"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a2545d8d89bd669baca8765614a911539">ADI_PWM_TypeDef::RESERVED15</a></div><div class="ttdeci">__I uint16_t RESERVED15</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07878">ADuCRF101.h:7878</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_acedc306537f7e979719fe6b4cfdd5a3f"><div class="ttname"><a href="structADI__I2C__TypeDef.html#acedc306537f7e979719fe6b4cfdd5a3f">ADI_I2C_TypeDef::RESERVED15</a></div><div class="ttdeci">__I uint16_t RESERVED15</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05134">ADuCRF101.h:5134</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_ab6b4aa858e6db3a1b8860e8175f6af2e"><div class="ttname"><a href="structADI__UART__TypeDef.html#ab6b4aa858e6db3a1b8860e8175f6af2e">ADI_UART_TypeDef::COMLCR</a></div><div class="ttdeci">__IO uint8_t COMLCR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09082">ADuCRF101.h:9082</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00080">ADuCRF101.h:80</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_ad8e39297522be84d436a461b3cab64f5"><div class="ttname"><a href="structADI__FEE__TypeDef.html#ad8e39297522be84d436a461b3cab64f5">ADI_FEE_TypeDef::RESERVED9</a></div><div class="ttdeci">__I uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02042">ADuCRF101.h:2042</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_abca1d83ef089bf3a96889ccc65cada25"><div class="ttname"><a href="structADI__FEE__TypeDef.html#abca1d83ef089bf3a96889ccc65cada25">ADI_FEE_TypeDef::RESERVED13</a></div><div class="ttdeci">__I uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02050">ADuCRF101.h:2050</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a11592bdeb34c06a18fab44b62cf44c9a"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a11592bdeb34c06a18fab44b62cf44c9a">ADI_WUT_TypeDef::RESERVED6</a></div><div class="ttdeci">__I uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09357">ADuCRF101.h:9357</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d2d0173067ee8e214bdecf66827f835"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d2d0173067ee8e214bdecf66827f835">DMA_SPI1_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00105">ADuCRF101.h:105</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a5a10b2cb67cc46e51f7c5ca5949695a6"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a5a10b2cb67cc46e51f7c5ca5949695a6">ADI_I2C_TypeDef::I2CADR0</a></div><div class="ttdeci">__IO uint8_t I2CADR0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05115">ADuCRF101.h:5115</a></div></div>
<div class="ttc" id="structADI__MISC__TypeDef_html"><div class="ttname"><a href="structADI__MISC__TypeDef.html">ADI_MISC_TypeDef</a></div><div class="ttdoc">General Purpose Input Output (pADI_MISC) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05038">ADuCRF101.h:5038</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a587f9608fe481685efa8c06bbbfd7c12"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a587f9608fe481685efa8c06bbbfd7c12">I2CM_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00102">ADuCRF101.h:102</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_aaf511f5aeb0eb3081dcb6d135e3849a5"><div class="ttname"><a href="structADI__PWM__TypeDef.html#aaf511f5aeb0eb3081dcb6d135e3849a5">ADI_PWM_TypeDef::RESERVED6</a></div><div class="ttdeci">__I uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07860">ADuCRF101.h:7860</a></div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00210">core_cm0.h:210</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a2e39d3c73099543460b80e89628b1406"><div class="ttname"><a href="structADI__UART__TypeDef.html#a2e39d3c73099543460b80e89628b1406">ADI_UART_TypeDef::COMFBR</a></div><div class="ttdeci">__IO uint16_t COMFBR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09090">ADuCRF101.h:9090</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_af085e362d1f65aa2f3561cae443a1fb2"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#af085e362d1f65aa2f3561cae443a1fb2">ADI_TIMER_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08771">ADuCRF101.h:8771</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a208d72d00752a99e8a968cd0a1acbc93"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a208d72d00752a99e8a968cd0a1acbc93">ADI_WUT_TypeDef::RESERVED2</a></div><div class="ttdeci">__I uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09349">ADuCRF101.h:9349</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a0ea60c65ea57f06602d3566b0f533a34"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a0ea60c65ea57f06602d3566b0f533a34">ADI_PWM_TypeDef::PWM1COM1</a></div><div class="ttdeci">__IO uint16_t PWM1COM1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07863">ADuCRF101.h:7863</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00076">ADuCRF101.h:76</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a69cc6c88d23c69a8092658f153ef7fd7"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a69cc6c88d23c69a8092658f153ef7fd7">ADI_I2C_TypeDef::RESERVED9</a></div><div class="ttdeci">__I uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05122">ADuCRF101.h:5122</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a4c0eb94a9c1155e6570fa4e1d1b3e2db"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a4c0eb94a9c1155e6570fa4e1d1b3e2db">ADI_SPI_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08267">ADuCRF101.h:8267</a></div></div>
<div class="ttc" id="structADI__GPIOCMN__TypeDef_html_ab96db724f4e03f931ccdf54b8b3b2fd9"><div class="ttname"><a href="structADI__GPIOCMN__TypeDef.html#ab96db724f4e03f931ccdf54b8b3b2fd9">ADI_GPIOCMN_TypeDef::GPDWN</a></div><div class="ttdeci">__IO uint8_t GPDWN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05013">ADuCRF101.h:5013</a></div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_afa3427fb344a1011fdc7b3e98b5b83ae"><div class="ttname"><a href="structADI__I2C__TypeDef.html#afa3427fb344a1011fdc7b3e98b5b83ae">ADI_I2C_TypeDef::RESERVED11</a></div><div class="ttdeci">__I uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05126">ADuCRF101.h:5126</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_adb560042b71af062a61906d914c53f89"><div class="ttname"><a href="structADI__FEE__TypeDef.html#adb560042b71af062a61906d914c53f89">ADI_FEE_TypeDef::RESERVED8</a></div><div class="ttdeci">__I uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02040">ADuCRF101.h:2040</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a4675462c007fc5f3742087ef9c32009f"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a4675462c007fc5f3742087ef9c32009f">ADI_PWM_TypeDef::PWM0LEN</a></div><div class="ttdeci">__IO uint16_t PWM0LEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07859">ADuCRF101.h:7859</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a2c8d7951428edf3ba05e7cf79703c34c"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a2c8d7951428edf3ba05e7cf79703c34c">ADI_WUT_TypeDef::T2WUFB1</a></div><div class="ttdeci">__IO uint16_t T2WUFB1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09354">ADuCRF101.h:9354</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_ae0eaf491fdcada5c966c58e38e9ac7ff"><div class="ttname"><a href="structADI__WUT__TypeDef.html#ae0eaf491fdcada5c966c58e38e9ac7ff">ADI_WUT_TypeDef::T2INC</a></div><div class="ttdeci">__IO uint16_t T2INC</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09350">ADuCRF101.h:9350</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a9161cefc42d6455ec11c266c9f56bee5"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a9161cefc42d6455ec11c266c9f56bee5">ADI_WUT_TypeDef::T2WUFA0</a></div><div class="ttdeci">__IO uint16_t T2WUFA0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09370">ADuCRF101.h:9370</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_aa8d784f2098863d8a2f2ba3366bdde94"><div class="ttname"><a href="structADI__PWM__TypeDef.html#aa8d784f2098863d8a2f2ba3366bdde94">ADI_PWM_TypeDef::PWMCON0</a></div><div class="ttdeci">__IO uint16_t PWMCON0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07847">ADuCRF101.h:7847</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_ac28165a0efca52a83dda0b23238a07bc"><div class="ttname"><a href="structADI__FEE__TypeDef.html#ac28165a0efca52a83dda0b23238a07bc">ADI_FEE_TypeDef::FEEADR1L</a></div><div class="ttdeci">__IO uint16_t FEEADR1L</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02033">ADuCRF101.h:2033</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_a1d79c317416774bb568e950fce414e7c"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#a1d79c317416774bb568e950fce414e7c">ADI_GPIO_TypeDef::GPCON</a></div><div class="ttdeci">__IO uint16_t GPCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02516">ADuCRF101.h:2516</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a5ca857832b2dfc3dec3d1beea2a82b49"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a5ca857832b2dfc3dec3d1beea2a82b49">ADI_ADC_TypeDef::ADCSTA</a></div><div class="ttdeci">__IO uint8_t ADCSTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00812">ADuCRF101.h:812</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ab9478170fd083dec2c726a42e0934a5c"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ab9478170fd083dec2c726a42e0934a5c">ADI_I2C_TypeDef::RESERVED16</a></div><div class="ttdeci">__I uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05136">ADuCRF101.h:5136</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_a715e0f549204c9ab0dee1c32b41e3d64"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#a715e0f549204c9ab0dee1c32b41e3d64">ADI_TIMER_TypeDef::LD</a></div><div class="ttdeci">__IO uint16_t LD</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08764">ADuCRF101.h:8764</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a5ad8d2b7cb18d987742ad4b53dc68ce8"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a5ad8d2b7cb18d987742ad4b53dc68ce8">ADI_WUT_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09345">ADuCRF101.h:9345</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a562279905378b5c364e3fa1ee37a9fdf"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a562279905378b5c364e3fa1ee37a9fdf">ADI_I2C_TypeDef::RESERVED17</a></div><div class="ttdeci">__I uint16_t RESERVED17</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05138">ADuCRF101.h:5138</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_af8ac645ff52b729e5854ae88622f3e6e"><div class="ttname"><a href="structADI__FEE__TypeDef.html#af8ac645ff52b729e5854ae88622f3e6e">ADI_FEE_TypeDef::FEEADR1H</a></div><div class="ttdeci">__IO uint16_t FEEADR1H</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02035">ADuCRF101.h:2035</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html"><div class="ttname"><a href="structADI__PWM__TypeDef.html">ADI_PWM_TypeDef</a></div><div class="ttdoc">Pulse Width Modulation (pADI_PWM) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07846">ADuCRF101.h:7846</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a665455c1d5da1778ac1359947bdd9825"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a665455c1d5da1778ac1359947bdd9825">ADI_I2C_TypeDef::I2CMSTA</a></div><div class="ttdeci">__IO uint16_t I2CMSTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05105">ADuCRF101.h:5105</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a310447ba0262ddfaa5b841ff8cce5bd1"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a310447ba0262ddfaa5b841ff8cce5bd1">ADI_PWRCTL_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07752">ADuCRF101.h:7752</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_aaf66f338afdbffc684e31a0b87ab448e"><div class="ttname"><a href="structADI__FEE__TypeDef.html#aaf66f338afdbffc684e31a0b87ab448e">ADI_FEE_TypeDef::FEESTA</a></div><div class="ttdeci">__IO uint16_t FEESTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02023">ADuCRF101.h:2023</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ae018761c0d23e7cc4fd6cc7bffbf2d19"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ae018761c0d23e7cc4fd6cc7bffbf2d19">ADI_I2C_TypeDef::I2CALT</a></div><div class="ttdeci">__IO uint16_t I2CALT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05129">ADuCRF101.h:5129</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a48f440c70cc26f241e5a0dafefeb497d"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a48f440c70cc26f241e5a0dafefeb497d">ADI_FEE_TypeDef::RESERVED10</a></div><div class="ttdeci">__I uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02044">ADuCRF101.h:2044</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a92b1c7c134b22c83cbfb5ffe1ab9fb97"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a92b1c7c134b22c83cbfb5ffe1ab9fb97">ADI_PWM_TypeDef::PWM1COM0</a></div><div class="ttdeci">__IO uint16_t PWM1COM0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07861">ADuCRF101.h:7861</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ab198aaf4e3ac6255c2b3d0afa28e4eea"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ab198aaf4e3ac6255c2b3d0afa28e4eea">ADI_I2C_TypeDef::I2CID0</a></div><div class="ttdeci">__IO uint16_t I2CID0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05131">ADuCRF101.h:5131</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a7997c8b2d03caf37d511ecc568b1e506"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a7997c8b2d03caf37d511ecc568b1e506">ADI_WDT_TypeDef::T3VAL</a></div><div class="ttdeci">__IO uint16_t T3VAL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09645">ADuCRF101.h:9645</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html"><div class="ttname"><a href="structADI__DMA__TypeDef.html">ADI_DMA_TypeDef</a></div><div class="ttdoc">Direct Memory Access (pADI_DMA) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01197">ADuCRF101.h:1197</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af11f162935fa0f071b0522df4d24b2c4"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af11f162935fa0f071b0522df4d24b2c4">DMA_I2CS_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00108">ADuCRF101.h:108</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0b751a83bbf254701e0d5a1d863010d9">TIMER1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00095">ADuCRF101.h:95</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_ae78eeabdedb8d966c5595c4c10bcc754"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#ae78eeabdedb8d966c5595c4c10bcc754">ADI_TIMER_TypeDef::CLRI</a></div><div class="ttdeci">__IO uint16_t CLRI</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08770">ADuCRF101.h:8770</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a296178f8b468885fd60ef4b4591d094a"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a296178f8b468885fd60ef4b4591d094a">ADI_I2C_TypeDef::I2CMCON</a></div><div class="ttdeci">__IO uint16_t I2CMCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05103">ADuCRF101.h:5103</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_ada57d2fb5364f6f014ea09101cbaf013"><div class="ttname"><a href="structADI__PWM__TypeDef.html#ada57d2fb5364f6f014ea09101cbaf013">ADI_PWM_TypeDef::RESERVED11</a></div><div class="ttdeci">__I uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07870">ADuCRF101.h:7870</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a896321e263918e90d4ec4d93cab04827"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a896321e263918e90d4ec4d93cab04827">ADI_ADC_TypeDef::ADCGN</a></div><div class="ttdeci">__IO uint16_t ADCGN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00816">ADuCRF101.h:816</a></div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00213">core_cm0.h:213</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a7dd90ecd11e9cd490ed2f372d4ff1c83"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a7dd90ecd11e9cd490ed2f372d4ff1c83">ADI_DMA_TypeDef::DMAPRISET</a></div><div class="ttdeci">__IO uint32_t DMAPRISET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01211">ADuCRF101.h:1211</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_ab2b9616a242e57c0e6fa2d56ec22bad3"><div class="ttname"><a href="structADI__UART__TypeDef.html#ab2b9616a242e57c0e6fa2d56ec22bad3">ADI_UART_TypeDef::COMIEN</a></div><div class="ttdeci">__IO uint8_t COMIEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09078">ADuCRF101.h:9078</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a5893aa1cb406662ef65bf8bbb64d2196"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a5893aa1cb406662ef65bf8bbb64d2196">ADI_PWM_TypeDef::PWM2COM0</a></div><div class="ttdeci">__IO uint16_t PWM2COM0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07869">ADuCRF101.h:7869</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a8d723979c57dff351a3f81fb629c7440"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a8d723979c57dff351a3f81fb629c7440">ADI_DMA_TypeDef::DMAPRICLR</a></div><div class="ttdeci">__IO uint32_t DMAPRICLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01212">ADuCRF101.h:1212</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a14098dd2e0d0331c1e5f1f80dde14371"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a14098dd2e0d0331c1e5f1f80dde14371">EINT3_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00086">ADuCRF101.h:86</a></div></div>
<div class="ttc" id="structADI__MISC__TypeDef_html_a33a6dd94a772769cfcdcc23ade8a7901"><div class="ttname"><a href="structADI__MISC__TypeDef.html#a33a6dd94a772769cfcdcc23ade8a7901">ADI_MISC_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05039">ADuCRF101.h:5039</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a97958a86e33b1f95a0bd1edcdb831c8b"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a97958a86e33b1f95a0bd1edcdb831c8b">ADI_I2C_TypeDef::RESERVED12</a></div><div class="ttdeci">__I uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05128">ADuCRF101.h:5128</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00074">ADuCRF101.h:74</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a9f17e4132174ac03c837beaf8686b3"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a9f17e4132174ac03c837beaf8686b3">EINT8_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00091">ADuCRF101.h:91</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a3095f7fac0c97aba470fb252cd724b80"><div class="ttname"><a href="structADI__UART__TypeDef.html#a3095f7fac0c97aba470fb252cd724b80">ADI_UART_TypeDef::COMTX</a></div><div class="ttdeci">__IO uint8_t COMTX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09074">ADuCRF101.h:9074</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a5ffdae4cafde8b34cd194302cf864052"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a5ffdae4cafde8b34cd194302cf864052">ADI_ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00815">ADuCRF101.h:815</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html"><div class="ttname"><a href="structADI__SPI__TypeDef.html">ADI_SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface (pADI_SPI0) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08257">ADuCRF101.h:8257</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_af4d01e2668f96f6f22c9d98e8649955d"><div class="ttname"><a href="structADI__PWM__TypeDef.html#af4d01e2668f96f6f22c9d98e8649955d">ADI_PWM_TypeDef::PWM0COM2</a></div><div class="ttdeci">__IO uint16_t PWM0COM2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07857">ADuCRF101.h:7857</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_ae5ba74d08b5a51e00d33100968964094"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#ae5ba74d08b5a51e00d33100968964094">ADI_INTERRUPT_TypeDef::EI1CFG</a></div><div class="ttdeci">__IO uint16_t EI1CFG</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05662">ADuCRF101.h:5662</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a35f35de0bbdce430909e9ef0dedd1b0a"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a35f35de0bbdce430909e9ef0dedd1b0a">ADI_FEE_TypeDef::FEEADRAL</a></div><div class="ttdeci">__IO uint16_t FEEADRAL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02049">ADuCRF101.h:2049</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a54a582e628a328759090532b7646bc23"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a54a582e628a328759090532b7646bc23">ADI_SPI_TypeDef::SPITX</a></div><div class="ttdeci">__IO uint8_t SPITX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08262">ADuCRF101.h:8262</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a9d6d093c68a78eff0fb9559eca539419"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a9d6d093c68a78eff0fb9559eca539419">ADI_ADC_TypeDef::ADCCFG</a></div><div class="ttdeci">__IO uint16_t ADCCFG</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00808">ADuCRF101.h:808</a></div></div>
<div class="ttc" id="group__ADUCRF101_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__ADUCRF101.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00069">ADuCRF101.h:69</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ade0046a655c482505d592480d0089e6b"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ade0046a655c482505d592480d0089e6b">ADI_I2C_TypeDef::I2CMRXCNT</a></div><div class="ttdeci">__IO uint16_t I2CMRXCNT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05111">ADuCRF101.h:5111</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_aa7ff96b215430dfa458ad3f52e2a9443"><div class="ttname"><a href="structADI__WUT__TypeDef.html#aa7ff96b215430dfa458ad3f52e2a9443">ADI_WUT_TypeDef::T2VAL0</a></div><div class="ttdeci">__IO uint16_t T2VAL0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09344">ADuCRF101.h:9344</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_a4d5978995683a1e60530c1e7df3a277c"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#a4d5978995683a1e60530c1e7df3a277c">ADI_INTERRUPT_TypeDef::EICLR</a></div><div class="ttdeci">__IO uint16_t EICLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05666">ADuCRF101.h:5666</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a4bdaea3e42f53c8f9e5ab3a8b8832021"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a4bdaea3e42f53c8f9e5ab3a8b8832021">ADI_PWM_TypeDef::PWM2COM1</a></div><div class="ttdeci">__IO uint16_t PWM2COM1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07871">ADuCRF101.h:7871</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_a2cfcca4d01bc5d5bcb8853792710b2a5"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#a2cfcca4d01bc5d5bcb8853792710b2a5">ADI_GPIO_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02517">ADuCRF101.h:2517</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a6938912928c52f2a4211df0b6184b558"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a6938912928c52f2a4211df0b6184b558">ADI_FEE_TypeDef::FEEADR0H</a></div><div class="ttdeci">__IO uint16_t FEEADR0H</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02031">ADuCRF101.h:2031</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a40626de277685e95dc154fb69644eeab"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a40626de277685e95dc154fb69644eeab">ADI_PWM_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07854">ADuCRF101.h:7854</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a81819a4cc9783c0f527e735828d1c5a8"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a81819a4cc9783c0f527e735828d1c5a8">ADI_FEE_TypeDef::FEECON1</a></div><div class="ttdeci">__IO uint16_t FEECON1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02047">ADuCRF101.h:2047</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a20c04b4ac9c584c003a27f78e1ef916a"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a20c04b4ac9c584c003a27f78e1ef916a">ADI_I2C_TypeDef::RESERVED4</a></div><div class="ttdeci">__I uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05112">ADuCRF101.h:5112</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad855ae101e21a04054a9844066900d7c"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad855ae101e21a04054a9844066900d7c">EINT1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00084">ADuCRF101.h:84</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_ad0b88146147882d71ba91df19e7232ac"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#ad0b88146147882d71ba91df19e7232ac">ADI_GPIO_TypeDef::GPOEN</a></div><div class="ttdeci">__IO uint8_t GPOEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02518">ADuCRF101.h:2518</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_ac024c9e31f82ad1b8d19f1068dec45c5"><div class="ttname"><a href="structADI__FEE__TypeDef.html#ac024c9e31f82ad1b8d19f1068dec45c5">ADI_FEE_TypeDef::FEEPROL</a></div><div class="ttdeci">__IO uint16_t FEEPROL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02039">ADuCRF101.h:2039</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00100">ADuCRF101.h:100</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a81679f9cb73a963688550abd01011283"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a81679f9cb73a963688550abd01011283">ADI_PWRCTL_TypeDef::PWRKEY</a></div><div class="ttdeci">__IO uint16_t PWRKEY</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07753">ADuCRF101.h:7753</a></div></div>
<div class="ttc" id="structADI__RESET__TypeDef_html_ab900b0109be56f97ab158f8a3baa095e"><div class="ttname"><a href="structADI__RESET__TypeDef.html#ab900b0109be56f97ab158f8a3baa095e">ADI_RESET_TypeDef::RSTCLR</a></div><div class="ttdeci">__IO uint8_t RSTCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08164">ADuCRF101.h:8164</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_ae84de7365d94cd1d3128e50e103a0348"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#ae84de7365d94cd1d3128e50e103a0348">ADI_TIMER_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08765">ADuCRF101.h:8765</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a4cd79e88cb38c5a13141ac3f1158bb03"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a4cd79e88cb38c5a13141ac3f1158bb03">ADI_FEE_TypeDef::RESERVED16</a></div><div class="ttdeci">__I uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02056">ADuCRF101.h:2056</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3b015f6e6c1f870fee0558d430412fe"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3b015f6e6c1f870fee0558d430412fe">DMA_UART_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00106">ADuCRF101.h:106</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a303a24efdd6496efe203613ee6321efd"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a303a24efdd6496efe203613ee6321efd">ADI_I2C_TypeDef::I2CDIV</a></div><div class="ttdeci">__IO uint16_t I2CDIV</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05119">ADuCRF101.h:5119</a></div></div>
<div class="ttc" id="avrdef_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="avrdef_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> <a href="avrdef_8h_source.html#l00042">avrdef.h:42</a></div></div>
<div class="ttc" id="structADI__MISC__TypeDef_html_a721d7d6199be0b5327df6a998e6ec3a4"><div class="ttname"><a href="structADI__MISC__TypeDef.html#a721d7d6199be0b5327df6a998e6ec3a4">ADI_MISC_TypeDef::SWACT</a></div><div class="ttdeci">__IO uint8_t SWACT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05042">ADuCRF101.h:5042</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9cd886af7ded5842ab83185e6ca6785a"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cd886af7ded5842ab83185e6ca6785a">DMA_ERR_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00103">ADuCRF101.h:103</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_af0bc2321511954efe37a667a32076bab"><div class="ttname"><a href="structADI__PWM__TypeDef.html#af0bc2321511954efe37a667a32076bab">ADI_PWM_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07848">ADuCRF101.h:7848</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html">ADI_CLKCTL_TypeDef</a></div><div class="ttdoc">Clock Control (pADI_CLKCTL) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00958">ADuCRF101.h:958</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a0fdf897398a395eecd741b755dc9dad2"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a0fdf897398a395eecd741b755dc9dad2">ADI_FEE_TypeDef::FEECMD</a></div><div class="ttdeci">__IO uint16_t FEECMD</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02027">ADuCRF101.h:2027</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0a3db3233549f012f8ecb88f0510adcf"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0a3db3233549f012f8ecb88f0510adcf">EINT0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00083">ADuCRF101.h:83</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a792d6cd30e6c8034ced3bff4199131d4"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a792d6cd30e6c8034ced3bff4199131d4">ADI_FEE_TypeDef::FEESIGH</a></div><div class="ttdeci">__IO uint16_t FEESIGH</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02045">ADuCRF101.h:2045</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_ac0fa00da0eb3d21eba532fd425d91e02"><div class="ttname"><a href="structADI__WDT__TypeDef.html#ac0fa00da0eb3d21eba532fd425d91e02">ADI_WDT_TypeDef::T3STA</a></div><div class="ttdeci">__IO uint16_t T3STA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09651">ADuCRF101.h:9651</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a8f5624674befddbd7ce0594b1e31b6c1"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a8f5624674befddbd7ce0594b1e31b6c1">ADI_WUT_TypeDef::RESERVED11</a></div><div class="ttdeci">__I uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09367">ADuCRF101.h:9367</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html"><div class="ttname"><a href="structADI__WUT__TypeDef.html">ADI_WUT_TypeDef</a></div><div class="ttdoc">WakeUp Timer (pADI_WUT) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09343">ADuCRF101.h:9343</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_add54e1f5ca0ebdf671e1887db2195041"><div class="ttname"><a href="structADI__UART__TypeDef.html#add54e1f5ca0ebdf671e1887db2195041">ADI_UART_TypeDef::COMRX</a></div><div class="ttdeci">__IO uint8_t COMRX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09075">ADuCRF101.h:9075</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5c92a01d81090a876195578a369d837e"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5c92a01d81090a876195578a369d837e">EINT7_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00090">ADuCRF101.h:90</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html"><div class="ttname"><a href="structADI__ADC__TypeDef.html">ADI_ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter (pADI_ADC0) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00807">ADuCRF101.h:807</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a3f8a076cba67fd2a06a47f178372f970"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a3f8a076cba67fd2a06a47f178372f970">ADI_DMA_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01202">ADuCRF101.h:1202</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a3938fad3ab4f109e45306e6a1a446854"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a3938fad3ab4f109e45306e6a1a446854">ADI_WDT_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09646">ADuCRF101.h:9646</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a3f25581da8c720d93a42c8827d566a7f"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a3f25581da8c720d93a42c8827d566a7f">ADI_DMA_TypeDef::DMAALTSET</a></div><div class="ttdeci">__IO uint32_t DMAALTSET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01209">ADuCRF101.h:1209</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac932641e7425c5cba2924327d81bb62b"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac932641e7425c5cba2924327d81bb62b">DMA_SPI1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00104">ADuCRF101.h:104</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html"><div class="ttname"><a href="structADI__FEE__TypeDef.html">ADI_FEE_TypeDef</a></div><div class="ttdoc">Flash Controller (pADI_FEE) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02022">ADuCRF101.h:2022</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_abfc182ff771635a94d5736806bd3d30c"><div class="ttname"><a href="structADI__DMA__TypeDef.html#abfc182ff771635a94d5736806bd3d30c">ADI_DMA_TypeDef::DMARMSKCLR</a></div><div class="ttdeci">__IO uint32_t DMARMSKCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01206">ADuCRF101.h:1206</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a517ed1cfd2ca631685c6be33c1e9beed"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a517ed1cfd2ca631685c6be33c1e9beed">EINT5_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00088">ADuCRF101.h:88</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_aa5b883a2808c6957a10f386869cccda2"><div class="ttname"><a href="structADI__WUT__TypeDef.html#aa5b883a2808c6957a10f386869cccda2">ADI_WUT_TypeDef::T2WUFD0</a></div><div class="ttdeci">__IO uint16_t T2WUFD0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09360">ADuCRF101.h:9360</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ac9c4875f061c29a61c4128a43f090a0d"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ac9c4875f061c29a61c4128a43f090a0d">ADI_I2C_TypeDef::I2CMRX</a></div><div class="ttdeci">__IO uint16_t I2CMRX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05107">ADuCRF101.h:5107</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a5b6af7d577670291e7d907c6f206d7aa"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a5b6af7d577670291e7d907c6f206d7aa">ADI_DMA_TypeDef::DMARMSKSET</a></div><div class="ttdeci">__IO uint32_t DMARMSKSET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01205">ADuCRF101.h:1205</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00075">ADuCRF101.h:75</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_acdf1feb7c6b86b20c11347721db6cde6"><div class="ttname"><a href="structADI__FEE__TypeDef.html#acdf1feb7c6b86b20c11347721db6cde6">ADI_FEE_TypeDef::FEESIGL</a></div><div class="ttdeci">__IO uint16_t FEESIGL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02043">ADuCRF101.h:2043</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a0223b29fa1fb4d37088d59b1b3e93593"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a0223b29fa1fb4d37088d59b1b3e93593">ADI_FEE_TypeDef::FEEKEY</a></div><div class="ttdeci">__IO uint16_t FEEKEY</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02037">ADuCRF101.h:2037</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ad96c7e47c8b79c7185ae2afa3d976619"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ad96c7e47c8b79c7185ae2afa3d976619">ADI_I2C_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05110">ADuCRF101.h:5110</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0afd199948c8495714c7e1c603da3dbf"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0afd199948c8495714c7e1c603da3dbf">UHFTRX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00092">ADuCRF101.h:92</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_a333cfa520dd0af1d3fc56e4e4f96d393"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#a333cfa520dd0af1d3fc56e4e4f96d393">ADI_TIMER_TypeDef::RESERVED2</a></div><div class="ttdeci">__I uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08769">ADuCRF101.h:8769</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_a1e377ccd00b09eb13e7247913acd7e47"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#a1e377ccd00b09eb13e7247913acd7e47">ADI_TIMER_TypeDef::STA</a></div><div class="ttdeci">__IO uint16_t STA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08774">ADuCRF101.h:8774</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00096">ADuCRF101.h:96</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abce5b02c0a1b793cac92fdc6a380bbbe"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abce5b02c0a1b793cac92fdc6a380bbbe">PWM_PAIR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00116">ADuCRF101.h:116</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a04bce0e1b69e206e2cc16cd20de10ba2"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a04bce0e1b69e206e2cc16cd20de10ba2">ADI_I2C_TypeDef::I2CID2</a></div><div class="ttdeci">__IO uint16_t I2CID2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05135">ADuCRF101.h:5135</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a49a92bd214c2ee6205d8e25aa2ef3696"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a49a92bd214c2ee6205d8e25aa2ef3696">ADI_PWM_TypeDef::PWM3COM2</a></div><div class="ttdeci">__IO uint16_t PWM3COM2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07881">ADuCRF101.h:7881</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_aa2c3ec793a1962c23d0a9ec14cda83a3"><div class="ttname"><a href="structADI__UART__TypeDef.html#aa2c3ec793a1962c23d0a9ec14cda83a3">ADI_UART_TypeDef::COMLSR</a></div><div class="ttdeci">__IO uint8_t COMLSR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09086">ADuCRF101.h:9086</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a1789a4e2c081c90c404a97aeea42e530"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a1789a4e2c081c90c404a97aeea42e530">ADI_PWRCTL_TypeDef::PSMCON</a></div><div class="ttdeci">__IO uint8_t PSMCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07755">ADuCRF101.h:7755</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a0c8ef51adee42e49db47f3cd73a67d59"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a0c8ef51adee42e49db47f3cd73a67d59">ADI_WUT_TypeDef::RESERVED8</a></div><div class="ttdeci">__I uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09361">ADuCRF101.h:9361</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9d9be6e918c912367e393dae3480eabb">UART_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00098">ADuCRF101.h:98</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_aa348b55ba625bef77c71eb5591998d2d"><div class="ttname"><a href="structADI__FEE__TypeDef.html#aa348b55ba625bef77c71eb5591998d2d">ADI_FEE_TypeDef::FEECON0</a></div><div class="ttdeci">__IO uint16_t FEECON0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02025">ADuCRF101.h:2025</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a365979675386328f63e11ea53b0e1fea"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a365979675386328f63e11ea53b0e1fea">ADI_WDT_TypeDef::T3CLRI</a></div><div class="ttdeci">__IO uint16_t T3CLRI</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09649">ADuCRF101.h:9649</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_adfe1b1adc224a9b7694d5eb24f8d9d01"><div class="ttname"><a href="structADI__WUT__TypeDef.html#adfe1b1adc224a9b7694d5eb24f8d9d01">ADI_WUT_TypeDef::T2WUFA1</a></div><div class="ttdeci">__IO uint16_t T2WUFA1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09372">ADuCRF101.h:9372</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_ad238a768fabf913f777a9fb4ca60159a"><div class="ttname"><a href="structADI__FEE__TypeDef.html#ad238a768fabf913f777a9fb4ca60159a">ADI_FEE_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02024">ADuCRF101.h:2024</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a1b114ee4b0f9754533a6065367fed5ba"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a1b114ee4b0f9754533a6065367fed5ba">ADI_I2C_TypeDef::I2CSRX</a></div><div class="ttdeci">__IO uint16_t I2CSRX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05125">ADuCRF101.h:5125</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_a3ba73a71dc0aa3ff85ecdcb4186dfa72"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#a3ba73a71dc0aa3ff85ecdcb4186dfa72">ADI_GPIO_TypeDef::GPSET</a></div><div class="ttdeci">__IO uint8_t GPSET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02528">ADuCRF101.h:2528</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a18a815606b0eb19ebdc462e2f8c94af3"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a18a815606b0eb19ebdc462e2f8c94af3">PWM_PAIR2_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00118">ADuCRF101.h:118</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html_adc31639807035e9c57cd16849e03d8db"><div class="ttname"><a href="structADI__TIMER__TypeDef.html#adc31639807035e9c57cd16849e03d8db">ADI_TIMER_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08767">ADuCRF101.h:8767</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a1796d116d3adf0abe9aa6184deffae90"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a1796d116d3adf0abe9aa6184deffae90">ADI_DMA_TypeDef::DMASWREQ</a></div><div class="ttdeci">__IO uint32_t DMASWREQ</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01203">ADuCRF101.h:1203</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_ac103f68ad7cb39309f31893b750d1f92"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#ac103f68ad7cb39309f31893b750d1f92">ADI_GPIO_TypeDef::GPOCE</a></div><div class="ttdeci">__IO uint8_t GPOCE</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02522">ADuCRF101.h:2522</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_ac940e24f4030e93353a42e97eb866e07"><div class="ttname"><a href="structADI__PWM__TypeDef.html#ac940e24f4030e93353a42e97eb866e07">ADI_PWM_TypeDef::RESERVED14</a></div><div class="ttdeci">__I uint16_t RESERVED14</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07876">ADuCRF101.h:7876</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html_a79af953adf093b7708525282adb57d73"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html#a79af953adf093b7708525282adb57d73">ADI_CLKCTL_TypeDef::CLKCON</a></div><div class="ttdeci">__IO uint16_t CLKCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00959">ADuCRF101.h:959</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a967ffdd25d39e192c8125a8fe8e2dd28"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a967ffdd25d39e192c8125a8fe8e2dd28">ADI_PWRCTL_TypeDef::SHUTDOWN</a></div><div class="ttdeci">__IO uint8_t SHUTDOWN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07759">ADuCRF101.h:7759</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a9ecabfd2126d9e6d029b4ae2ecea5ca5"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a9ecabfd2126d9e6d029b4ae2ecea5ca5">ADI_SPI_TypeDef::SPISTA</a></div><div class="ttdeci">__IO uint16_t SPISTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08258">ADuCRF101.h:8258</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a926baf6fd9f0f72397fafbb6aafa4d6a"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a926baf6fd9f0f72397fafbb6aafa4d6a">ADI_SPI_TypeDef::SPICON</a></div><div class="ttdeci">__IO uint16_t SPICON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08266">ADuCRF101.h:8266</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a2237d489de74f4e676fe65fe1332f788"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a2237d489de74f4e676fe65fe1332f788">ADI_I2C_TypeDef::I2CSCON</a></div><div class="ttdeci">__IO uint16_t I2CSCON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05121">ADuCRF101.h:5121</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_ac8171e59bfa66e90358ec9bc9bd306c4"><div class="ttname"><a href="structADI__I2C__TypeDef.html#ac8171e59bfa66e90358ec9bc9bd306c4">ADI_I2C_TypeDef::I2CADR1</a></div><div class="ttdeci">__IO uint8_t I2CADR1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05117">ADuCRF101.h:5117</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a494dfb06cfa6f92abc90db443feb4a2d"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a494dfb06cfa6f92abc90db443feb4a2d">ADI_DMA_TypeDef::DMAPDBPTR</a></div><div class="ttdeci">__IO uint32_t DMAPDBPTR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01200">ADuCRF101.h:1200</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a6c3247cc6c0a23ffaf07c33695498562"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a6c3247cc6c0a23ffaf07c33695498562">ADI_DMA_TypeDef::DMASTA</a></div><div class="ttdeci">__IO uint32_t DMASTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01198">ADuCRF101.h:1198</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a9f6302995cce17e80d530719319879d5"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a9f6302995cce17e80d530719319879d5">ADI_PWM_TypeDef::RESERVED5</a></div><div class="ttdeci">__I uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07858">ADuCRF101.h:7858</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_aef75b09b76d6e6f3ec0e72b34ae3abd2"><div class="ttname"><a href="structADI__WUT__TypeDef.html#aef75b09b76d6e6f3ec0e72b34ae3abd2">ADI_WUT_TypeDef::T2CLRI</a></div><div class="ttdeci">__IO uint16_t T2CLRI</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09368">ADuCRF101.h:9368</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_acc1c55efcfdedcd8b4b1cdefc7c1c71d"><div class="ttname"><a href="structADI__PWM__TypeDef.html#acc1c55efcfdedcd8b4b1cdefc7c1c71d">ADI_PWM_TypeDef::PWM2COM2</a></div><div class="ttdeci">__IO uint16_t PWM2COM2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07873">ADuCRF101.h:7873</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_ab2ceb3bdac221fbec142058c6484fe69"><div class="ttname"><a href="structADI__DMA__TypeDef.html#ab2ceb3bdac221fbec142058c6484fe69">ADI_DMA_TypeDef::DMAALTCLR</a></div><div class="ttdeci">__IO uint32_t DMAALTCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01210">ADuCRF101.h:1210</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_acc9245bdef023afee6831adca80c53ae"><div class="ttname"><a href="structADI__WDT__TypeDef.html#acc9245bdef023afee6831adca80c53ae">ADI_WDT_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09644">ADuCRF101.h:9644</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_acf3ae29e2cc6ca813277e59046220d5f"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#acf3ae29e2cc6ca813277e59046220d5f">ADI_INTERRUPT_TypeDef::EI0CFG</a></div><div class="ttdeci">__IO uint16_t EI0CFG</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05660">ADuCRF101.h:5660</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a9df119d8569701967a8214a8f49db567"><div class="ttname"><a href="structADI__UART__TypeDef.html#a9df119d8569701967a8214a8f49db567">ADI_UART_TypeDef::RESERVED7</a></div><div class="ttdeci">__I uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09091">ADuCRF101.h:9091</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_a457917cfb4ede5a54b2db3a4d8def0f3"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#a457917cfb4ede5a54b2db3a4d8def0f3">ADI_GPIO_TypeDef::GPOUT</a></div><div class="ttdeci">__IO uint8_t GPOUT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02526">ADuCRF101.h:2526</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78573b84a4133ef5812b33ce10dcba12">WDT_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00093">ADuCRF101.h:93</a></div></div>
<div class="ttc" id="structADI__ADC__TypeDef_html_a794429b5330d2722a801619ca4a45ae6"><div class="ttname"><a href="structADI__ADC__TypeDef.html#a794429b5330d2722a801619ca4a45ae6">ADI_ADC_TypeDef::ADCOF</a></div><div class="ttdeci">__IO uint16_t ADCOF</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00818">ADuCRF101.h:818</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a62246bca5f806b477216fc023ab3a4c6"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a62246bca5f806b477216fc023ab3a4c6">PWM_PAIR1_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00117">ADuCRF101.h:117</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a0119b698dbc69557e9261ec5b2487e32"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a0119b698dbc69557e9261ec5b2487e32">ADI_PWRCTL_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07754">ADuCRF101.h:7754</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a7b575be7fd4ccd13ec0cce60fcaa46de"><div class="ttname"><a href="structADI__UART__TypeDef.html#a7b575be7fd4ccd13ec0cce60fcaa46de">ADI_UART_TypeDef::COMMCR</a></div><div class="ttdeci">__IO uint8_t COMMCR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09084">ADuCRF101.h:9084</a></div></div>
<div class="ttc" id="structADI__GPIO__TypeDef_html_ad20a7fd90d71c30736004e1b78ccff4b"><div class="ttname"><a href="structADI__GPIO__TypeDef.html#ad20a7fd90d71c30736004e1b78ccff4b">ADI_GPIO_TypeDef::GPTGL</a></div><div class="ttdeci">__IO uint8_t GPTGL</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02532">ADuCRF101.h:2532</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00099">ADuCRF101.h:99</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a08ec85f15240018bc43c6df922208a83"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a08ec85f15240018bc43c6df922208a83">ADI_FEE_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02030">ADuCRF101.h:2030</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_ac1ed8dda1511f02804c5ed0eb4db27af"><div class="ttname"><a href="structADI__DMA__TypeDef.html#ac1ed8dda1511f02804c5ed0eb4db27af">ADI_DMA_TypeDef::DMAENSET</a></div><div class="ttdeci">__IO uint32_t DMAENSET</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01207">ADuCRF101.h:1207</a></div></div>
<div class="ttc" id="structADI__PWRCTL__TypeDef_html_a4667d26b8aecaff4f4051cd0e6ae0721"><div class="ttname"><a href="structADI__PWRCTL__TypeDef.html#a4667d26b8aecaff4f4051cd0e6ae0721">ADI_PWRCTL_TypeDef::PWRMOD</a></div><div class="ttdeci">__IO uint16_t PWRMOD</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07751">ADuCRF101.h:7751</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_ae07e727630c88cfa8f56301fb025c2b6"><div class="ttname"><a href="structADI__WUT__TypeDef.html#ae07e727630c88cfa8f56301fb025c2b6">ADI_WUT_TypeDef::T2VAL1</a></div><div class="ttdeci">__IO uint16_t T2VAL1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09346">ADuCRF101.h:9346</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a09aca22d9c250a0963bde0b5ff54b4ee"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a09aca22d9c250a0963bde0b5ff54b4ee">ADI_WDT_TypeDef::T3LD</a></div><div class="ttdeci">__IO uint16_t T3LD</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09643">ADuCRF101.h:9643</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_a7601118270ffe1ee2eb43dad4ad3ad0c"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#a7601118270ffe1ee2eb43dad4ad3ad0c">ADI_INTERRUPT_TypeDef::EI2CFG</a></div><div class="ttdeci">__IO uint16_t EI2CFG</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05664">ADuCRF101.h:5664</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00071">ADuCRF101.h:71</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a58cb3664b653773ddc23bafa7cc02559"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a58cb3664b653773ddc23bafa7cc02559">ADI_PWM_TypeDef::PWM0COM0</a></div><div class="ttdeci">__IO uint16_t PWM0COM0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07853">ADuCRF101.h:7853</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00072">ADuCRF101.h:72</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_ad3799b02ab11c3646ef0b3aebcf34e09"><div class="ttname"><a href="structADI__PWM__TypeDef.html#ad3799b02ab11c3646ef0b3aebcf34e09">ADI_PWM_TypeDef::RESERVED16</a></div><div class="ttdeci">__I uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07880">ADuCRF101.h:7880</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_ae3f2d0fbd9cbd79666cf02899ebb049b"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#ae3f2d0fbd9cbd79666cf02899ebb049b">ADI_INTERRUPT_TypeDef::RESERVED3</a></div><div class="ttdeci">__I uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05667">ADuCRF101.h:5667</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_ab12a6a4976a64c241eb30873fac0b86a"><div class="ttname"><a href="structADI__PWM__TypeDef.html#ab12a6a4976a64c241eb30873fac0b86a">ADI_PWM_TypeDef::PWM1COM2</a></div><div class="ttdeci">__IO uint16_t PWM1COM2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07865">ADuCRF101.h:7865</a></div></div>
<div class="ttc" id="structADI__RESET__TypeDef_html_a36b69e9441098cda59b829ff86f76f71"><div class="ttname"><a href="structADI__RESET__TypeDef.html#a36b69e9441098cda59b829ff86f76f71">ADI_RESET_TypeDef::RSTSTA</a></div><div class="ttdeci">__IO uint8_t RSTSTA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08163">ADuCRF101.h:8163</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a370ce16ac167ac697bb08b4e07d7d647"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a370ce16ac167ac697bb08b4e07d7d647">DMA_SPI0_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00113">ADuCRF101.h:113</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_ac8e34a8d9894136a9a35ffc7523aca79"><div class="ttname"><a href="structADI__SPI__TypeDef.html#ac8e34a8d9894136a9a35ffc7523aca79">ADI_SPI_TypeDef::SPICNT</a></div><div class="ttdeci">__IO uint16_t SPICNT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08270">ADuCRF101.h:8270</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a9552c1a79060ad0c45c09dc61e1b5157"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a9552c1a79060ad0c45c09dc61e1b5157">ADI_PWM_TypeDef::RESERVED10</a></div><div class="ttdeci">__I uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07868">ADuCRF101.h:7868</a></div></div>
<div class="ttc" id="structADI__UART__TypeDef_html_a8169b352469d2967754b13bb19aa0866"><div class="ttname"><a href="structADI__UART__TypeDef.html#a8169b352469d2967754b13bb19aa0866">ADI_UART_TypeDef::COMMSR</a></div><div class="ttdeci">__IO uint8_t COMMSR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09088">ADuCRF101.h:9088</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a42795aa1fa9748ac5069136f7ab5bdea"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a42795aa1fa9748ac5069136f7ab5bdea">ADI_WUT_TypeDef::T2WUFC0</a></div><div class="ttdeci">__IO uint16_t T2WUFC0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09356">ADuCRF101.h:9356</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_afb92aab579678d083f4428a120312e44"><div class="ttname"><a href="structADI__FEE__TypeDef.html#afb92aab579678d083f4428a120312e44">ADI_FEE_TypeDef::FEEPROH</a></div><div class="ttdeci">__IO uint16_t FEEPROH</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02041">ADuCRF101.h:2041</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_a5b1abb06b245ce362e6dfaf30ab367bc"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#a5b1abb06b245ce362e6dfaf30ab367bc">ADI_INTERRUPT_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05663">ADuCRF101.h:5663</a></div></div>
<div class="ttc" id="structADI__CLKCTL__TypeDef_html_aa0120e018f68c68747e30f543b5f5d3d"><div class="ttname"><a href="structADI__CLKCTL__TypeDef.html#aa0120e018f68c68747e30f543b5f5d3d">ADI_CLKCTL_TypeDef::CLKACT</a></div><div class="ttdeci">__IO uint16_t CLKACT</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00963">ADuCRF101.h:963</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a1fa16f74e93accef2b72182cf9cbb221"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a1fa16f74e93accef2b72182cf9cbb221">ADI_WUT_TypeDef::T2STA</a></div><div class="ttdeci">__IO uint16_t T2STA</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09366">ADuCRF101.h:9366</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_aac11deef128c6a9a9edac8efd7009ab7"><div class="ttname"><a href="structADI__WUT__TypeDef.html#aac11deef128c6a9a9edac8efd7009ab7">ADI_WUT_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09347">ADuCRF101.h:9347</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a18270516593de8fcecd2b1ce2db4041f"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a18270516593de8fcecd2b1ce2db4041f">ADI_WDT_TypeDef::T3CON</a></div><div class="ttdeci">__IO uint16_t T3CON</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09647">ADuCRF101.h:9647</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a7341c127636241fd97f253da428b759a"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a7341c127636241fd97f253da428b759a">ADI_FEE_TypeDef::RESERVED15</a></div><div class="ttdeci">__I uint16_t RESERVED15</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02054">ADuCRF101.h:2054</a></div></div>
<div class="ttc" id="structADI__DMA__TypeDef_html_a840d71b63782960bbebda92a0509d6a2"><div class="ttname"><a href="structADI__DMA__TypeDef.html#a840d71b63782960bbebda92a0509d6a2">ADI_DMA_TypeDef::DMAENCLR</a></div><div class="ttdeci">__IO uint32_t DMAENCLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l01208">ADuCRF101.h:1208</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1653c4a4ba70da089ca62aa5b4c6b0a8"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1653c4a4ba70da089ca62aa5b4c6b0a8">EINT4_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00087">ADuCRF101.h:87</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a5bc3c93ac23f68d8c03f2262d4586df5"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a5bc3c93ac23f68d8c03f2262d4586df5">ADI_FEE_TypeDef::RESERVED1</a></div><div class="ttdeci">__I uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02026">ADuCRF101.h:2026</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_a21f7b8f74120fd37212ad34b83b25b60"><div class="ttname"><a href="structADI__FEE__TypeDef.html#a21f7b8f74120fd37212ad34b83b25b60">ADI_FEE_TypeDef::FEEAEN2</a></div><div class="ttdeci">__IO uint16_t FEEAEN2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02057">ADuCRF101.h:2057</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_a1dd4ad7b04d616977f74aafe6d1380dc"><div class="ttname"><a href="structADI__PWM__TypeDef.html#a1dd4ad7b04d616977f74aafe6d1380dc">ADI_PWM_TypeDef::PWM2LEN</a></div><div class="ttdeci">__IO uint16_t PWM2LEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07875">ADuCRF101.h:7875</a></div></div>
<div class="ttc" id="structADI__WUT__TypeDef_html_a0f73be42af4872b064274f334e5f0c25"><div class="ttname"><a href="structADI__WUT__TypeDef.html#a0f73be42af4872b064274f334e5f0c25">ADI_WUT_TypeDef::RESERVED5</a></div><div class="ttdeci">__I uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09355">ADuCRF101.h:9355</a></div></div>
<div class="ttc" id="structADI__WDT__TypeDef_html_a8f9949d40d4a2ef4b35f24d1fcc2f457"><div class="ttname"><a href="structADI__WDT__TypeDef.html#a8f9949d40d4a2ef4b35f24d1fcc2f457">ADI_WDT_TypeDef::RESERVED2</a></div><div class="ttdeci">__I uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l09648">ADuCRF101.h:9648</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_ad0b8a6f733b74c4cc5cf2f911ef051f1"><div class="ttname"><a href="structADI__PWM__TypeDef.html#ad0b8a6f733b74c4cc5cf2f911ef051f1">ADI_PWM_TypeDef::PWM3LEN</a></div><div class="ttdeci">__IO uint16_t PWM3LEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07883">ADuCRF101.h:7883</a></div></div>
<div class="ttc" id="structADI__PWM__TypeDef_html_aa48b0abd0863d0c8f2e0bc4eaa2e642e"><div class="ttname"><a href="structADI__PWM__TypeDef.html#aa48b0abd0863d0c8f2e0bc4eaa2e642e">ADI_PWM_TypeDef::PWM1LEN</a></div><div class="ttdeci">__IO uint16_t PWM1LEN</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l07867">ADuCRF101.h:7867</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_a3820f9e89eeb3a8579883e4db83057bd"><div class="ttname"><a href="structADI__I2C__TypeDef.html#a3820f9e89eeb3a8579883e4db83057bd">ADI_I2C_TypeDef::I2CSTX</a></div><div class="ttdeci">__IO uint16_t I2CSTX</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05127">ADuCRF101.h:5127</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html_a8f394068d7fe6989413c7f97944ee27f"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html#a8f394068d7fe6989413c7f97944ee27f">ADI_INTERRUPT_TypeDef::NMICLR</a></div><div class="ttdeci">__IO uint8_t NMICLR</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05668">ADuCRF101.h:5668</a></div></div>
<div class="ttc" id="structADI__INTERRUPT__TypeDef_html"><div class="ttname"><a href="structADI__INTERRUPT__TypeDef.html">ADI_INTERRUPT_TypeDef</a></div><div class="ttdoc">Interrupts (pADI_INTERRUPT) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05659">ADuCRF101.h:5659</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0e2f49817e68edd107b2b4c7b8fd09e6"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0e2f49817e68edd107b2b4c7b8fd09e6">EINT6_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00089">ADuCRF101.h:89</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html_aa55c7b6ea458076d8ebe4803d55066f0"><div class="ttname"><a href="structADI__I2C__TypeDef.html#aa55c7b6ea458076d8ebe4803d55066f0">ADI_I2C_TypeDef::I2CID1</a></div><div class="ttdeci">__IO uint16_t I2CID1</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05133">ADuCRF101.h:5133</a></div></div>
<div class="ttc" id="structADI__TIMER__TypeDef_html"><div class="ttname"><a href="structADI__TIMER__TypeDef.html">ADI_TIMER_TypeDef</a></div><div class="ttdoc">Timer 0 (pADI_TM0) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08763">ADuCRF101.h:8763</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9b2c84454e9c6c67b640fbe88660a599"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9b2c84454e9c6c67b640fbe88660a599">DMA_I2CM_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00110">ADuCRF101.h:110</a></div></div>
<div class="ttc" id="group__Peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l00077">ADuCRF101.h:77</a></div></div>
<div class="ttc" id="structADI__I2C__TypeDef_html"><div class="ttname"><a href="structADI__I2C__TypeDef.html">ADI_I2C_TypeDef</a></div><div class="ttdoc">I2C (pADI_I2C) </div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l05102">ADuCRF101.h:5102</a></div></div>
<div class="ttc" id="structADI__SPI__TypeDef_html_a8ddce03c77ccf707cc8e53201205cdae"><div class="ttname"><a href="structADI__SPI__TypeDef.html#a8ddce03c77ccf707cc8e53201205cdae">ADI_SPI_TypeDef::RESERVED0</a></div><div class="ttdeci">__I uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l08259">ADuCRF101.h:8259</a></div></div>
<div class="ttc" id="structADI__FEE__TypeDef_html_aa693af6402e14eb458d566aac93af3e8"><div class="ttname"><a href="structADI__FEE__TypeDef.html#aa693af6402e14eb458d566aac93af3e8">ADI_FEE_TypeDef::FEEAEN0</a></div><div class="ttdeci">__IO uint16_t FEEAEN0</div><div class="ttdef"><b>Definition:</b> <a href="ADuCRF101_8h_source.html#l02053">ADuCRF101.h:2053</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:49 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
