

================================================================
== Vivado HLS Report for 'keccak_squeezeblocks_1'
================================================================
* Date:           Tue Apr  4 23:20:59 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 us | 6.812 ns |   1.25 us  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      241|      241| 2.410 ms | 2.410 ms |  241|  241|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_KeccakF1600_StatePer_1_fu_118  |KeccakF1600_StatePer_1  |       50|       50| 0.500 ms | 0.500 ms |   50|   50|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      240|      240|       240|          -|          -|     1|    no    |
        | + Loop 1.1      |      187|      187|        11|          -|          -|    17|    no    |
        |  ++ Loop 1.1.1  |        8|        8|         1|          -|          -|     8|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 6 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %1" [fips202.c:474]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_01 = phi i1 [ true, %0 ], [ false, %6 ]"   --->   Operation 8 'phi' 'p_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_rec = phi i8 [ 0, %0 ], [ %add_ln478, %6 ]" [fips202.c:478]   --->   Operation 9 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %p_01, label %2, label %7" [fips202.c:474]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 12 'call' <Predicate = (p_01)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void" [fips202.c:481]   --->   Operation 13 'ret' <Predicate = (!p_01)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @KeccakF1600_StatePer.1([25 x i64]* %s)" [fips202.c:475]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (1.35ns)   --->   "br label %store64.2.exit" [fips202.c:476]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.35>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %2 ], [ %i, %store64.2.exit.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 17 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (1.21ns)   --->   "%icmp_ln476 = icmp eq i5 %i_0, -15" [fips202.c:476]   --->   Operation 18 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (1.54ns)   --->   "%i = add i5 %i_0, 1" [fips202.c:476]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln476, label %6, label %3" [fips202.c:476]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln477 = zext i5 %i_0 to i64" [fips202.c:477]   --->   Operation 21 'zext' 'zext_ln477' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%s_addr = getelementptr [25 x i64]* %s, i64 0, i64 %zext_ln477" [fips202.c:477]   --->   Operation 22 'getelementptr' 's_addr' <Predicate = (!icmp_ln476)> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 23 'load' 's_load' <Predicate = (!icmp_ln476)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_4 : Operation 24 [1/1] (1.71ns)   --->   "%add_ln478 = add i8 %p_0_rec, -120" [fips202.c:478]   --->   Operation 24 'add' 'add_ln478' <Predicate = (icmp_ln476)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %1" [fips202.c:480]   --->   Operation 25 'br' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [fips202.c:477]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (2.77ns)   --->   "%s_load = load i64* %s_addr, align 8" [fips202.c:477]   --->   Operation 27 'load' 's_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_5 : Operation 28 [1/1] (1.35ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.35>

State 6 <SV = 5> <Delay = 6.24>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%i_0_i = phi i4 [ 0, %3 ], [ %i_31, %5 ]"   --->   Operation 29 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.21ns)   --->   "%icmp_ln47 = icmp eq i4 %i_0_i, -8" [fips202.c:47->fips202.c:477]   --->   Operation 30 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 31 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (1.49ns)   --->   "%i_31 = add i4 %i_0_i, 1" [fips202.c:47->fips202.c:477]   --->   Operation 32 'add' 'i_31' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %store64.2.exit.loopexit, label %5" [fips202.c:47->fips202.c:477]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i4 %i_0_i to i3" [fips202.c:48->fips202.c:477]   --->   Operation 34 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln17 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln48, i3 0)" [fips202.c:48->fips202.c:477]   --->   Operation 35 'bitconcatenate' 'shl_ln17' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %shl_ln17 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 36 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (3.47ns)   --->   "%lshr_ln48 = lshr i64 %s_load, %zext_ln48" [fips202.c:48->fips202.c:477]   --->   Operation 37 'lshr' 'lshr_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln48_2 = trunc i64 %lshr_ln48 to i8" [fips202.c:48->fips202.c:477]   --->   Operation 38 'trunc' 'trunc_ln48_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln48_4 = zext i4 %i_0_i to i8" [fips202.c:48->fips202.c:477]   --->   Operation 39 'zext' 'zext_ln48_4' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_3 = add i8 %zext_ln48_4, %shl_ln" [fips202.c:48->fips202.c:477]   --->   Operation 40 'add' 'add_ln48_3' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 41 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln48 = add i8 %p_0_rec, %add_ln48_3" [fips202.c:48->fips202.c:477]   --->   Operation 41 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.02> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln48_5 = zext i8 %add_ln48 to i64" [fips202.c:48->fips202.c:477]   --->   Operation 42 'zext' 'zext_ln48_5' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [136 x i8]* %out_r, i64 0, i64 %zext_ln48_5" [fips202.c:48->fips202.c:477]   --->   Operation 43 'getelementptr' 'out_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.77ns)   --->   "store i8 %trunc_ln48_2, i8* %out_addr, align 1" [fips202.c:48->fips202.c:477]   --->   Operation 44 'store' <Predicate = (!icmp_ln47)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 136> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "br label %4" [fips202.c:47->fips202.c:477]   --->   Operation 45 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %store64.2.exit"   --->   Operation 46 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln474     (br               ) [ 0111111]
p_01         (phi              ) [ 0011111]
p_0_rec      (phi              ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
br_ln474     (br               ) [ 0000000]
ret_ln481    (ret              ) [ 0000000]
call_ln475   (call             ) [ 0000000]
br_ln476     (br               ) [ 0011111]
i_0          (phi              ) [ 0000110]
empty_59     (speclooptripcount) [ 0000000]
icmp_ln476   (icmp             ) [ 0011111]
i            (add              ) [ 0011111]
br_ln476     (br               ) [ 0000000]
zext_ln477   (zext             ) [ 0000000]
s_addr       (getelementptr    ) [ 0000010]
add_ln478    (add              ) [ 0111111]
br_ln480     (br               ) [ 0111111]
shl_ln       (bitconcatenate   ) [ 0000001]
s_load       (load             ) [ 0000001]
br_ln47      (br               ) [ 0011111]
i_0_i        (phi              ) [ 0000001]
icmp_ln47    (icmp             ) [ 0011111]
empty_60     (speclooptripcount) [ 0000000]
i_31         (add              ) [ 0011111]
br_ln47      (br               ) [ 0000000]
trunc_ln48   (trunc            ) [ 0000000]
shl_ln17     (bitconcatenate   ) [ 0000000]
zext_ln48    (zext             ) [ 0000000]
lshr_ln48    (lshr             ) [ 0000000]
trunc_ln48_2 (trunc            ) [ 0000000]
zext_ln48_4  (zext             ) [ 0000000]
add_ln48_3   (add              ) [ 0000000]
add_ln48     (add              ) [ 0000000]
zext_ln48_5  (zext             ) [ 0000000]
out_addr     (getelementptr    ) [ 0000000]
store_ln48   (store            ) [ 0000000]
br_ln47      (br               ) [ 0011111]
br_ln0       (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePer.1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="s_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_addr/4 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="5" slack="0"/>
<pin id="53" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="out_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="8" slack="0"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/6 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln48_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/6 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_01_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_01 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="p_01_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="1" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="p_0_rec_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="1"/>
<pin id="85" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="p_0_rec_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="1"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="8" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="1"/>
<pin id="97" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="5" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_0_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_0_i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_KeccakF1600_StatePer_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="64" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln475/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln476_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="5" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln476/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln477_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln477/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln478_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="2"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="5" slack="1"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln47_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="i_31_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="trunc_ln48_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="shl_ln17_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln17/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln48_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="lshr_ln48_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="64" slack="1"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln48/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln48_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48_2/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln48_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_4/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln48_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_3/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln48_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="4"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln48_5_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_5/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="223" class="1005" name="s_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="s_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="add_ln478_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln478 "/>
</bind>
</comp>

<comp id="233" class="1005" name="shl_ln_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="1"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="238" class="1005" name="s_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_31_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="70" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="70" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="87" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="99" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="99" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="99" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="147"><net_src comp="83" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="30" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="95" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="111" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="111" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="111" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="185" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="198"><net_src comp="111" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="83" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="221"><net_src comp="132" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="226"><net_src comp="44" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="231"><net_src comp="143" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="236"><net_src comp="149" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="241"><net_src comp="51" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="249"><net_src comp="163" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 }
	Port: s | {2 3 }
 - Input state : 
	Port: keccak_squeezeblocks.1 : s | {2 3 4 5 }
	Port: keccak_squeezeblocks.1 : KeccakF_RoundConstan | {2 3 }
  - Chain level:
	State 1
	State 2
		br_ln474 : 1
	State 3
	State 4
		icmp_ln476 : 1
		i : 1
		br_ln476 : 2
		zext_ln477 : 1
		s_addr : 2
		s_load : 3
	State 5
	State 6
		icmp_ln47 : 1
		i_31 : 1
		br_ln47 : 2
		trunc_ln48 : 1
		shl_ln17 : 2
		zext_ln48 : 3
		lshr_ln48 : 4
		trunc_ln48_2 : 5
		zext_ln48_4 : 1
		add_ln48_3 : 2
		add_ln48 : 3
		zext_ln48_5 : 4
		out_addr : 5
		store_ln48 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_KeccakF1600_StatePer_1_fu_118 | 11.5955 |   4945  |  16607  |
|----------|-----------------------------------|---------|---------|---------|
|   lshr   |          lshr_ln48_fu_185         |    0    |    0    |   182   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_132             |    0    |    0    |    15   |
|          |          add_ln478_fu_143         |    0    |    0    |    15   |
|    add   |            i_31_fu_163            |    0    |    0    |    13   |
|          |         add_ln48_3_fu_199         |    0    |    0    |    8    |
|          |          add_ln48_fu_204          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln476_fu_126         |    0    |    0    |    11   |
|          |          icmp_ln47_fu_157         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|          |         zext_ln477_fu_138         |    0    |    0    |    0    |
|   zext   |          zext_ln48_fu_181         |    0    |    0    |    0    |
|          |         zext_ln48_4_fu_195        |    0    |    0    |    0    |
|          |         zext_ln48_5_fu_210        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_149           |    0    |    0    |    0    |
|          |          shl_ln17_fu_173          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln48_fu_169         |    0    |    0    |    0    |
|          |        trunc_ln48_2_fu_190        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   | 11.5955 |   4945  |  16868  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|add_ln478_reg_228|    8   |
|  i_0_i_reg_107  |    4   |
|    i_0_reg_95   |    5   |
|   i_31_reg_246  |    4   |
|    i_reg_218    |    5   |
|   p_01_reg_70   |    1   |
|  p_0_rec_reg_83 |    8   |
|  s_addr_reg_223 |    5   |
|  s_load_reg_238 |   64   |
|  shl_ln_reg_233 |    8   |
+-----------------+--------+
|      Total      |   112  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   5  |   10   ||    9    |
|    p_01_reg_70   |  p0  |   2  |   1  |    2   |
|  p_0_rec_reg_83  |  p0  |   2  |   8  |   16   ||    9    |
|    i_0_reg_95    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   38   ||   5.4   ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |  4945  |  16868 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |   16   |  5057  |  16895 |
+-----------+--------+--------+--------+
