// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "07/04/2019 21:06:13"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module AudioPin (
	AUD_BCLK,
	CLOCK_50,
	SW,
	KEY,
	AUD_DACLRCK,
	AUD_XCK,
	AUD_DACDAT,
	LEDG,
	LEDR,
	readdata);
output 	AUD_BCLK;
input 	CLOCK_50;
input 	[17:0] SW;
input 	[3:3] KEY;
output 	AUD_DACLRCK;
output 	AUD_XCK;
output 	AUD_DACDAT;
output 	[0:0] LEDG;
output 	[15:0] LEDR;
output 	[31:0] readdata;

// Design Ports Information
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[31]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[30]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[29]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[28]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[27]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[26]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[25]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[24]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[23]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[22]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[20]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[19]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[18]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[17]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[16]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[15]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[14]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[13]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[12]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[11]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[10]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[8]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[7]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[4]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[3]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[2]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("AudioPin_v.sdo");
// synopsys translate_on

wire \KEY[3]~input_o ;
wire \SW[16]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[17]~input_o ;
wire \inst|codecInt|bclk_counter~0_combout ;
wire \inst|codecInt|Add0~1_combout ;
wire \inst|codecInt|Add0~0_combout ;
wire \inst|codecInt|lrck_counter[0]~5_combout ;
wire \inst|codecInt|bclk_last~0_combout ;
wire \inst|codecInt|bclk_last~q ;
wire \inst|codecInt|lrck_counter[2]~15_combout ;
wire \inst|codecInt|lrck_counter[0]~6 ;
wire \inst|codecInt|lrck_counter[1]~7_combout ;
wire \inst|codecInt|lrck_counter[1]~8 ;
wire \inst|codecInt|lrck_counter[2]~9_combout ;
wire \inst|codecInt|lrck_counter[2]~10 ;
wire \inst|codecInt|lrck_counter[3]~11_combout ;
wire \inst|codecInt|lrck_counter[3]~12 ;
wire \inst|codecInt|lrck_counter[4]~13_combout ;
wire \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \inst|codecInt|lrck_last~0_combout ;
wire \inst|codecInt|lrck_last~q ;
wire \inst|memoInt|state.BEGIN~0_combout ;
wire \inst|memoInt|state.BEGIN~q ;
wire \inst|memoInt|state~14_combout ;
wire \inst|memoInt|state.GET_INITIAL~q ;
wire \inst|memoInt|Selector0~0_combout ;
wire \inst|memoInt|state.WAIT_INITIAL~q ;
wire \inst|memoInt|state~15_combout ;
wire \inst|memoInt|state.GET_FINAL~q ;
wire \inst|memoInt|always2~0_combout ;
wire \inst|memoInt|Selector1~0_combout ;
wire \inst|memoInt|state.WAIT_FINAL~q ;
wire \inst|memoInt|state~16_combout ;
wire \inst|memoInt|state.SET_BEGINNING~q ;
wire \inst|memoInt|addr~6_combout ;
wire \inst|memoInt|ftMem|state.00~q ;
wire \inst|memoInt|initialPosition[14]~feeder_combout ;
wire \inst|memoInt|initialPosition[3]~0_combout ;
wire \inst|memoInt|ftMem|addrOut~0_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store~q ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ;
wire \inst|memoInt|addr~7_combout ;
wire \inst|memoInt|Add1~1 ;
wire \inst|memoInt|Add1~3 ;
wire \inst|memoInt|Add1~5 ;
wire \inst|memoInt|Add1~7 ;
wire \inst|memoInt|Add1~9 ;
wire \inst|memoInt|Add1~11 ;
wire \inst|memoInt|Add1~12_combout ;
wire \inst|memoInt|Add1~13 ;
wire \inst|memoInt|Add1~14_combout ;
wire \inst|memoInt|Add1~15 ;
wire \inst|memoInt|Add1~16_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ;
wire \inst|memoInt|ftMem|addrOut[11]~15_combout ;
wire \inst|memoInt|ftMem|addrOut[12]~16_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \inst|memoInt|ftMem|dataOut~14_combout ;
wire \inst|memoInt|ftMem|state~10_combout ;
wire \inst|memoInt|ftMem|state.SET_ADDR~q ;
wire \inst|memoInt|ftMem|state~9_combout ;
wire \inst|memoInt|ftMem|state.READ~q ;
wire \inst|memoInt|ftMem|dataOut[11]~1_combout ;
wire \inst|memoInt|finalPosition~14_combout ;
wire \inst|memoInt|Add0~1 ;
wire \inst|memoInt|Add0~3 ;
wire \inst|memoInt|Add0~5 ;
wire \inst|memoInt|Add0~7 ;
wire \inst|memoInt|Add0~9 ;
wire \inst|memoInt|Add0~11 ;
wire \inst|memoInt|Add0~13 ;
wire \inst|memoInt|Add0~15 ;
wire \inst|memoInt|Add0~17 ;
wire \inst|memoInt|Add0~19 ;
wire \inst|memoInt|Add0~20_combout ;
wire \inst|memoInt|Add1~17 ;
wire \inst|memoInt|Add1~19 ;
wire \inst|memoInt|Add1~20_combout ;
wire \inst|memoInt|addr~13_combout ;
wire \inst|memoInt|Selector4~0_combout ;
wire \inst|memoInt|state.END~q ;
wire \inst|memoInt|addr[12]~5_combout ;
wire \inst|memoInt|ftMem|addrOut[10]~14_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \inst|memoInt|ftMem|dataOut~13_combout ;
wire \inst|memoInt|finalPosition~13_combout ;
wire \inst|memoInt|Add0~18_combout ;
wire \inst|memoInt|Add1~18_combout ;
wire \inst|memoInt|addr~10_combout ;
wire \inst|memoInt|ftMem|addrOut[9]~13_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \inst|memoInt|ftMem|dataOut~12_combout ;
wire \inst|memoInt|finalPosition~12_combout ;
wire \inst|memoInt|Add0~16_combout ;
wire \inst|memoInt|addr~11_combout ;
wire \inst|memoInt|ftMem|addrOut[8]~12_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \inst|memoInt|ftMem|dataOut~11_combout ;
wire \inst|memoInt|finalPosition~11_combout ;
wire \inst|memoInt|Add0~14_combout ;
wire \inst|memoInt|addr~8_combout ;
wire \inst|memoInt|ftMem|addrOut[7]~11_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \inst|memoInt|ftMem|dataOut~10_combout ;
wire \inst|memoInt|finalPosition~10_combout ;
wire \inst|memoInt|Add0~12_combout ;
wire \inst|memoInt|addr~9_combout ;
wire \inst|memoInt|ftMem|addrOut[6]~10_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \inst|memoInt|ftMem|dataOut~9_combout ;
wire \inst|memoInt|finalPosition~9_combout ;
wire \inst|memoInt|Add0~10_combout ;
wire \inst|memoInt|addr[5]~4_combout ;
wire \inst|memoInt|Add1~10_combout ;
wire \inst|memoInt|ftMem|addrOut[5]~9_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \inst|memoInt|ftMem|dataOut~8_combout ;
wire \inst|memoInt|finalPosition~8_combout ;
wire \inst|memoInt|Add0~8_combout ;
wire \inst|memoInt|addr[4]~3_combout ;
wire \inst|memoInt|Add1~8_combout ;
wire \inst|memoInt|ftMem|addrOut[4]~8_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \inst|memoInt|ftMem|dataOut~7_combout ;
wire \inst|memoInt|finalPosition~7_combout ;
wire \inst|memoInt|Add0~6_combout ;
wire \inst|memoInt|addr[3]~2_combout ;
wire \inst|memoInt|Add1~6_combout ;
wire \inst|memoInt|ftMem|addrOut[3]~7_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \inst|memoInt|ftMem|dataOut~6_combout ;
wire \inst|memoInt|finalPosition~6_combout ;
wire \inst|memoInt|Add0~4_combout ;
wire \inst|memoInt|addr[2]~1_combout ;
wire \inst|memoInt|Add1~4_combout ;
wire \inst|memoInt|ftMem|addrOut[2]~6_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \inst|memoInt|ftMem|dataOut~5_combout ;
wire \inst|memoInt|finalPosition~5_combout ;
wire \inst|memoInt|Add0~2_combout ;
wire \inst|memoInt|addr[1]~0_combout ;
wire \inst|memoInt|Add1~2_combout ;
wire \inst|memoInt|ftMem|addrOut[1]~5_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \inst|memoInt|ftMem|dataOut~4_combout ;
wire \inst|memoInt|finalPosition~3_combout ;
wire \inst|memoInt|Add0~0_combout ;
wire \inst|memoInt|Add1~0_combout ;
wire \inst|memoInt|Selector20~1_combout ;
wire \inst|memoInt|Selector20~0_combout ;
wire \inst|memoInt|Selector20~2_combout ;
wire \inst|memoInt|ftMem|addrOut[0]~4_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \inst|memoInt|ftMem|dataOut~16_combout ;
wire \inst|memoInt|finalPosition~16_combout ;
wire \inst|memoInt|Add0~21 ;
wire \inst|memoInt|Add0~23 ;
wire \inst|memoInt|Add0~25 ;
wire \inst|memoInt|Add0~26_combout ;
wire \inst|memoInt|Add1~25 ;
wire \inst|memoInt|Add1~26_combout ;
wire \inst|memoInt|addr~14_combout ;
wire \inst|memoInt|ftMem|addrOut[13]~3_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \inst|memoInt|ftMem|dataOut~3_combout ;
wire \inst|memoInt|finalPosition~2_combout ;
wire \inst|memoInt|Add0~27 ;
wire \inst|memoInt|Add0~28_combout ;
wire \inst|memoInt|Add1~27 ;
wire \inst|memoInt|Add1~28_combout ;
wire \inst|memoInt|addr~17_combout ;
wire \inst|memoInt|ftMem|addrOut[14]~2_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \inst|memoInt|ftMem|dataOut~15_combout ;
wire \inst|memoInt|finalPosition~15_combout ;
wire \inst|memoInt|Add0~22_combout ;
wire \inst|memoInt|Add1~21 ;
wire \inst|memoInt|Add1~22_combout ;
wire \inst|memoInt|addr~12_combout ;
wire \inst|memoInt|Add1~23 ;
wire \inst|memoInt|Add1~24_combout ;
wire \inst|memoInt|Add0~24_combout ;
wire \inst|memoInt|addr~15_combout ;
wire \inst|memoInt|finalPosition[13]~4_combout ;
wire \inst|memoInt|Equal0~8_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \inst|memoInt|ftMem|dataOut~0_combout ;
wire \inst|memoInt|finalPosition~0_combout ;
wire \inst|memoInt|Add0~29 ;
wire \inst|memoInt|Add0~30_combout ;
wire \inst|memoInt|Add1~29 ;
wire \inst|memoInt|Add1~30_combout ;
wire \inst|memoInt|addr~16_combout ;
wire \inst|memoInt|finalPosition[15]~feeder_combout ;
wire \inst|memoInt|Equal0~9_combout ;
wire \inst|memoInt|Equal0~0_combout ;
wire \inst|memoInt|Equal0~2_combout ;
wire \inst|memoInt|finalPosition[3]~feeder_combout ;
wire \inst|memoInt|Equal0~1_combout ;
wire \inst|memoInt|Equal0~3_combout ;
wire \inst|memoInt|Equal0~4_combout ;
wire \inst|memoInt|Equal0~6_combout ;
wire \inst|memoInt|finalPosition[9]~feeder_combout ;
wire \inst|memoInt|Equal0~5_combout ;
wire \inst|memoInt|Equal0~7_combout ;
wire \inst|memoInt|Equal0~10_combout ;
wire \inst|memoInt|Selector3~0_combout ;
wire \inst|memoInt|state.WAIT_ADDR~q ;
wire \inst|memoInt|Selector2~0_combout ;
wire \inst|memoInt|state.GET_ADDR~q ;
wire \inst|memoInt|fetchReset~0_combout ;
wire \inst|memoInt|ftMem|state~8_combout ;
wire \inst|memoInt|ftMem|state.END~q ;
wire \inst|memoInt|ftMem|addrOut[15]~1_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \inst|memoInt|ftMem|dataOut~2_combout ;
wire \inst|memoInt|finalPosition~1_combout ;
wire \inst|memoInt|dataOut[14]~feeder_combout ;
wire \inst|memoInt|dataOut[9]~0_combout ;
wire \inst|memoInt|dataOut[12]~feeder_combout ;
wire \inst|memoInt|dataOut[15]~feeder_combout ;
wire \inst|codecInt|dataBuffer[19]~1_combout ;
wire \inst|codecInt|dataBuffer~32_combout ;
wire \inst|codecInt|dataBuffer~33_combout ;
wire \inst|codecInt|dataBuffer~31_combout ;
wire \inst|codecInt|dataBuffer~30_combout ;
wire \inst|codecInt|dataBuffer~29_combout ;
wire \inst|codecInt|dataBuffer~28_combout ;
wire \inst|codecInt|dataBuffer~27_combout ;
wire \inst|codecInt|dataBuffer~26_combout ;
wire \inst|codecInt|dataBuffer~25_combout ;
wire \inst|codecInt|dataBuffer~24_combout ;
wire \inst|codecInt|dataBuffer~23_combout ;
wire \inst|codecInt|dataBuffer~22_combout ;
wire \inst|codecInt|dataBuffer~21_combout ;
wire \inst|codecInt|dataBuffer~20_combout ;
wire \inst|codecInt|dataBuffer~19_combout ;
wire \inst|codecInt|dataBuffer~18_combout ;
wire \inst|codecInt|dataBuffer~17_combout ;
wire \inst|codecInt|dataBuffer~16_combout ;
wire \inst|codecInt|dataBuffer~15_combout ;
wire \inst|codecInt|dataBuffer~14_combout ;
wire \inst|codecInt|dataBuffer~13_combout ;
wire \inst|codecInt|dataBuffer~12_combout ;
wire \inst|codecInt|dataBuffer~11_combout ;
wire \inst|codecInt|dataBuffer~10_combout ;
wire \inst|codecInt|dataBuffer~9_combout ;
wire \inst|codecInt|dataBuffer~8_combout ;
wire \inst|codecInt|dataBuffer~7_combout ;
wire \inst|codecInt|dataBuffer~6_combout ;
wire \inst|codecInt|dataBuffer~5_combout ;
wire \inst|codecInt|dataBuffer~4_combout ;
wire \inst|codecInt|dataBuffer~3_combout ;
wire \inst|codecInt|dataBuffer~2_combout ;
wire \inst|codecInt|dataBuffer~0_combout ;
wire \SW[15]~input_o ;
wire \SW[14]~input_o ;
wire \SW[13]~input_o ;
wire \SW[12]~input_o ;
wire \SW[11]~input_o ;
wire \SW[10]~input_o ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire [2:0] \inst|codecInt|bclk_counter ;
wire [15:0] \inst|memoInt|addr ;
wire [4:0] \inst|codecInt|lrck_counter ;
wire [15:0] \inst|memoInt|dataOut ;
wire [4:0] \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \inst|codecInt|dataBuffer ;
wire [15:0] \inst|memoInt|finalPosition ;
wire [15:0] \inst|memoInt|ftMem|dataOut ;
wire [2:0] \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a ;
wire [15:0] \inst|memoInt|initialPosition ;

wire [4:0] \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;

assign \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [0] = \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [1] = \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [2] = \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [3] = \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [4] = \inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(\inst|codecInt|bclk_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(\inst|codecInt|lrck_counter [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(\inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(\inst|codecInt|dataBuffer [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\inst|codecInt|dataBuffer [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDG[0]),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\SW[9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\SW[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\SW[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\SW[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\SW[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\SW[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\SW[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\SW[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \readdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[31]),
	.obar());
// synopsys translate_off
defparam \readdata[31]~output .bus_hold = "false";
defparam \readdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \readdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[30]),
	.obar());
// synopsys translate_off
defparam \readdata[30]~output .bus_hold = "false";
defparam \readdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \readdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[29]),
	.obar());
// synopsys translate_off
defparam \readdata[29]~output .bus_hold = "false";
defparam \readdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \readdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[28]),
	.obar());
// synopsys translate_off
defparam \readdata[28]~output .bus_hold = "false";
defparam \readdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \readdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[27]),
	.obar());
// synopsys translate_off
defparam \readdata[27]~output .bus_hold = "false";
defparam \readdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \readdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[26]),
	.obar());
// synopsys translate_off
defparam \readdata[26]~output .bus_hold = "false";
defparam \readdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \readdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[25]),
	.obar());
// synopsys translate_off
defparam \readdata[25]~output .bus_hold = "false";
defparam \readdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \readdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[24]),
	.obar());
// synopsys translate_off
defparam \readdata[24]~output .bus_hold = "false";
defparam \readdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \readdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[23]),
	.obar());
// synopsys translate_off
defparam \readdata[23]~output .bus_hold = "false";
defparam \readdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \readdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[22]),
	.obar());
// synopsys translate_off
defparam \readdata[22]~output .bus_hold = "false";
defparam \readdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \readdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[21]),
	.obar());
// synopsys translate_off
defparam \readdata[21]~output .bus_hold = "false";
defparam \readdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \readdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[20]),
	.obar());
// synopsys translate_off
defparam \readdata[20]~output .bus_hold = "false";
defparam \readdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \readdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[19]),
	.obar());
// synopsys translate_off
defparam \readdata[19]~output .bus_hold = "false";
defparam \readdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \readdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[18]),
	.obar());
// synopsys translate_off
defparam \readdata[18]~output .bus_hold = "false";
defparam \readdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \readdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[17]),
	.obar());
// synopsys translate_off
defparam \readdata[17]~output .bus_hold = "false";
defparam \readdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \readdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[16]),
	.obar());
// synopsys translate_off
defparam \readdata[16]~output .bus_hold = "false";
defparam \readdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \readdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[15]),
	.obar());
// synopsys translate_off
defparam \readdata[15]~output .bus_hold = "false";
defparam \readdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \readdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[14]),
	.obar());
// synopsys translate_off
defparam \readdata[14]~output .bus_hold = "false";
defparam \readdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \readdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[13]),
	.obar());
// synopsys translate_off
defparam \readdata[13]~output .bus_hold = "false";
defparam \readdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \readdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[12]),
	.obar());
// synopsys translate_off
defparam \readdata[12]~output .bus_hold = "false";
defparam \readdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \readdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[11]),
	.obar());
// synopsys translate_off
defparam \readdata[11]~output .bus_hold = "false";
defparam \readdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \readdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[10]),
	.obar());
// synopsys translate_off
defparam \readdata[10]~output .bus_hold = "false";
defparam \readdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \readdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[9]),
	.obar());
// synopsys translate_off
defparam \readdata[9]~output .bus_hold = "false";
defparam \readdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \readdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[8]),
	.obar());
// synopsys translate_off
defparam \readdata[8]~output .bus_hold = "false";
defparam \readdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \readdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[7]),
	.obar());
// synopsys translate_off
defparam \readdata[7]~output .bus_hold = "false";
defparam \readdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \readdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[6]),
	.obar());
// synopsys translate_off
defparam \readdata[6]~output .bus_hold = "false";
defparam \readdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \readdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[5]),
	.obar());
// synopsys translate_off
defparam \readdata[5]~output .bus_hold = "false";
defparam \readdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \readdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[4]),
	.obar());
// synopsys translate_off
defparam \readdata[4]~output .bus_hold = "false";
defparam \readdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \readdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[3]),
	.obar());
// synopsys translate_off
defparam \readdata[3]~output .bus_hold = "false";
defparam \readdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \readdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[2]),
	.obar());
// synopsys translate_off
defparam \readdata[2]~output .bus_hold = "false";
defparam \readdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \readdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[1]),
	.obar());
// synopsys translate_off
defparam \readdata[1]~output .bus_hold = "false";
defparam \readdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \readdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(readdata[0]),
	.obar());
// synopsys translate_off
defparam \readdata[0]~output .bus_hold = "false";
defparam \readdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \inst|codecInt|bclk_counter~0 (
// Equation(s):
// \inst|codecInt|bclk_counter~0_combout  = (!\inst|codecInt|bclk_counter [0] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|codecInt|bclk_counter [0]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|codecInt|bclk_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|bclk_counter~0 .lut_mask = 16'h000F;
defparam \inst|codecInt|bclk_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N11
dffeas \inst|codecInt|bclk_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[0] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \inst|codecInt|Add0~1 (
// Equation(s):
// \inst|codecInt|Add0~1_combout  = \inst|codecInt|bclk_counter [1] $ (\inst|codecInt|bclk_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|codecInt|bclk_counter [1]),
	.datad(\inst|codecInt|bclk_counter [0]),
	.cin(gnd),
	.combout(\inst|codecInt|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Add0~1 .lut_mask = 16'h0FF0;
defparam \inst|codecInt|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \inst|codecInt|bclk_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[1] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \inst|codecInt|Add0~0 (
// Equation(s):
// \inst|codecInt|Add0~0_combout  = \inst|codecInt|bclk_counter [2] $ (((\inst|codecInt|bclk_counter [0] & \inst|codecInt|bclk_counter [1])))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [0]),
	.datac(\inst|codecInt|bclk_counter [2]),
	.datad(\inst|codecInt|bclk_counter [1]),
	.cin(gnd),
	.combout(\inst|codecInt|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|Add0~0 .lut_mask = 16'h3CF0;
defparam \inst|codecInt|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \inst|codecInt|bclk_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_counter[2] .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \inst|codecInt|lrck_counter[0]~5 (
// Equation(s):
// \inst|codecInt|lrck_counter[0]~5_combout  = \inst|codecInt|lrck_counter [0] $ (VCC)
// \inst|codecInt|lrck_counter[0]~6  = CARRY(\inst|codecInt|lrck_counter [0])

	.dataa(\inst|codecInt|lrck_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|codecInt|lrck_counter[0]~5_combout ),
	.cout(\inst|codecInt|lrck_counter[0]~6 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[0]~5 .lut_mask = 16'h55AA;
defparam \inst|codecInt|lrck_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \inst|codecInt|bclk_last~0 (
// Equation(s):
// \inst|codecInt|bclk_last~0_combout  = (\inst|codecInt|bclk_counter [2] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [2]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|codecInt|bclk_last~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|bclk_last~0 .lut_mask = 16'h00CC;
defparam \inst|codecInt|bclk_last~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N5
dffeas \inst|codecInt|bclk_last (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|bclk_last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|bclk_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|bclk_last .is_wysiwyg = "true";
defparam \inst|codecInt|bclk_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \inst|codecInt|lrck_counter[2]~15 (
// Equation(s):
// \inst|codecInt|lrck_counter[2]~15_combout  = (\SW[17]~input_o ) # ((!\inst|codecInt|bclk_counter [2] & \inst|codecInt|bclk_last~q ))

	.dataa(gnd),
	.datab(\inst|codecInt|bclk_counter [2]),
	.datac(\inst|codecInt|bclk_last~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|codecInt|lrck_counter[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[2]~15 .lut_mask = 16'hFF30;
defparam \inst|codecInt|lrck_counter[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \inst|codecInt|lrck_counter[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|lrck_counter[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[0] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \inst|codecInt|lrck_counter[1]~7 (
// Equation(s):
// \inst|codecInt|lrck_counter[1]~7_combout  = (\inst|codecInt|lrck_counter [1] & (!\inst|codecInt|lrck_counter[0]~6 )) # (!\inst|codecInt|lrck_counter [1] & ((\inst|codecInt|lrck_counter[0]~6 ) # (GND)))
// \inst|codecInt|lrck_counter[1]~8  = CARRY((!\inst|codecInt|lrck_counter[0]~6 ) # (!\inst|codecInt|lrck_counter [1]))

	.dataa(\inst|codecInt|lrck_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[0]~6 ),
	.combout(\inst|codecInt|lrck_counter[1]~7_combout ),
	.cout(\inst|codecInt|lrck_counter[1]~8 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[1]~7 .lut_mask = 16'h5A5F;
defparam \inst|codecInt|lrck_counter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \inst|codecInt|lrck_counter[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|lrck_counter[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[1] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \inst|codecInt|lrck_counter[2]~9 (
// Equation(s):
// \inst|codecInt|lrck_counter[2]~9_combout  = (\inst|codecInt|lrck_counter [2] & (\inst|codecInt|lrck_counter[1]~8  $ (GND))) # (!\inst|codecInt|lrck_counter [2] & (!\inst|codecInt|lrck_counter[1]~8  & VCC))
// \inst|codecInt|lrck_counter[2]~10  = CARRY((\inst|codecInt|lrck_counter [2] & !\inst|codecInt|lrck_counter[1]~8 ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[1]~8 ),
	.combout(\inst|codecInt|lrck_counter[2]~9_combout ),
	.cout(\inst|codecInt|lrck_counter[2]~10 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[2]~9 .lut_mask = 16'hC30C;
defparam \inst|codecInt|lrck_counter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \inst|codecInt|lrck_counter[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|lrck_counter[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[2] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \inst|codecInt|lrck_counter[3]~11 (
// Equation(s):
// \inst|codecInt|lrck_counter[3]~11_combout  = (\inst|codecInt|lrck_counter [3] & (!\inst|codecInt|lrck_counter[2]~10 )) # (!\inst|codecInt|lrck_counter [3] & ((\inst|codecInt|lrck_counter[2]~10 ) # (GND)))
// \inst|codecInt|lrck_counter[3]~12  = CARRY((!\inst|codecInt|lrck_counter[2]~10 ) # (!\inst|codecInt|lrck_counter [3]))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|codecInt|lrck_counter[2]~10 ),
	.combout(\inst|codecInt|lrck_counter[3]~11_combout ),
	.cout(\inst|codecInt|lrck_counter[3]~12 ));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[3]~11 .lut_mask = 16'h3C3F;
defparam \inst|codecInt|lrck_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \inst|codecInt|lrck_counter[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|lrck_counter[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[3] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \inst|codecInt|lrck_counter[4]~13 (
// Equation(s):
// \inst|codecInt|lrck_counter[4]~13_combout  = \inst|codecInt|lrck_counter[3]~12  $ (!\inst|codecInt|lrck_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|codecInt|lrck_counter [4]),
	.cin(\inst|codecInt|lrck_counter[3]~12 ),
	.combout(\inst|codecInt|lrck_counter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[4]~13 .lut_mask = 16'hF00F;
defparam \inst|codecInt|lrck_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \inst|codecInt|lrck_counter[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_counter[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|lrck_counter[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_counter[4] .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_counter[4] .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \inst|codecInt|pll|altpll_component|auto_generated|pll1 (
	.areset(\SW[17]~input_o ),
	.pfdena(vcc),
	.fbin(\inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\inst|codecInt|pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c0_high = 24;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c0_low = 24;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 4;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \inst|codecInt|pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \inst|codecInt|pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \inst|codecInt|lrck_last~0 (
// Equation(s):
// \inst|codecInt|lrck_last~0_combout  = (\inst|codecInt|lrck_counter [4] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|codecInt|lrck_last~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|lrck_last~0 .lut_mask = 16'h00F0;
defparam \inst|codecInt|lrck_last~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \inst|codecInt|lrck_last (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|lrck_last~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|lrck_last~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|lrck_last .is_wysiwyg = "true";
defparam \inst|codecInt|lrck_last .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \inst|memoInt|state.BEGIN~0 (
// Equation(s):
// \inst|memoInt|state.BEGIN~0_combout  = !\SW[17]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|state.BEGIN~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|state.BEGIN~0 .lut_mask = 16'h00FF;
defparam \inst|memoInt|state.BEGIN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \inst|memoInt|state.BEGIN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|state.BEGIN~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.BEGIN .is_wysiwyg = "true";
defparam \inst|memoInt|state.BEGIN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \inst|memoInt|state~14 (
// Equation(s):
// \inst|memoInt|state~14_combout  = (!\inst|memoInt|state.BEGIN~q  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|state.BEGIN~q ),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|state~14 .lut_mask = 16'h0033;
defparam \inst|memoInt|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \inst|memoInt|state.GET_INITIAL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.GET_INITIAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.GET_INITIAL .is_wysiwyg = "true";
defparam \inst|memoInt|state.GET_INITIAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \inst|memoInt|Selector0~0 (
// Equation(s):
// \inst|memoInt|Selector0~0_combout  = (\inst|memoInt|state.GET_INITIAL~q ) # ((\inst|memoInt|state.WAIT_INITIAL~q  & !\inst|memoInt|ftMem|state.END~q ))

	.dataa(gnd),
	.datab(\inst|memoInt|state.GET_INITIAL~q ),
	.datac(\inst|memoInt|state.WAIT_INITIAL~q ),
	.datad(\inst|memoInt|ftMem|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector0~0 .lut_mask = 16'hCCFC;
defparam \inst|memoInt|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \inst|memoInt|state.WAIT_INITIAL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.WAIT_INITIAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.WAIT_INITIAL .is_wysiwyg = "true";
defparam \inst|memoInt|state.WAIT_INITIAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \inst|memoInt|state~15 (
// Equation(s):
// \inst|memoInt|state~15_combout  = (\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|state.WAIT_INITIAL~q  & !\SW[17]~input_o ))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|state.WAIT_INITIAL~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|state~15 .lut_mask = 16'h00C0;
defparam \inst|memoInt|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \inst|memoInt|state.GET_FINAL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.GET_FINAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.GET_FINAL .is_wysiwyg = "true";
defparam \inst|memoInt|state.GET_FINAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \inst|memoInt|always2~0 (
// Equation(s):
// \inst|memoInt|always2~0_combout  = (!\inst|codecInt|lrck_counter [4] & (\inst|memoInt|ftMem|state.END~q  & \inst|codecInt|lrck_last~q ))

	.dataa(gnd),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|memoInt|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|always2~0 .lut_mask = 16'h3000;
defparam \inst|memoInt|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \inst|memoInt|Selector1~0 (
// Equation(s):
// \inst|memoInt|Selector1~0_combout  = (\inst|memoInt|state.GET_FINAL~q ) # ((\inst|memoInt|state.WAIT_FINAL~q  & !\inst|memoInt|ftMem|state.END~q ))

	.dataa(\inst|memoInt|state.GET_FINAL~q ),
	.datab(gnd),
	.datac(\inst|memoInt|state.WAIT_FINAL~q ),
	.datad(\inst|memoInt|ftMem|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector1~0 .lut_mask = 16'hAAFA;
defparam \inst|memoInt|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \inst|memoInt|state.WAIT_FINAL (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.WAIT_FINAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.WAIT_FINAL .is_wysiwyg = "true";
defparam \inst|memoInt|state.WAIT_FINAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \inst|memoInt|state~16 (
// Equation(s):
// \inst|memoInt|state~16_combout  = (!\SW[17]~input_o  & (\inst|memoInt|state.WAIT_FINAL~q  & \inst|memoInt|ftMem|state.END~q ))

	.dataa(\SW[17]~input_o ),
	.datab(\inst|memoInt|state.WAIT_FINAL~q ),
	.datac(gnd),
	.datad(\inst|memoInt|ftMem|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|state~16 .lut_mask = 16'h4400;
defparam \inst|memoInt|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \inst|memoInt|state.SET_BEGINNING (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.SET_BEGINNING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.SET_BEGINNING .is_wysiwyg = "true";
defparam \inst|memoInt|state.SET_BEGINNING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \inst|memoInt|addr~6 (
// Equation(s):
// \inst|memoInt|addr~6_combout  = (\inst|memoInt|state.SET_BEGINNING~q  & (!\inst|memoInt|state.GET_ADDR~q  & !\SW[17]~input_o ))

	.dataa(\inst|memoInt|state.SET_BEGINNING~q ),
	.datab(\inst|memoInt|state.GET_ADDR~q ),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~6 .lut_mask = 16'h0022;
defparam \inst|memoInt|addr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \inst|memoInt|ftMem|state.00 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|fetchReset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|state.00 .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|state.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \inst|memoInt|initialPosition[14]~feeder (
// Equation(s):
// \inst|memoInt|initialPosition[14]~feeder_combout  = \inst|memoInt|finalPosition~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~1_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|initialPosition[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|initialPosition[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|initialPosition[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \inst|memoInt|initialPosition[3]~0 (
// Equation(s):
// \inst|memoInt|initialPosition[3]~0_combout  = (\SW[17]~input_o ) # ((\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|state.WAIT_INITIAL~q ))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|state.WAIT_INITIAL~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|initialPosition[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|initialPosition[3]~0 .lut_mask = 16'hFFC0;
defparam \inst|memoInt|initialPosition[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \inst|memoInt|initialPosition[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|initialPosition[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[14] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut~0 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut~0_combout  = (\inst|memoInt|ftMem|state.00~q  & !\inst|memoInt|ftMem|state.END~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|ftMem|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut~0 .lut_mask = 16'h00F0;
defparam \inst|memoInt|ftMem|addrOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6_combout  = ((\inst|memoInt|ftMem|state.END~q ) # ((!\inst|memoInt|addr [13] & !\inst|memoInt|addr [14]))) # (!\inst|memoInt|ftMem|state.00~q )

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|addr [13]),
	.datad(\inst|memoInt|addr [14]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6 .lut_mask = 16'hDDDF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N29
dffeas \inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|ftMem|addrOut~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store .is_wysiwyg = "true";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout  = (!\inst|memoInt|ftMem|addrOut[15]~1_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store~q ) # (\inst|memoInt|ftMem|addrOut~0_combout ))))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~6_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_a_store~q ),
	.datad(\inst|memoInt|ftMem|addrOut~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0 .lut_mask = 16'h4440;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout  = (\inst|memoInt|ftMem|addrOut[15]~1_combout  & (\inst|memoInt|ftMem|addrOut[13]~3_combout  & \inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3 .lut_mask = 16'h8080;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout  = (\inst|memoInt|ftMem|addrOut[15]~1_combout  & (\inst|memoInt|ftMem|addrOut[13]~3_combout  & !\inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1 .lut_mask = 16'h0808;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout  = (!\inst|memoInt|ftMem|addrOut[15]~1_combout  & (!\inst|memoInt|ftMem|addrOut[13]~3_combout  & \inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5 .lut_mask = 16'h1010;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout  = (!\inst|memoInt|ftMem|addrOut[15]~1_combout  & (\inst|memoInt|ftMem|addrOut[13]~3_combout  & \inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7 .lut_mask = 16'h4040;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \inst|memoInt|addr~7 (
// Equation(s):
// \inst|memoInt|addr~7_combout  = (\inst|memoInt|state.GET_ADDR~q  & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|state.GET_ADDR~q ),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~7 .lut_mask = 16'h00CC;
defparam \inst|memoInt|addr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \inst|memoInt|Add1~0 (
// Equation(s):
// \inst|memoInt|Add1~0_combout  = \inst|memoInt|addr [0] $ (VCC)
// \inst|memoInt|Add1~1  = CARRY(\inst|memoInt|addr [0])

	.dataa(\inst|memoInt|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|memoInt|Add1~0_combout ),
	.cout(\inst|memoInt|Add1~1 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|memoInt|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \inst|memoInt|Add1~2 (
// Equation(s):
// \inst|memoInt|Add1~2_combout  = (\inst|memoInt|addr [1] & (!\inst|memoInt|Add1~1 )) # (!\inst|memoInt|addr [1] & ((\inst|memoInt|Add1~1 ) # (GND)))
// \inst|memoInt|Add1~3  = CARRY((!\inst|memoInt|Add1~1 ) # (!\inst|memoInt|addr [1]))

	.dataa(\inst|memoInt|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~1 ),
	.combout(\inst|memoInt|Add1~2_combout ),
	.cout(\inst|memoInt|Add1~3 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~2 .lut_mask = 16'h5A5F;
defparam \inst|memoInt|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \inst|memoInt|Add1~4 (
// Equation(s):
// \inst|memoInt|Add1~4_combout  = (\inst|memoInt|addr [2] & (\inst|memoInt|Add1~3  $ (GND))) # (!\inst|memoInt|addr [2] & (!\inst|memoInt|Add1~3  & VCC))
// \inst|memoInt|Add1~5  = CARRY((\inst|memoInt|addr [2] & !\inst|memoInt|Add1~3 ))

	.dataa(\inst|memoInt|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~3 ),
	.combout(\inst|memoInt|Add1~4_combout ),
	.cout(\inst|memoInt|Add1~5 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~4 .lut_mask = 16'hA50A;
defparam \inst|memoInt|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \inst|memoInt|Add1~6 (
// Equation(s):
// \inst|memoInt|Add1~6_combout  = (\inst|memoInt|addr [3] & (!\inst|memoInt|Add1~5 )) # (!\inst|memoInt|addr [3] & ((\inst|memoInt|Add1~5 ) # (GND)))
// \inst|memoInt|Add1~7  = CARRY((!\inst|memoInt|Add1~5 ) # (!\inst|memoInt|addr [3]))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~5 ),
	.combout(\inst|memoInt|Add1~6_combout ),
	.cout(\inst|memoInt|Add1~7 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|memoInt|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \inst|memoInt|Add1~8 (
// Equation(s):
// \inst|memoInt|Add1~8_combout  = (\inst|memoInt|addr [4] & (\inst|memoInt|Add1~7  $ (GND))) # (!\inst|memoInt|addr [4] & (!\inst|memoInt|Add1~7  & VCC))
// \inst|memoInt|Add1~9  = CARRY((\inst|memoInt|addr [4] & !\inst|memoInt|Add1~7 ))

	.dataa(\inst|memoInt|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~7 ),
	.combout(\inst|memoInt|Add1~8_combout ),
	.cout(\inst|memoInt|Add1~9 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~8 .lut_mask = 16'hA50A;
defparam \inst|memoInt|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \inst|memoInt|Add1~10 (
// Equation(s):
// \inst|memoInt|Add1~10_combout  = (\inst|memoInt|addr [5] & (!\inst|memoInt|Add1~9 )) # (!\inst|memoInt|addr [5] & ((\inst|memoInt|Add1~9 ) # (GND)))
// \inst|memoInt|Add1~11  = CARRY((!\inst|memoInt|Add1~9 ) # (!\inst|memoInt|addr [5]))

	.dataa(\inst|memoInt|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~9 ),
	.combout(\inst|memoInt|Add1~10_combout ),
	.cout(\inst|memoInt|Add1~11 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~10 .lut_mask = 16'h5A5F;
defparam \inst|memoInt|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \inst|memoInt|Add1~12 (
// Equation(s):
// \inst|memoInt|Add1~12_combout  = (\inst|memoInt|addr [6] & (\inst|memoInt|Add1~11  $ (GND))) # (!\inst|memoInt|addr [6] & (!\inst|memoInt|Add1~11  & VCC))
// \inst|memoInt|Add1~13  = CARRY((\inst|memoInt|addr [6] & !\inst|memoInt|Add1~11 ))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~11 ),
	.combout(\inst|memoInt|Add1~12_combout ),
	.cout(\inst|memoInt|Add1~13 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~12 .lut_mask = 16'hC30C;
defparam \inst|memoInt|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \inst|memoInt|Add1~14 (
// Equation(s):
// \inst|memoInt|Add1~14_combout  = (\inst|memoInt|addr [7] & (!\inst|memoInt|Add1~13 )) # (!\inst|memoInt|addr [7] & ((\inst|memoInt|Add1~13 ) # (GND)))
// \inst|memoInt|Add1~15  = CARRY((!\inst|memoInt|Add1~13 ) # (!\inst|memoInt|addr [7]))

	.dataa(\inst|memoInt|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~13 ),
	.combout(\inst|memoInt|Add1~14_combout ),
	.cout(\inst|memoInt|Add1~15 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~14 .lut_mask = 16'h5A5F;
defparam \inst|memoInt|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \inst|memoInt|Add1~16 (
// Equation(s):
// \inst|memoInt|Add1~16_combout  = (\inst|memoInt|addr [8] & (\inst|memoInt|Add1~15  $ (GND))) # (!\inst|memoInt|addr [8] & (!\inst|memoInt|Add1~15  & VCC))
// \inst|memoInt|Add1~17  = CARRY((\inst|memoInt|addr [8] & !\inst|memoInt|Add1~15 ))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~15 ),
	.combout(\inst|memoInt|Add1~16_combout ),
	.cout(\inst|memoInt|Add1~17 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~16 .lut_mask = 16'hC30C;
defparam \inst|memoInt|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout  = (!\inst|memoInt|ftMem|addrOut[15]~1_combout  & (\inst|memoInt|ftMem|addrOut[13]~3_combout  & !\inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4 .lut_mask = 16'h0404;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[11]~15 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[11]~15_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|addr [11]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|addr [11]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[11]~15 .lut_mask = 16'h3000;
defparam \inst|memoInt|ftMem|addrOut[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[12]~16 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[12]~16_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [12]))

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [12]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[12]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[12]~16 .lut_mask = 16'h0A00;
defparam \inst|memoInt|ftMem|addrOut[12]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h69E5869E5335F2835F29D2FA49A895EACD4CAC54F566AF542ADAA357AA15CDA097D24B42526A6D74A13352337B2CCBAD1CBCCF73D32A27379D2CB5D18EC2973A70F2308BD70B3EDF3411DB81EFDE607E41561FFB3127CA69E3875E0078CE466EEC434926FECA6F8956A6D9290B7AAB532B44CEAF5F9A6587A9A68E03AF33DC0C33836AC257ABEF09DBD16C4E2EBC3C50ACBC49910E77D95F66A9828408C5B994168A994B00F85B8657AB0B4700EC4C581EC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE1F9C0E7F3019FE6033F8C067F980CFE3039FE6033F980C7F381CFE6033FCC067F180CFF3019FCE073FCC067F3019FE7039FCC067F980CFE3019DE6033F9C067F980CFE6033DCE073F980CE73019FC6033BCC067F380CEF3019FCC067B9C0E7F3019CE6033FCC0677980CFE7019DE6033F980CE7B81CFE60339CC067F980CE73019FCC0333CC067F3019C7601BFCCE661D8C4C3279B0247120D9E6C093ED836F9272DFB40D365BCA7EB335894F2B1A9CB4257CAC6AF2B0A9336133EA92A8550559ACEAE155D546D7AD752F52093E93D6BD6B268B2F4D94DCCC2E45145979969;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hD0C2572273A1BBEB4F087A81EFDF05A047F0B18CEEFE9F2A0A3FCBEF6370F6F11E551E462BBB76808117191525B2423F6B8D49D4C101558936556D6130B4019616F20C6D89555C8B0734DD44694FD027C199AD4E7332AAE1627737744009AC0DC7077029DA858EFFB39AD81F3318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE7CC19F9027EC09F9837E40DF9833E60DFD833E60CFC813F204ECC1BF206EEC19F306FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hC09FB067E40DF9027E60DF9837760CF98337204FD813F206FC813F306FCC1BBB067CC19B9027E40999837E40DFD833E60DDD813E60CCC813F204CCC1BF206EEC19F306EEC09FB026640DF9026660DF9036760CF98337204FD8133206FC9931A22CE9DB0B72C69CB097A42DEB0579435E5257D415F5753D495957AA64C9997AA2AEA8B7CA2AEA8AEDA12F686A5216F4B5A264699B18ACEC8BBB2D8E9833E2F1778624EE75734E5EAF483BE2090483EEC08447E40DCAF58E1CE7F1DA626A1C6570C39CC904CF9A2C4834A4BD1BCCA9AD6816D79549A72B9EB4A08E86DC94CD198C30B22FE74DC5E50D872D9FB367EA5738D58D37B77DA52F5787D7E40E0E7F0405;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'hE6F2855C5E1589B63ED3EBCDAFA82C4631FE7BA3909F2CE6131A8006E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000F81E3FE38038FFC70071FF1C01C7FF38038FF8E00E3FF9C01C7FC30031FFC600E3FF1801CFFE30031FF8E00E7DF1C01CFFC70071FF8E00E3FE38038F7C70071FF1C01C7BF38038FF8E00E3CF9C01C7FC70031E7CE00E3FF18018F3E30031FF8C00E79F1801CFFC700;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h73C78E00E7FE38038F3C70071FF1C01C79F38038FF8E1063039C30CE0E73E3380CC7C670311F9980363F1300C9FE6CF993FC98C64C3367E49C66CF1260DB7F34C1B4FCD2025B0CAC04A772939A903567B560D5BE55BCAA7CAA02A91AABF2D33553DA586958D4B0D2BF56995A93253AB50CB5F6DBEB2BE9912998ACD1B3115CBECEBACECCF2F4E714FB28F42F8CCFD7602480777FBA00867F1872EF19DF7C393BCD6894F69692233CB9549A223968A25CCE962A44A59C24C4C1B1FD26457626CA660A5659E4D58978F4313E08735FE52AD1316C9E03F09CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF83FF0E003C7FF0E00387FF87001C3FF87001C3FFC7801E3FF87801E3FFE3800F1FFC3800F1FFF1C0078FFE1C0070FFF1E0038FFF1E0038FDF8F003C7FF0E003C7EFC7001E3FF87001E3EFE3800E1FFC3800E1F7E3C0071FFE3C0071F3F1C0078FFE1C0078F9F8E003C7FF0E003878F87001C7FF8F001C7C7C7000E3FFC7000E3E3E3800F1FFC380073C0F183831E0F18FE318039C7F19C039CFF19870CC7F8CC00CCF3CCCFE6679E6C7C66E0E6CFF32707267F3260324C1CB6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h0196739B67896C06523C5A606D6FE5ADF92A7F294736AC1A95CE9560D54FCAAC85558135666AAC3555F9AA81A5D8D5A8CA9506B69E59502B6BF532FD36A15B2FD334CB3B02C7314F1451FAE30CBD87D2BC75D99E8BDBDE126B423285ADFA7D755DC39F88F5E1ED3B67471354CE04D68BCA86D3EFA6E6A5DD356E8890C4326D468FD1B1A73DED591EEA673221BFDD319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000066;
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F80633EC37D86F984F209F61BEC37C827904FB0DF61BE413C827D86FB0DF219E413EC37D86;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'hF90CF209F61BCC37C86790CFB09E61BE433C86F984F309F61BEC37CC27904FB0DF61BE613C827D86FB0DF209E413EC37D86F904F209F61BEC37C827904FB0DF61BE433C827D86FB0DF219E433EC27986F90DF21BF613CC27D86F90DFB09E413EC37D86F904F209F61BEC37C827904FB0DF61BE413C827D86FB0DF209E413EC37D86F904F209F61BEC37C827905FB09F61BE437C82FD84F209F61BE437E827904FB0DF61BF413C827D86FB0DF209E413EC37D86F904F209F61BEC37C827904FB0DF61BE413C827D86FB0DF20BE417EC37D84F905F20BF413E836C86F905FA09F413EC37D82DD04F209F61BEC37E827904DB0DF61BE413C827D86FB0DB209E413E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'hC37D86F905F20B361BEC37C82F905FB0DF41B6417C82FD04FA0DB20BE4166827D04DB0DF20B7413C826D86FB0DBA09E4136C37D86C904F209B61BEC36C82F9059A0DB4DA34966BAC5328A650AEA35D42B8C57B257509EAD5E42BCBA7AA4956AB2D525DA51A4A79C96B12AD2DDA1A444F9899606ACDC22A247C47B78F6F50F121C1BDBC7D7F07040A0FF5BBE7A808B0839E9CFCB8060E8F1F22C1C7957C5258991EC2D5DF7A54350B55942830CDEF976480CD39FB03B4B736D7B02E1C9C3B36FB7AB2E8FA9EF78BA32B46BE2C04DCA8F687D6166F295359ABC4D44C70677388DFAEFC559E7943C375FFF2E8F3F42F1A64A705E6C9D454F00F0EDF8F6359FE61E9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h0013398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF871C19F9819FCC0CFCC0CFE6067E6067F3037F3037FB033F3033F9819F9819FCC0CFCC0CFE404FE406FF6067E6067F3033F3033F9819F9819DC809FC80DDEC0CFCC0CEE6067E6067F3037F3033FB013F901BF9819F9819DCC0CFCC0CEE606FE606676067F602773033F3033B9819F98199C80DFC80DCEC0CFEC04EE6067E60663303732336193931939B0D9C90DBC90;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ) # 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout  & 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hCCE2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0EE00007FFE60000FE0FE038FFFFFE0C7000001FC60000FC0EC078EFFFFFF39FFFFEC079FFFF033031800CC0C60000FCCFF301E7FFEC079FFFF86002180033E79FFFF3367BFFC180001EFF326301CFE326180000036303E7FFC9CFC188000003EFFF8C98C00418C400000072273F04007E673FFFFFFF83009060000762762762643001FBFFFFF8207CFC207EFFFFC2642643000643000F4264207DF010000FEFFFF820FEFFF96EE7FFFF1BD97CFFE0BB081E46E44F7C081E44F7C0800FDF0203A4800FDFC533FFFF16DF986C0000E9207A1BA483E4513FFFFE12007F584801FDF05E84EBA00003AE80001EB40FA27A000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h06E17FFFEC3A000E7A3000000FA15A08DFFC47A31000000FA98D03EA5D7A318000000075D801EA0FA3388000000FC177FFE28DCE73FFFFFFFFE026AA2F80D4AD4AD4A98A8A0741F5D7E291D6E283D07D740FC2FFE082FFE082F81F4000395A8A46A571B9436BFFFE03D47D6BF0BE23CCE56A5642F81F409E5442F88FBF044EAA94006F044EAAB400E4EBE4BBFFFE19141B400FE0FE63B1BAAAA07B1440003C4D5507BF8170314C0000FE15C535F81EC91462000001EB2BE1B518314C6000000FC55C0EA8F834E710000003F82DB570618C6300000000FC583E4C28E631000000000789779D7398CEFFFFFFFFE06203B89D89D89D89D8D5062801F8C0337CC073;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h7C2442880007C62003C22003C0A880001F3DFDC0C2033F3D67BFFFFC0F1B6F5FFFF80F1998192493E680F119A493E6C192CF3E23B6C192CF3E61BBAE06E1847C7441F91A7B06F5A6F3F3220408F8EC1A28DB8CFCE2953BFFC0615C18FCB89B21341D114EF4D1B32F71C832F90A5AB2C9CFAA34ACB3F45AC9F29D3F264F882A2546D0FF19F78F4CE3F848C9E295C4AC890820C30F81C76AA67835CE2D719DBCD6ECE50F71B97A03217FC8BBA47F07FD1A9BA3C21ECEAB001FBB03E629ABF5E5DFD30803ACB987E6A8FEF206E77FC0E89AB964BF09D9CCA7C73C9F07627F5E3BF247B684945D9FED7D04A63A749A122432E87BA0311F5A56CA96D19CA943D85A1D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h8A09EEC1211C8A2C5E77FFF7039FE0B9DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFEE003C3C38700231E7EC12B1BE443D3F6794918076E220A6F1194494B3AB4007646393BA00298E169CE9C80134A6718FC27408EDB386F44BEF60C9ECFCAF5DA616E0E75D1BE05A858B20EB78CC4819CFE7CE65EA39A880CBB6C6617C3E3C213C84192B8F2D376044A523BCC72DF8AB928A3631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hF838;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h15601ACA6D9FCAC66561CDBA9A9FF5633AB3F2B7094E1960F951FC904CA606AF98A9FF575ED301AC60D4E192566B0054984A602A14259FB4F3E5601A59E6CFE53DD958F2B279B3FD5F3F547EC8BE69C356CFD33FD60BCA606B1BF69E3536F2B00AC2FCAE06DDBCC8F260BF2B00A7CF167E53A7E88F2B23C5BFD90A06A7F6647CA60D614E4CFF4CE9C980AC6BED386B1C1D60158E7CAC0563C189FAA158D900CC3B1B3F2C2A0967CA28876FF27D4E4CFEB0F61481A7D9F29C6A00FC900A7AA193023168EB3CA7B44D60161D016FEAF59E6CF9720FCDFEA74B3A9FD62F8E90366340D3056269EB0159B5F9203BA800B3EAFA706A38DFE7F97F57A67CA7E671C057;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'hC880C81A73B065FD602C18BF2405849014FD613A06CFAC75F36FEB37AFCDFD76B874815F4381D833E2B86826F1B7F5009ED278BFA73F40C80A0AE7D6077D0E0D3FB0507C5F9230A0C7053C57ED82A64DF367CA003FACFB219419302990B0A6FABF2EECC029E10C9809BEA66A7FA9CDE6CFE48141AB03AC1B1A746C82FCAC38AC68999F3584E6A78EA75E54E0D3671AAE01AB69B6601AA004A47F95086ACFFA53F954C3E55DDA87466B0356C006A9F55C7C6ABCD6CFF8940558FFCDA66B6700659E4A7803A56D49878335CA58030C94AB31FFE6CD5B1E0732EA48C0071296CF801E6AD3307FC64AB307FC39B59CFFFF1CA9C7FC7E326E3C00071931C0400F1CCF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h007F80E6783FFFF1F1C1FF1FFC1C3F7FC7FF87F8000007F80001C0000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001F81F0FF8C3E3380CCC1927F2D3E5AC1AD41AB3F52BF495EA65EB1A09FAEBFE683EF7912B295F2C77B4A528B70DD933420F058E03082C423AD40CFA895E14485DC18B65A1F4A05C3B01C075D65B8334EABDF2D411C03F09CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF00FFC1E1FE1C61F864C7F996CFE6D5BC655561CB6A9F6A4578A0757E7C1B883D34EBF009DDE482746A869B1DDCD0CFA32196A8200C76E171516B598F18;
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout  = (\inst|memoInt|ftMem|addrOut[15]~1_combout  & (!\inst|memoInt|ftMem|addrOut[13]~3_combout  & !\inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2 .lut_mask = 16'h0202;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h0B32C6DCB0932465C90D3B664ED0DB9634E58599236E586BDA12F482BCA1AF2B29EA0ADAB91EA4ACABD53664CCBD515754536D1D7145629097B5261B2B4A5AC172644DDD467445DD96CB8C3123F0EBDA12FD7C79CF1F4D841DF50000392164372BF287F3DFC71E51A8759634CE772469D268B125EF13F47A016EB4A652F613365AB2A6D4901AD392773F60D6E88B076100FD2FB9DFFE603362E951DC69C827A148FBFEE6EB421929E64B47A3D9E8FA74EA5D495F977CFC416089A61D0139BA78D1ED3D218E740B5C9EC90245F23AD373EAB568DD8F35D20C199E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000E0730647138E47330663198E6719832389C7639983318CC7338CC1B1CCE3B3CCC198C66399C660C8E67199E660CC6371CCF3606C7330CCF3306631B8E679B03639986679983338DC733CD81B1CCC333CCC199C6E399E6C0D8E66199E660CCE371C8E3606C7330CCF3306471B8E471B03639986679983238DC727C981B3CC81B7E59893E68097F49E53F2CCD2129F6B1B5E4A0A5BAB0D5F2A0558D5054F9565585532A8D57AA8293928697D2B92BD482A664BC4B291D4C29;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'hA29A165E9AD721624CD162EC6E9C6390CEF3CF61D416388808B94BF780A7FB4754047FB81BBC5BE418A6E25BF59DC30B9982E0253E9D2F350E685D726B5D49D4E2BE2A9DBBDB827825ECD82E7DE70605D54EABFEEF2A6BB3D0BBF20E67108DCE01AC0ECE6081796556D3CED599F0917E72C8F67B4C2DC49DC472E6920DC29EC79DE8DB83E2319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h30E78C31E38E78C39F38E38E39F3863CE18F1873C61CF9C73C61CF9C31E71CF8C31E70C7CC39E30E7CE39E30E7CE18F3867C618F1863E61CF1873E70CF1873E70C79C33E30E78C31F30E78C39F3867CC19F3863CE18F1873C61CF9873C61CF9C31E70CF8C31E30C7CC39E30E7CE19E30E7CE18F3867E61CF1863E61CF1873E70CF9833E30C79C33F30E78C31F30678C39F3867CC19F1863CE19F9873C61CF9833E60CF9C33E60CFCC31E30CFCC39E30E7CC19F3067CE19F3067E61CF1863E60CF9873E70CF9833E30C79833F30E78C39F3067CC19F3867CC19F9863CE19F9833E61CF9833E60CF9C33E60CFCC31E30CFCC19F3067CC19F3067EC19F3067E60CF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h1877E60CF9833E60CF9833F30CF9833F30678C39F3067CC19F3067CC19F9867CC19F9833E60CF9833E60CFD833E60CFCC13E20CFCC19F3067CC19F3067EC19F3067E60CF9877E60CF9833E60CF9833F20CF9833F3067CC1BF3067CC19FB067CC19F9037C419F9833E60DF9833E60CFD833E60CFCC1BF204FCC19F3067CC19F3067EC09F3067E60DF9037E60CF9833F60CF9833F204F8833F3067CC1BF3067CC19FB067CC19F9037E409F9833E60DF9833E60CFC833E60CFC81BF204FCC19F3067EC19F3067E409FB027E60DF9037E60CF9833F60CF9833F204FC813F306FC81BFB067CC19FB067CC19F9027E409F9837E60DFD833E60CFC813F604FC81BF206F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'hCC19F306EEC19F3067E409FB027E40DF9037E60CF9833F604F98337204FC813F306FC81BFB067CC19FB027EC1999037E40999837E40DDD833E60CFC813F604FC81BF206ECC1BF306EEC19F3066E409FB027640DF9037760CF98373604FD8333204FC8133206FC81BBB067CC1B9B027EC0999037E40D99837E40DDD813E60CCD813F604CC81BF206CEC1BF206C6C09FB0266409FB026640DF9036360CF98363604FD8133206FC8133A06FC81B1B027CC1B1B027EC0999037E40D9D837E40DCD813F60CCC813F244CC81BF206C6C1BF206C6C09FB0266409F9226240DF9136360DF99363604FD8133206FC8131A06FC99B1B027EC9B19027EC8999037E4498D037;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h644D8D813F6458C813F244C481BF266C6C1BB226C6C09BB2246409B9326340DF93363605DD1163604DD9921206FC9931A06EC99B1B22EEC8B19026ECC90903664CD8D03764CD8D81376458C81336648689B3266C6C8B3A66C6C09BB324244999324344D993363645DD3963644CD9921226CC99B1A26CC99B1B32EE9CB193266CC90D33664CD8D11674ED8D99336E58499332648699B3266C688B3A72C2CC99B72424CD99324344D9933636658D3961664CDB921266CC99A1A62CE9DB1B32C6DCB093266CC90D33664CD0D19634E58D99236E58499B32648699B3276C6CCB1A72C2CC91B72C24CD9932434E5893B614658D39612648DB921A66CC99A1A72C69CB;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hDC98;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout  = (\inst|memoInt|ftMem|addrOut[15]~1_combout  & (!\inst|memoInt|ftMem|addrOut[13]~3_combout  & \inst|memoInt|ftMem|addrOut[14]~2_combout ))

	.dataa(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.datab(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.datac(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .lut_mask = 16'h2020;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h7297C199807871955E775397806FE233D2E24F7DCC2187FD5319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000701F07FFC38C7E1FB2671BCBACB9FC89B74F2E11F81DFD463CD0CCA8E617DA08EC6560E9FDA6B9C6C3D0CB249CD5F201A914FDAA7B69CEA02444F45BB94C6DC1B00264B093D8D22805797F9EEB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC10FF803FE00FF803FE007F803FE007FC01FF087FC01FF087FC01FF083FC01FF003FE00FF803FE00FF863FE00FF861FE007F821FF007FC21FF007FC31FF007FC30FF003FE30FF803FE30FF803FE187F803FE187FC01FF187FC01FF1C7FC01FF0C3FC01EF0C3FE00FF8E3FE00F78E3FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'hF78E1FF007F861FF007BC71FF087BC71FF007BC70FF8039E38F78C3DE38FF843DE387F843CE3C7FC21CF1C7BC21CF1C7FC21E71E3FE21E71E3FE30E78E3DE10E78E3CE18F38F1EF1873871EF1873C71E70871C78E70C79C78E78C39E78E78C38E38F38C38E3C738618E3C73C61CF3C71C61C71E79C71C71E39E30C71E38E30E39E38E38E38F3CE38E38F1CF18738F1C71C71CF1E71C71C78E71C71C78E38C38E78E38E38E7CF38E38E3C738E18E3C71C71873C71C71C71E71C71C71E38E70C31E38E38C39F38E38E39F38E38E38F1C73C61CF1C71C71CF9C71C71CF8C31C70C78E39E30E7CE38E38E7CE38E38E3C61CF1863C71CF1873E71C71C73E70C71C31E;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'hBC8C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~14 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~14_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|fetchReset~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~14 .lut_mask = 16'hCA00;
defparam \inst|memoInt|ftMem|dataOut~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \inst|memoInt|ftMem|state~10 (
// Equation(s):
// \inst|memoInt|ftMem|state~10_combout  = (!\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|fetchReset~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|fetchReset~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|state~10 .lut_mask = 16'h0F00;
defparam \inst|memoInt|ftMem|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N11
dffeas \inst|memoInt|ftMem|state.SET_ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|state.SET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|state.SET_ADDR .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|state.SET_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \inst|memoInt|ftMem|state~9 (
// Equation(s):
// \inst|memoInt|ftMem|state~9_combout  = (\inst|memoInt|fetchReset~0_combout  & \inst|memoInt|ftMem|state.SET_ADDR~q )

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|ftMem|state.SET_ADDR~q ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|state~9 .lut_mask = 16'hAA00;
defparam \inst|memoInt|ftMem|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \inst|memoInt|ftMem|state.READ (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|state.READ .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut[11]~1 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut[11]~1_combout  = (\inst|memoInt|ftMem|state.READ~q ) # (!\inst|memoInt|fetchReset~0_combout )

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|ftMem|state.READ~q ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[11]~1 .lut_mask = 16'hFF55;
defparam \inst|memoInt|ftMem|dataOut[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \inst|memoInt|ftMem|dataOut[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[10] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \inst|memoInt|finalPosition~14 (
// Equation(s):
// \inst|memoInt|finalPosition~14_combout  = (\inst|memoInt|ftMem|dataOut [10] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [10]),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~14 .lut_mask = 16'h0C0C;
defparam \inst|memoInt|finalPosition~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N21
dffeas \inst|memoInt|initialPosition[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[10] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \inst|memoInt|Add0~0 (
// Equation(s):
// \inst|memoInt|Add0~0_combout  = \inst|memoInt|initialPosition [0] $ (VCC)
// \inst|memoInt|Add0~1  = CARRY(\inst|memoInt|initialPosition [0])

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|memoInt|Add0~0_combout ),
	.cout(\inst|memoInt|Add0~1 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|memoInt|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \inst|memoInt|Add0~2 (
// Equation(s):
// \inst|memoInt|Add0~2_combout  = (\inst|memoInt|initialPosition [1] & (\inst|memoInt|Add0~1  & VCC)) # (!\inst|memoInt|initialPosition [1] & (!\inst|memoInt|Add0~1 ))
// \inst|memoInt|Add0~3  = CARRY((!\inst|memoInt|initialPosition [1] & !\inst|memoInt|Add0~1 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~1 ),
	.combout(\inst|memoInt|Add0~2_combout ),
	.cout(\inst|memoInt|Add0~3 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~2 .lut_mask = 16'hC303;
defparam \inst|memoInt|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \inst|memoInt|Add0~4 (
// Equation(s):
// \inst|memoInt|Add0~4_combout  = (\inst|memoInt|initialPosition [2] & ((GND) # (!\inst|memoInt|Add0~3 ))) # (!\inst|memoInt|initialPosition [2] & (\inst|memoInt|Add0~3  $ (GND)))
// \inst|memoInt|Add0~5  = CARRY((\inst|memoInt|initialPosition [2]) # (!\inst|memoInt|Add0~3 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~3 ),
	.combout(\inst|memoInt|Add0~4_combout ),
	.cout(\inst|memoInt|Add0~5 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~4 .lut_mask = 16'h3CCF;
defparam \inst|memoInt|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \inst|memoInt|Add0~6 (
// Equation(s):
// \inst|memoInt|Add0~6_combout  = (\inst|memoInt|initialPosition [3] & (\inst|memoInt|Add0~5  & VCC)) # (!\inst|memoInt|initialPosition [3] & (!\inst|memoInt|Add0~5 ))
// \inst|memoInt|Add0~7  = CARRY((!\inst|memoInt|initialPosition [3] & !\inst|memoInt|Add0~5 ))

	.dataa(\inst|memoInt|initialPosition [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~5 ),
	.combout(\inst|memoInt|Add0~6_combout ),
	.cout(\inst|memoInt|Add0~7 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~6 .lut_mask = 16'hA505;
defparam \inst|memoInt|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \inst|memoInt|Add0~8 (
// Equation(s):
// \inst|memoInt|Add0~8_combout  = (\inst|memoInt|initialPosition [4] & ((GND) # (!\inst|memoInt|Add0~7 ))) # (!\inst|memoInt|initialPosition [4] & (\inst|memoInt|Add0~7  $ (GND)))
// \inst|memoInt|Add0~9  = CARRY((\inst|memoInt|initialPosition [4]) # (!\inst|memoInt|Add0~7 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~7 ),
	.combout(\inst|memoInt|Add0~8_combout ),
	.cout(\inst|memoInt|Add0~9 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~8 .lut_mask = 16'h3CCF;
defparam \inst|memoInt|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \inst|memoInt|Add0~10 (
// Equation(s):
// \inst|memoInt|Add0~10_combout  = (\inst|memoInt|initialPosition [5] & (\inst|memoInt|Add0~9  & VCC)) # (!\inst|memoInt|initialPosition [5] & (!\inst|memoInt|Add0~9 ))
// \inst|memoInt|Add0~11  = CARRY((!\inst|memoInt|initialPosition [5] & !\inst|memoInt|Add0~9 ))

	.dataa(\inst|memoInt|initialPosition [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~9 ),
	.combout(\inst|memoInt|Add0~10_combout ),
	.cout(\inst|memoInt|Add0~11 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~10 .lut_mask = 16'hA505;
defparam \inst|memoInt|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \inst|memoInt|Add0~12 (
// Equation(s):
// \inst|memoInt|Add0~12_combout  = (\inst|memoInt|initialPosition [6] & ((GND) # (!\inst|memoInt|Add0~11 ))) # (!\inst|memoInt|initialPosition [6] & (\inst|memoInt|Add0~11  $ (GND)))
// \inst|memoInt|Add0~13  = CARRY((\inst|memoInt|initialPosition [6]) # (!\inst|memoInt|Add0~11 ))

	.dataa(\inst|memoInt|initialPosition [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~11 ),
	.combout(\inst|memoInt|Add0~12_combout ),
	.cout(\inst|memoInt|Add0~13 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~12 .lut_mask = 16'h5AAF;
defparam \inst|memoInt|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \inst|memoInt|Add0~14 (
// Equation(s):
// \inst|memoInt|Add0~14_combout  = (\inst|memoInt|initialPosition [7] & (\inst|memoInt|Add0~13  & VCC)) # (!\inst|memoInt|initialPosition [7] & (!\inst|memoInt|Add0~13 ))
// \inst|memoInt|Add0~15  = CARRY((!\inst|memoInt|initialPosition [7] & !\inst|memoInt|Add0~13 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~13 ),
	.combout(\inst|memoInt|Add0~14_combout ),
	.cout(\inst|memoInt|Add0~15 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~14 .lut_mask = 16'hC303;
defparam \inst|memoInt|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \inst|memoInt|Add0~16 (
// Equation(s):
// \inst|memoInt|Add0~16_combout  = (\inst|memoInt|initialPosition [8] & ((GND) # (!\inst|memoInt|Add0~15 ))) # (!\inst|memoInt|initialPosition [8] & (\inst|memoInt|Add0~15  $ (GND)))
// \inst|memoInt|Add0~17  = CARRY((\inst|memoInt|initialPosition [8]) # (!\inst|memoInt|Add0~15 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~15 ),
	.combout(\inst|memoInt|Add0~16_combout ),
	.cout(\inst|memoInt|Add0~17 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~16 .lut_mask = 16'h3CCF;
defparam \inst|memoInt|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \inst|memoInt|Add0~18 (
// Equation(s):
// \inst|memoInt|Add0~18_combout  = (\inst|memoInt|initialPosition [9] & (\inst|memoInt|Add0~17  & VCC)) # (!\inst|memoInt|initialPosition [9] & (!\inst|memoInt|Add0~17 ))
// \inst|memoInt|Add0~19  = CARRY((!\inst|memoInt|initialPosition [9] & !\inst|memoInt|Add0~17 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~17 ),
	.combout(\inst|memoInt|Add0~18_combout ),
	.cout(\inst|memoInt|Add0~19 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~18 .lut_mask = 16'hC303;
defparam \inst|memoInt|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N20
cycloneive_lcell_comb \inst|memoInt|Add0~20 (
// Equation(s):
// \inst|memoInt|Add0~20_combout  = (\inst|memoInt|initialPosition [10] & ((GND) # (!\inst|memoInt|Add0~19 ))) # (!\inst|memoInt|initialPosition [10] & (\inst|memoInt|Add0~19  $ (GND)))
// \inst|memoInt|Add0~21  = CARRY((\inst|memoInt|initialPosition [10]) # (!\inst|memoInt|Add0~19 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~19 ),
	.combout(\inst|memoInt|Add0~20_combout ),
	.cout(\inst|memoInt|Add0~21 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~20 .lut_mask = 16'h3CCF;
defparam \inst|memoInt|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \inst|memoInt|Add1~18 (
// Equation(s):
// \inst|memoInt|Add1~18_combout  = (\inst|memoInt|addr [9] & (!\inst|memoInt|Add1~17 )) # (!\inst|memoInt|addr [9] & ((\inst|memoInt|Add1~17 ) # (GND)))
// \inst|memoInt|Add1~19  = CARRY((!\inst|memoInt|Add1~17 ) # (!\inst|memoInt|addr [9]))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~17 ),
	.combout(\inst|memoInt|Add1~18_combout ),
	.cout(\inst|memoInt|Add1~19 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~18 .lut_mask = 16'h3C3F;
defparam \inst|memoInt|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \inst|memoInt|Add1~20 (
// Equation(s):
// \inst|memoInt|Add1~20_combout  = (\inst|memoInt|addr [10] & (\inst|memoInt|Add1~19  $ (GND))) # (!\inst|memoInt|addr [10] & (!\inst|memoInt|Add1~19  & VCC))
// \inst|memoInt|Add1~21  = CARRY((\inst|memoInt|addr [10] & !\inst|memoInt|Add1~19 ))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~19 ),
	.combout(\inst|memoInt|Add1~20_combout ),
	.cout(\inst|memoInt|Add1~21 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~20 .lut_mask = 16'hC30C;
defparam \inst|memoInt|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \inst|memoInt|addr~13 (
// Equation(s):
// \inst|memoInt|addr~13_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~20_combout ) # ((\inst|memoInt|Add1~20_combout  & \inst|memoInt|addr~7_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|Add1~20_combout  & 
// \inst|memoInt|addr~7_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~20_combout ),
	.datac(\inst|memoInt|Add1~20_combout ),
	.datad(\inst|memoInt|addr~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~13 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \inst|memoInt|Selector4~0 (
// Equation(s):
// \inst|memoInt|Selector4~0_combout  = (\inst|memoInt|state.END~q ) # ((\inst|memoInt|state.GET_ADDR~q  & \inst|memoInt|Equal0~10_combout ))

	.dataa(gnd),
	.datab(\inst|memoInt|state.GET_ADDR~q ),
	.datac(\inst|memoInt|state.END~q ),
	.datad(\inst|memoInt|Equal0~10_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector4~0 .lut_mask = 16'hFCF0;
defparam \inst|memoInt|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \inst|memoInt|state.END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.END .is_wysiwyg = "true";
defparam \inst|memoInt|state.END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \inst|memoInt|addr[12]~5 (
// Equation(s):
// \inst|memoInt|addr[12]~5_combout  = (\SW[17]~input_o ) # ((\inst|memoInt|state.BEGIN~q  & (!\inst|memoInt|state.WAIT_ADDR~q  & !\inst|memoInt|state.END~q )))

	.dataa(\SW[17]~input_o ),
	.datab(\inst|memoInt|state.BEGIN~q ),
	.datac(\inst|memoInt|state.WAIT_ADDR~q ),
	.datad(\inst|memoInt|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[12]~5 .lut_mask = 16'hAAAE;
defparam \inst|memoInt|addr[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \inst|memoInt|addr[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[10] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[10]~14 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[10]~14_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [10]))

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [10]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[10]~14 .lut_mask = 16'h0A00;
defparam \inst|memoInt|ftMem|addrOut[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h4DACB5D284E397BA307A3888F50F3E1FB412FB81EF5BE07647501DFA013F48F1C3875E50CACE447EFC5B0825CE82528BF506A6360A5E7A2F27CACECB4A9C649F998E9103F533BC0F7214D8C1541596A3BED9323C4A59CD67E93742DB41D455C2796751E4CA4A4212B44E7F00C16B2BFC336E07931589F91EC81363575BC71B24FC5011039FD7D46C98ACA89F79EA67B05A3161A0864C7D78EE7E66EBF7C705FFE335571A4FE76390FA1B610CF4CF1B449D467319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800E06605B16BCA86AFD58D4F6A1ABF563539284AF958D5E5615BEA425795055FAB0A9ED4357EAC6A7A9095F2A1ABCAC2A7D484AF2A0ABF56153DA86ADD58D4F5A1ABE5435795854DA9095E541566AC2A7B50D5BAB1ABEA4356CA86AF2B0A9B5212BCA82ACD5854F2A1AB756157D486AD950D5F54152624277950559AB0A9E543566AC2AFAB0D53AA1ABEA82AC4D86DFAAEAA194CD42B7A93367360B52B5ECB66BAC8A68B909DE9888C274314A1739686EC22E3CFBA0BBF2BE90339D265CC54307D800906F3BDE1C3C464990F7918E362D9BA20DC8A7297F762825659076295F3A65;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hBE4746A0B69141E30E639478C0528640BC08CEFB17FFBF37C8638F9564E696B7C1492C5553DC0D11B7C7BA76F43695646123B74C1B951A22F37547148CD149F0E12D3C63F92A48A3A10DB787C5C29A9E3C429BDB1A52DA0F4B08789AF5D3434000316DA974C28A32F934FFDED318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF9F30282A2AF4CCB9A3AF5459D616F5455D514FB455D5157A665C9196AA2CEB0B68A2AEA8A7D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hA3AE28ABD316E484BD51475453651575457691973475EB8B7A425FA8A3AA29B68ABAA2AB484B92329545BD616F9455D514DB475D5154A625E9094AA2CEB0B6CA2AEA8A6DA32E286A5316F484A5514F585265157545769097B425290B7A5A513264CDCD467445DD1ECF8C3921F0EBDA12FD7C79CF1F0F8415F70301B1236C371FF087E399C75C51AAF7B630CE772DED3378B5412B5575FA28AAB09A535653561F32FADC9208F311B73F90B5FD0001AFE3EB84C599CDE9F4A339B5C28E542894D61A31089B4D53412170A69FF2BFEC7EBE7D9DF67B0E54CB5C7A232DD916890046956F1144FE05D97A11ED3F834189594DB610C6A349EC0BB0D668D3126F874798;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC0399F5D4DBD134A75796BB2EDA89A51AEEB5D976F6452DD3752EEB95B2296E9AAD275CAD914B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h74D5693AE56DAA5BA6AA49562B2D52DD35524A75596A92EDA89A53AACB5C976944D29D565AE4BB4A2694EBB2D725DA5934B75DD6B1AE52D9A5BA6EB48D7296C52DD255A4EB94B6296E92AD257CA4B54B74946929E525AA4BB4A3494F292D625DA53B4A75C96B12ED29DA53AE4B5897696ED29D775A44BB4B6696E93AD235DA5B14B749D691AE52D8A5BA4EB48CF292C52DD251A4E79496B12ED29D253CE4B5897694ED29E625AC4BB4B7694FB92D625DA5BB4B7C8D6913ED2DDA5BA46B4897696ED2DD237A46F94B7296E939D233CA5B109749CE919E7258C5AA4A748CF312C625DA53B4659896B12ED2DDA53CC4B589D696ED2DF225AC4BB4B7696B913D237D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'hA5BB0B7C8CE919252DC85BA46748CF296E62D5233A4679897316A919D2324C4B9895696E9196625AC4EB4B7684B312D6275A5BB434C89E913AD2DD85AE4474889706AECC22A243C57B7876F60F02141BFA57CE505363273931B8600C9D1E39C5938F6AF8A0B132BD9DABB4C088461EAB2851A95B5F2EC921BA71B7072C37EFEF7C5C3F067A41F2C5FD99A51DAE3764D4193CDB88B654EB2C3618A22AC8D921198831E8DA9FAEBE20AC92811AE0AE51BC53648C5E91CAF111A91E71C3C006C843074C182961656090BD4CC2463898728CD1C27AC17C4AB5C29B7155B3CB735FA8401177724A77CD8678E9E7D2B204DED6F43677DA713EBD8AD3DE0569618984CD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h0F1D398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801C398DBEA77622FAB157AA157D50AB950ABE88D9CA8D1E2C55EEC55F542AF542AFAA3572A157D3193971A7C58ABDD0ABEA855EA855F546AF542ADA63272E36D8B157AA156D50ABD50ABEA8D1EA855F6C65E4C6DF542AF542ADAA157AA156D51A3950AA6D8ABCD0CB6A855EA855B542AF542A9A63672E14CDB1579A196D50ABD50AA2A8532B35214BA514BAD6B1D30B3537;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h15067C787FFD9845FE87CE7C8A2101045D3C3281F216C1A9E0810F8566CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF07F8C7E6CF9B60CB7FB4C1967CDB0649FCB60CB3E6D8124FE5B8649F32C0D27F25C324FC9606D3F92E1D27E490369DC9306D3F2481B6FF69836DF9A40CB77B4C1967CDB065BBCA60CB3E6D8125CE5B0649F36C0D2672D8324FC960693392C0D27E4B03699C9706D3F2481;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hB4C7698369F9A40DB73B4C196FCD2025B9CA60CB7F6911AD035233520D6BE55BCAB7CAB02C91AA9F2D31753CAD02B5054B052B356BD5AB9653AB70DB5F4DBEA6B6993A990CCD0A3B09CB69CB8E37A7D79C209F22C0C2FF4500FBFCE801E87AD00430F4BC28B9E979DE635A33EE6DBC6F09911C91DD423D46B2B71AB1144E3ADC5638A84977929D5D0EC4EFB79B68382F457F5580B8002271EF93FE9A013995AAB7E29996A593EDD725AC9541B91FD18D5D5E102DC40F310B7EDABE69B80CCE583D53ED3482FB9B38C366D4E2DFB7C75D399A028F3BE99CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801F8079C30C9C1CD9F8C980C99FE64E0E4CFC64C06CDFF36706647E6660664FF93703367F33603367FC93839B3F99301933FCD9C1C91F8D981D93DE6CC0CC9FCCD80CD9EF24E066CFE64C066CEF92707267F3260326F79B303927F1B201B273CDB819B3F99B019B39E49C0CD9FCC980C9B8F64C0648FE6CC06C9C736E0764FE36C036CE39B703367F32601B4C0C9638D260C96FED29F35A7F6A46352C32A98CAA61954FCAA8CD550155466B583549F2B57EA94F94B9CA95056D41A6D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h82B2B356479B35F5193CCCE659C828E66583614398AC1BEC3CCCC05B6013A7FA8C00B99FD623F427C10B073D0C9763332FA08BEC2D0B0862DDEC57CCA5EDED684AA52D5984A691D33399E7170D25783DFA71C6AFAFB273E6EC186C1A88B2FC129B284B44B9D17E9ED650230959C77542738A046DDD2EEE802B49495B048151D448349EF129B6394DC6D0B4327CB7319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000003E0;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hB9A8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h2E82003F7FF0203A080EC24FCFFFF82E92003F7FE1A001E86E82DC4FFFF02EBB0001FD23A003E84E94F84EFFFFE145FFFE11D85FF817AD7AE83EB5E3A007E852D8D7E17EE15F85FFCC7A0F9E811CA085FF814A887F03E800CE098D5DD7E289D552800003CDD7C17FC322836880001FC1FCC755540F628C400003789E880FD1F9D673FFFFFE0754758A00378DC85C85C92547E77FFFE074F8A03CFBCFFE03C96492100390503706E924F8B0C3023F3CFFC074F3CFD862CE7FF80ED963EF81F8613E12B52964313E529602033F180C4FC7533F3B2382BFF90E2B3666400FF1D6F972D75FCF2F0BFF981948F8E26533E780C8DC143C0033C0F000FE431F7FD7C003;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h9920FFF9933E0EF0DC300007F353D720971BA7C3100011F1BE4C7DC28FCE318000007FBF4E7E69ECE338800003B04C77E015F9CE73FFFFFFF8188420A0625E85E85E812801E77E7D782069F9607BDF9A11B04FB818DBB8185817D8108FC9FFE1B6001A59E61FFF8DF37BB8001605D363667F7F1817D9F3666518174D416FAE2E7D1D936FAE6E5F3F218F2ABBFB81DC70D5F1D06E4D9BE0EFB10FBDFC4067C41C6CF628BB89AFCC003F06FA348F27DB8ABC6200007E6DDC2083CCAFCC600003F05B2AE937791CE7100000EC0B6D48895F0C630000003F058FE34500E6310000000CF88AAFAFF398CEFFFFFFF8135D645BA53B13A1321249AB5E3A091BAEE519CE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'hC5EC248808F8C8767CCC767CCED88007EF4A9A22B764DF5E67BFFF33EDC1CD0FFE27C9C2F5AFBD49E9AE9CAF7D4929CD6ED645DA2F6D6ED60D993291F557A285757E0AAC5DB54381F5BCA117176972D40FD7C3757D6B6B713E4AA0D654575ABA3849610444938F0B199D259D898A7086FB18677806C23995E99D8DF6E32E568BEFAB92A10371719C6A8F298A935163A93BEC881757722B1AFE517DA45D37F2EFF87EAC67B9BD831490BA82AA01CC21C0FD494E23573BC7EEB7D3E9A0973C8EA3FF6B7DC0439C300365369521443EAB99ED2AA7442C8974C83F299BBE450DA0120B861DD2789C67C3B15CDD3097C9D763EB1FE1B54F091B175D0C870D55747D22;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h881DBD52E38BA8B9B277FC488B732C39DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00734003E1FF33C4C74E06D517E8CFD66540273FA40352B0799A8E82965615FD74507E42D1F454801879044F30AB526712154442C7A013CAA9E64D809136D5175ADD2C3C2FF9EEAEF7CC68D281A0A4D972CA1D133A26B6A1E315F302F0726F4807F23E29971DB5B6C83EE2D078697A7056060FC74F5631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25~portadataout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'hEC2C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h7296722B78798E403700BB766AB12CFA69629481D43275C38319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE01FF8F9CC700CD95BE1F2B5485D9C5DA8A6B1FEEF70515E9EDAC0C731C59B8449742C26714572B2D8B043583A32BF0965A864FA9E8C4F9A5DEB187EBA23DB4FD073BF5473563132F5A23F1B6C762DB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701CF3E61CF1873E70C71C33E70C79C31E30E78C39F38E78C39F38638C19F1863CE18F9873C61CF9C33C60CF9C31E70CFCC31E70C7CC39E30E7CC19F3067CE19F3067E61CF1873E61CF1833E60CF9833E30CF9833F30C78C39F3067CC19F3067CC19F9863C419F9833E60CF9833E60CF9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h833E60CFCC39E70CFCC19F3067CC19F3067EE19F3067E61CF1867E60CF9833E60CF9833F30CF9833F3067CC1BF3067CC19FB067CC19F9827C419F9833E60DF9833E60CFD833E60CFCC1BF204FCC19F306FCC19F3067E419F3067E60DF9027E60CF9833E60CF9833F204FD833F306FCC1BF3067CC19FB067CC19F9827E409F9833E40DFD833E60CFD833E60CFCC1BF204ECC1BF306FEC19F3067E409FB027E40DF9037660DF9837760CF98337204FD813F206FC81BFB067CC1B9B027EC0999027E409D9837E40DDD833E60CCD813F604CC813F206CCC1BF206CEC09FB0666409FB026640DF9036760DF90363604FD8173204FD9133206FC81B1B02FC89B1B027E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'hC8919037E4099D037E44D8D81366458D813F6448C81BF266C689B3226C6C09BB22C6409BB324240DD93363645DD3363604DD9961206DD9921A06CC99B1B22EE99B1B3266CC90913664C98D13664CD8D99774E58499336648499B32668698B3276C6CCB3B72C24C99972434CD9933434E59D39616648DB961266CCB921A76CC9DA1B72C69CB0B3246DCB0D33664C90D39634ED0D99634E58499236E5869DB3276869CB1A7682CCB1B72C24C91972434ED897B434E58D39616E58DB9612768CBD21A72C6BCA0A72C69CA0B7246DCB0D3B425ED0D39634E505B9634E504BD236F5869CA12F6829CB1A7282DCB1A72C25ED097AC34E5097B414E58D39416F58D3D61;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h70582FB648A027458ED1D73F57A7E7A2CC2BF42A6DD6143E8B9985C90AEA05E259CD810C0DB57D0451729E3999597F3D779F58E30FB4A0616A2FD82F2CD45010412214F42D3515F9C681827E642D52C2FAE846B0FD2FAEA0411213D1D0B5EBD7E75985D9FB905A930F2EE142C194A6C2810474324F42D9A2DFB3070B37335F3AEA08202EDA81E399A284344267A7A6F21B2FDE8B050B185F99D207E1F74C806BBCD15E8431B257D3A7E627F8BFEE9AC629E9DD810B8D1453A3907237E0B71EBACC8A98DDC2E81E54503DFDF930DF0ED2BAFBCC6224FFF812C85045D68DB02397E16AF85D99D97DE9D11BB8524B7E141F76A8A3B99923F306F87B0537EC7A9FF3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'hCDBD5C694CE06AFF2F8589E372094BF7D10020490BAF8BB17237D92B88D9004B138181EEC50297DA27583BD30A5C1081D21695C3089FE364111448B2FDB30534A0E82682CE46271114F8BED80483E917B5D7C309DC650661222BAFED61CCCAF7DE7936B07D000A2BECC806A161CDEF9457D1BC36C2C4FA5090B4599985FA399BD852A0E082EBF472142D3D6099A4E809C682B962A7D3EF09F273B9D34753E705FA02BC281E301B45417DFCB00B06E7C5835FCD7CAC193E000B0F2B0ABED4FFACDD1C997333A7E567855F2CC87CCAC106A9806A6BED6606ABBF24BFF92443538F994F8AAC7FDA9FD5383B356352CC0325F2C8FC79AB4D33C01B2A5647B80CDAAC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'hF07F872A98C03C0DC931C0E07C64C77FC7F86787FC01F8783FFE38000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE07F1C7E333C6B3E559CAABEA49C98BE8F5D783EFE5E4623E5E5CAF2296E23883FC9FB397B1DC86296403C30C454CF7F0AA7062CB696CBD30C6BFDF9406A15FBB60E4AC1E26E4ECA0D9A7C01E2DB3B954C060C8C14FD3A73F99CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFC7F0F003999FE25A60656B71AB250158373AF8821A1A0DB4967A6E892E55A5F8EB95135D0E226502BE7B7181FFF1F9EEDB07F7229062613ADDC518F142457;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'hAF684BD21A7286BCA0A72C69CA0B7AC2DEB0D7B425ED0539435E5053D614E506BD216F582BCA1AF6829CA1AF282DEB0A7A835E9097AC15E50D79414F50D79416F5853D41AF684BD20AF286BCA0A7A82BEA0B7AC29EB4D79435ED0579435E5053D614F506BD212F592BCA1AF2B29EA1AF2929EB0A7A815ED097AC95E50D79494F5057D492F5853D4CAF284BD24AFA86BCA4A7A82BEA697AC2DEA6579435E5257D415F5253D415F532BD612F532BCA1AF2B2BEA0AFA9B9EA0AFA995E50D7AD95F505795D4F5057D5DAF5857D4CAF286BCECAFA82BEAEA7A82BEAE57AC296A657D415E5757D415F5353D415B572BD61AB532BEA0AFABABEA0ADAB9BEA0ADA995F50;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'hD499D5F5054D5D5F5056D5C8F5056D4EAFA86A4AEAFA92A6AEAFA92B6AE57A92B2A757D49535757D49535717D495B572B64D9917AB6ACA9ABABEA4ADAB9BEA4ACABD5B76549BD5B5654D5D5B525655C9F535655EADAB2A68EADAB2A6AE6CA92B2AF5CD9B32AF56D59534756D5951573654D5157AA6CC9997AA6ACA9ABAB6ACA8ABDB3A6A8ABD53665CDBD53565455C59575455E99936455EA9AB2A69EA8ABAA2AE6CABAA2AF4CD99332F54D59514F5655D5157A655D5157AE6CC9997AA2ACA8AB8B2AEA8ABD33AE68EBD53665CDBD51575455ED1575455E99972465EA8A3AE2DE28ABAA2AF6CABAA2AF4CCB9232F5451D514F9455D5157A465C51D7AE2DC90B7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'hAA2AEA8A6DA2AEA8ABD332E68CBD7167585BF51575457ED1D75455698972465EA8A3AC2DF28ABAA2AF68EB8A2A95C5BD21295451D614D9455D5157A465CD0D7AE2DE90B6EA28EA8A6DA2AEA8AAD212F684B5716F585B6515754532D1D7345529097A4252B8A7AC2DB28ABAA299684B9A3A95C5BD2169D453D616DB475D515CB425ED0D4AE2DE90B4CA29EB0A45A3AF286E5212F684A7716F585A2515750522D0D7B437290B7A425338A7AC2D1286BAA291684BDA129585BD21699453D616CB435C505CA425E9494AC2DE90B44A29EB0A45A1AF686E5212F4A4A3616F595A2504F51522D097B437290B7A425130A7ADAD1686FC8A91484BDA939D85BD25289853;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h56568B437E44C8A425E94946C2DE96B44809AB2A45A12B6A6C5212B4B4A2616F5B5A2D0CD99322D095B5A6190B7A5A513036ADAD16A66C8991484ADAD30C85A52D68981356C48B4376C4C8A4252D6984CAD296B45899336245A13B636C325294B48264695B5A2C4CD9BB22D49CB5A6192B4A5AD13234EDAD16B66DDD91CB4A5AD308B5A52D68993266E48B5B72CEC865A5296984D8D296345C99337641AD39674C32D694B4C26469DB1A2C6C89BB21D69CB7A6196B4A5AC13664CDCD1634449D90CB4A5AD308B1A52D6299B226ECAB5A62CEC865AD29698458D3973558D9137651AD31674532D694B4C26EE8DB9A0E6C89BB299698B3A6D3634E5AE537644DDD;
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h0634459D90CB4C51D369B9A72E62B3B226ECA75A62CE8B47CE1891B875ED0878BC30EFADC4400BFB0590DC91B61F8E7AE09944ABFB00C339DF1974CDA2CE98AD9AD4157BAAF216F059D0C992F3675386ECF58FC49030C5A24EF4FB6279012408C86761115968ED2AAF59A829D47FDDF51C92FB7CCA04AEE0AC38049011DF880B319F20A9A552770BDBF4F55895FC46C15015547C3D3396F3E2AA9738C7BBC032FEA673ED9FC5B5DA8D07216F76DB919D692208F4B97626EC312A082B7A782ABF77A1074A44A58250070BE93D719FC6582BAF97CFA7704872169E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF1FCDF9505376589275505532A8D572A829BB2C4D3AA82A99546AB954169D5626BD54154CAA355CAE0A4EAB155EAA0AA6531AAF5205A7550AAF550553298D57A902D3AA8557AA82AB94C6ABD49169D542ABD54155CA6351EB40B4EAA155EAA4AAE531ACE5A44A7550AAF5525772D8D672D32D3AA8557AA92BB96C6B7D2BD6BC599266CA6CA2B3C4C19A13A1672B9E62EC2E9C163B8EB7ED7069F0FE880881F40600F7DB678BC7CFFB3BB8143C79C442423FCDB65ED2CDA39645;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h23EF3DFD28CE8DA75AB024BA41A16A56521A26A0A219585F02C6320B3F2CF4C7123C3E8C67DB8027A69D2F6629AF82AAA858F24B1CF146179BBA81C8BFAA374C7FE87E8EEDF7EAAD5791190C2AFDC4A6CAAF55F4D71567B71A2F58519E4E1FBCE60013F39647139D9594E80A373057A6FB1F2507BA4DD218DA965A6C6944B8D4CC5C1F5EF0319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC000C7FFFFF0638000018E000007F07703C77FFFF0E200000CFC300007667EF19FFFFFFFBCFFFFE203CFE6666666F3F9B99BCFFF9BDFC207CFE6F7E080E66F7F93CFFF9BDFE4F3FF02039081E44F7F1BDF8;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hCBC8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) 
// # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hF588;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~13 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~13_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51_combout ))))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~13 .lut_mask = 16'hA808;
defparam \inst|memoInt|ftMem|dataOut~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \inst|memoInt|ftMem|dataOut[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[9] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \inst|memoInt|finalPosition~13 (
// Equation(s):
// \inst|memoInt|finalPosition~13_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\inst|memoInt|ftMem|dataOut [9]),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~13 .lut_mask = 16'h0F00;
defparam \inst|memoInt|finalPosition~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N19
dffeas \inst|memoInt|initialPosition[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[9] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \inst|memoInt|addr~10 (
// Equation(s):
// \inst|memoInt|addr~10_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~18_combout ) # ((\inst|memoInt|addr~7_combout  & \inst|memoInt|Add1~18_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|addr~7_combout  & 
// \inst|memoInt|Add1~18_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~18_combout ),
	.datac(\inst|memoInt|addr~7_combout ),
	.datad(\inst|memoInt|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~10 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \inst|memoInt|addr[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[9] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[9]~13 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[9]~13_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|addr [9]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|addr [9]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[9]~13 .lut_mask = 16'h3000;
defparam \inst|memoInt|ftMem|addrOut[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hBEB5BAD7F38859AB800CED4738A0B7580CEC8C4617A7BE907422B35F26CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF1846B7EA50525B591E66BEB282B2DADAFA65F5941596E4D7D327A9A0E9B366BEB33D4D024D9B65F599E64816CCD32DACAFA640B666937C4D7D362537159B766B6B392928AC9BA75B594959464CCD32DA9A6ECA366A6B97C4D324D1B25359BB66996685329ACC9B64CB642;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h9946456D326532149B366B2BB3A9B8CCD9A359599CDC92C63279358609C32C0C2FE65017B9CE003E878E21520787E627DE8F9D2F33C33C42CB82D68D01691DEA2BD4472B96AB6ECE1D2F5A42A9AB6844D38E271C389B73E8FE70FDE41CD868C87D90D33CDEC5264A2C9A99D5AA5AABB6694835300BE56602C8218FC7F95153287B080DC9B0EC55BF18EADDC9B8671AF0B4C6D507610E926F8CBF55D9539E0E95942D05CF9EC0B4D8F001E6890BEDAE201575DF612CF8F26D0C74AC19557EAE5D1B021087372F247843A6AB3AC7EB042FABCB50ADD6301CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801C7F9A5CEADBE56A06AD6752AFD529F2D50352B7A567CAD4FAAD8175198AD3E5A6FD5280AA58D52BF25A7CAD4054ACEA55FAB53E5A62695664A4DD4ABF55A02A96314AECB69BAB51156B1AB56E494D94A88A950D6B3756AECB48CD2986D6B3A9366A946552C6A95996D3356A72AD4352C8CD2B9AD3395AA1A52C6ADD892D39A5B0DA563524CD5A9EAB502D94CECDB966E0ACCC66720AF16130D9A78BC7028AFF52BFD7A3DCD7FF78F866BE08201D17E739F3E8BE6A2230DCC99D0A7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h4669D2F294B6AEEF6BA1AAB90A5C4E94969DC27348F4EE3B3A49C0F5DE046BF89BFFF49C4E9C7DA8221308980AA7DD492313F065F06684DC62C304B70FDCF9D0F00B33ED8F3597F56EED12450CC209D4D75B3615D5F0F934AEFEEE75DA05666071211E126B99523EFF4199F2FA33FCEE4E2FBA0F24849DEBAFDA932515722B8B3B3DC3619DC1C74EEC02F69E337FB19CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000186;
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FCF262E7C10E1A9F10E0D995B474D4D9A654CCADA394ACC8B6A6A54C32E56645B4307AE9972B3E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h0DA383D3CCB871F14D1D1E3945838FAA68E8F13E2C9C78474D4D89F16CEBDA366A6C4B8B675EF1F35366595B3AF689929323CA999F34CC849916D5CDF9E66C2CD8B78E6F4F33E146D7BC7078D91E4E3EA9E282C4C8F271E55F14162647B3BF7AD881B13EBD9DFBC6CC0999E5ECEFDE26404CCF2A66FEF13212647BD737E78990B32BDEB9BF7C8FA5995EF5C9FA646928DAE78A4B5323C9DABF6C4058995ECED4FB6206C4CBF676EF53202626D7B3377A99013235F99BBAC4C80997EFDCDDDE265044BF7EC6EDB23686257BD4356991B4A54FD6A1AB4CAF656BEEB1095A65FB2B57ED9952D12FD9DBBF4C8880997ECEDD5A644408D7F676EFD32A205ABFE376D8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h995142F5FA5AB428CA9217EAD2D5A646D4B0B75696AD32D5A5A5BAF4A06816AD2D5DA6050344BD7F6AAD30221625BBFB55699510AC5DD7FBAB44A8A16AEF3D069B95B7EAA49A0FB60BF280F81AEE0FCC22683E542C83981675C6656C79D75FADA1451599B6430096F9D18F0B7DD0495805B3E921CDA17C84A9FAFC21D2B9A93223E181BE11BCBA322468AEA299215299ED4741BA7D7A968C1ACBFCAFC695F0A6137200A21A6F5EFB116A4D117D1484FE12C402C492C5A2B43FCEDAE12D840D1E6046DA5F4F2A1C3C4C5999EAD138B3DF52D68E2095E87FC2EBE9FDC6437F50B223A2F74B95EDFD63D1BA98FF7FFBC388C6C52094034DD77198F5682F82D8CB28;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFECD398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C388013CA8B2208DD4877EF303F203B0FFC589FFC27722057BF7B801BA80EFFC607E43721DFA813FF86EC542AF3EF70037D01DCFCE1EC86E03BF4027FD0DD8A855C5DEE037F202B9FFD3C90DC077A804FFE3AB0518B8FFFC26FE40571FFB3123E80EF5409FE47501A78617FE86DFC86AE3FF6624F90D5CA843E48EA034F0C2FD91DBC80E380993DB08FDF935D00B9D45A6D68AF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout )))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hBA98;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hF54ACE4C60AD6616D9469904D717BCCFF3D378C54098168BF8D731FD70634E9FDF35428BB3DC439769381EE77FB67D1D57A6001F56CCD2932CC17F77EA860AE6B1C977D7B541013731C85E252A4D96D3E241E3D64CBBB96336FDD0180C802FAD16B3CB05CD79CBCE77D063A67128F93260DA0D7BB35E079A87A1B61E96591D3CC24E94887AC635CB5CB1A64BA2DAFC7E597EB51A202BD2F631B5BEC7816407470449D1E552ABCF74DD026653E8A0FF0F41067319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF8FCD0AAF72E3C23EA07BF7410C12F9E05D845849F74177C17D60FDF3CF843DC0F7EF821825F3C0BB087C93EE83EF82FAC0FBE79F087381EFDF04304BE5817614F12FDF07DF95F481D7CF3E5063025FAE0B6097EB02EC09F25FAE06BF2BE903AF9E7DA0C604BF5C16812FD6457813E4BF5C0D7EC7E2065724DB418C097E902D025FA48AF037E97F3012FD8FC40467438F30E0ED32D9C11C8449B06CE18C2FC52B5C6551581B9D8DAAA69A9069CE67A79BBFBAB666F5610F05C278229CC679393CB3AC8F9762DAFC365FD5B6A864EAE42F1485F077883DC2EDF3FEE7FAC5FB127A2DF9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'h140C6DCAC33DB4F02C19B6F4F7A27C2F4FFA08D3097A9316AC05DC56E801085D0C4B7FACB086A7537F01D106B587A5743CC348B03A1DA1CB25E3FD6D85FA093136AD330FD239D1B96AB21089E446B3F507749CDCA5D66FD8D360E3B5808158AF8B6BD0B1B8310DE7003DE4103318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0E1A6A843BF47E1B604F51EC3F2033C7F39EB8A671F86BCA3F4DB0238C2E1F9019E2D9C71C5138;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFD35750FB6FC51CE1F8E6AC0F94FE3AF08D43ECA9AA7D97E00E70EC715604CA3F0D7947A1FE1451B9E3F1833C7238EB82651FA6BC81CCD70C39CCF159D99E299475C1128F5B574CE76FC61CE078A66EC984EA3AF08D53BCB1A773B92BEF93D5AD0956BAAF356C1D554C998F16753A668F587C79010A7A2D6D6F863F1230C88F47D4129176BAB238D9BCC2CD7ED9671FDEEF51B044139A0D5D4F3BC1E704998447F54B7866DD089FB840D436A6B43AEF4AA0B6A644F48DB389AEB1E181974C4A3B4CDF11074CAB3A40DD2344A9F0A0F8A5D15F149D03259365377430FE4F430A9F54A438BB81F3895EFE9D66664B9DD60570C2AB20254766A455958F39180B0ED;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hE1C4CFCECC0C4FC713F187B7EFFC0671D4CFDECC19887E5CB5C7246FFC0C7439023E38D388FC7C9DD1086EFFF01BC3F98194281707037C30FFCDB0CAE8F9FCF3A6C020191100B771B36FF333B6ECF2317063C7A320FA3A39365E4CD70823F5C5CF80007C47185C183B8A18B88003E05C9B277721F7B78C4000CC8834FAE88ECA2673FFFF81F68B965F0CC9846EC6A863F8BB382FF81F684B6BA2EC1B8DFA7FBE3046FC920EC92B4F5A0B40A6C5DD59B8BE6BF58327629A7E67C8A211A07D15A882F52B71E82AF2BD5EC390D9670A205348DD5CDBF38E66C9EDCE4771903615CAF8E95B515850E7641535636244CDAB92B020980A864CD42B3906BF0F375CA864;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h694D5E6652A9D13CEAB000F935A619E3ABE3B4A310006EF6862C641062383180000E838D89BFA47B8B388000E4509014DF18ABCE73FFFFFE0495A47E58424E85E85EC92FA9F09AA2D86A6D592A3E262D6F5CF255DD5CC5D5C7ACF74977D19981A7667A4FE7827171FABBDE6539EB5AE32126867EA5B45D6BDD7CAF6B338A8BCDE2A2950B8B8DCCDF6474FB4A74619DCB044BA6375396B493FB3FD7B35C9BCD58826DC5D2BE1EFD0FC14B7625DC57B4877C62000FBEA9EE0CF56302EC6000FD1EEBB54D5533DEE7100019141853B4A6F32C6300000FD1CCA1B7A14AE631000001937931BE335398CEFFFFFF04DCF07C4C53E07E17E97FEA882974D20C0F9F0E6F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hAEF579EB17796B11BD6F11BD4EAEB1FB30143EFDE9C8086927BFC4CBDAFF2969CDD7AC83E1A6FFA63F340A863EA6FB3062192BD798905A196394BADC231CE080BDF2DCA7104D6ADDCE19BB83B193F53C29DA002FCC6E12BAA95CFF333579CB1F9515CD72849B3E36E58841F4B70E0348A7DBF764AAC30067F847F1A27C33885029822CCB2AB7F14D299E1D09CD3BD39AF3F0852BD68431D053A0ACBC6D46EDBC187F004DA823A77B0760CF49B36D237769BF30132155632750C38B61A77721D66E0CB752FB7165AAA199E4B77B270028B3EF7F7DBA2326ECEDF80FE61F249A79C47A028ABA83B899F98861D7A7DA88688EFE9693FFFC7864A67F9FEFBA96E1BA;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h6C861746DEE74B294B1443AA726AF2E9DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7B3CC18FC3C25F5FEABC974ED3D78C02A77BA2A7270F37691164BD012855A38DABA5953B4C1F7441451DB745F3FAE446767981C23938C3014EDA3816F26F58378F4E8B714D038D381DD49235A2A11F879ABEB66EDDABAEC6DEE68D9895045FF9061CA78D0105C7026FC90A73540385B529C2954C436D467B631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24~portadataout )))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hEA62;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'h1F3862C6F3770475EEF7445D58EE784193178F9C312773BB8A32F77BE28EAC743C69C90B87DE1093B9D5C53973B9F1474C3A1E36C485C3AE68CBDDEBC2BCB1DCB0A7861F093B6247E7D73465EEF5C31E38FE4853D21B8EBDA127F3EB9A72F77A63CE187C246D890E865ED097CBD38D797ABD216F083C1276C487432F68C3D5E9873C717890F78412097B6247AD9FB461EAF4839E309C485B8209043DA12FD7C79C31F5FA41DF1848242D8104861ED087CBE30E78FA6C20EF882412FE8086431F7043E1E1877C6C3090F7C412087BC01B2D8FB823F1F083BE2010487BCA09047DC00F8FC6DC11F4F841DF5008203F0504A23FE00FC7E20E7AF84E20EFA82411FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'h83321B1F7037E3F1077D4C221077D01008FFC19F1D8FA93BF5F882BEA310002FEC08447F40DF8FC4D5DDF8BC015F50082B13364032BF206FC7E22AFABC4E00BFB01005D90330BD5F9037EBF5057DCE23004FD8040AFC81BD5FABCB1BF53B02FEC340B7266C02C17E40DEAFD4E5CF3A9D813FE1B01B9236C171BF206FD7E832EF1D8ED09FF0180DC90B71BCD7963FEAF610FF8EC36C4CF80D86FC81BCDEF9C31EF53B007FC361B7246D86C37E40FE7FD8E3CF3F0D803FE1B65B9236C371EF287FFDEC71E71F86D013F45B0DC90B71B8E38639FC7E18FE8EC36C08EB0D87F405F8F671C7147E3B007F4369B6047187E39A10BE73F8E38A3F0FB02FA9B65F8239E3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hF1CF4C1F28FC71E51F86D813D6FB2FC80CF1D8E3AE29DC7E98F287537C28E33FC7F46678E671D714FE3F4D5D0398BF107381E39AB3265328EBCA3F4FB2A799FE578C39E2B14D5C1328D435E11EA778634EF72A460CF14CA3EE0990789A90073B9C30E733D5336648A651F700483CEDCC139C8F1873D96299B324512A7B8034DE72C699CE458DB9EC914CDD9300D13660DA773963CEE5A246CCB00C83EE4080699B10653B9EB0E77251336608064DFF8041BCED8C3B9CCB1A72D92099F30449267EC134CE76C25DCE648DB96C1804FD8106933E20DA7729612EE1B046CD120C127E508369DF10653B96B4A1705833E789124DB9A84594EF88BA94C95B54982C09;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'h7B442D06DCD5A2CE77C25DF3608FBE2C1224BDA30683BA22D87729A93EF8B047CF16841A52D68B61DD11F40B82FC993C58A2F789522D29AB45D0EE88FA05C1676CDAAC497BD6BD06D455A3EA173665316883B62D42B425E91E83AA2BC997499D32D8B541EB17B55A52FE8FC55411B4CBA2CE99BC5AA0B58BFA3D287F47532E68CA61F1674C5EAD684BF6FD1ED05FA329973265317AB3A6AFE6B425FD7A8CA82FE997CD9D329AB5496B57F57A02FEACC654D2B4CBE2CE98AF5ED495EBFABF013F56532E68CA63F5674855EDE80ABBDD1B435AAB298F306535FAB2A5AEE2F4055D6B8CA1AD6694C59D309EBF886AD7D76A22EEB4A650D695056ACA80CB5FD41573;
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hEAB714B5565328730A1AFD654355D7EA0ABBD3194B586CCA6CC9F9F3A9037174C56E402A1C522AE39829DCF586CB5BBC136973498AA94CA043F110093605F1E632F942D12CCF68453F43EF85DA63DE27318476C73183EDB9BB1C33163829D59682BA5DB3539358B58228E4CA1FACBB961EE73165F12690280C52F66FA110E1F7ABA293C2CFFAA7BFFDFEE1864A96E2AEBF8D4C6BBC116E075AAA3465A06164B27A6A83BA3C628FE88BC0C3B0C367D70FEF7DD97A0F34925068F35D1636696AA17763DD5FC71E3A1298589865D10C629E728FA757F9774E91739E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E778367A90B80067308C7700778B7F8B877FF83398467B803BC5BFC4C3BFFC3DC0233FC05DE2DFE201DFBE0EE011FFE06EF16F9120FF8F0F7020FFF0377837C8805FC787B8107FE83BB83BE4402FE2C3DC183F641DDC1DF22057E1E1EE0E1F920FAE0EF9106AF0B1F7070F8907572778883578487B8387C487EB93BC441C78C12213246DBA6453C69AD6352C5D0553CBF5B04FA5EFE554DA03A4E9A1981E11C417C0E8083AF190C3CB3B0BE3BAD26DA1D65061BA9B2BA8CF0B9478E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'h49B9E76EB0F43E6D58E58861146509687481AF62F1C17934ED0701F61F27083D91511D32A1621A41A48972C361821A6D7CC3E3ABB967333381A4AA153C9518B3CB9B8ED8BD5925B3A3A945D86520C46143CDFF9652C1E17D10C43A6AA2394DC77A3C51DD2CD633B39301F0E73E72D0B53D2828D23CAE84ACD863C26B70A51E306EA2ADAB44B19CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF23FFC0CC003E39FFFFFCCFFF33F86001EFFF3337BFC9E7FE79FFFFCDEFC100D84076101C8DD840741001FBFF81001FAE0404F27FFF8175D80001D760001F437497C277FFC0F620000F203D003F4A963099FFFFFE0C2FFE61CFC291A95A95A0A46856DAFFC6C303CF8291B441F3F15B6E465AFD86DB9196BE0E4EC493E1796C0EF906;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72~portadataout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hD9C8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'h34D496719DADA8F2AF8AA0034FB2A510B1CB170BFD8662AE9319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0E3F8F52B4C146BCDE1E7D1ED444B02F76F374EC7A1777B27637FBBE7155DB820FEA8515D5D143F3E08D3D5A53E5DB64CB66B000D5500CD667AB9FAA1BE16BB4DE115421F98519F47A3C39464A6B7B98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C63870133415E50D79414F58D3D416F585BD61AF684BDA0A7286BCA0A7AC6BEA097A429EB2579435ED253D435F525BD614F502BD216F582BCA1AF292BEA0AFA92DEA0AFA915ED097B515E50D7D495F5057D4D2F5057D4CAF086BCECAFA82BEA6AFA82BEA657AC236A657D415F5757D415B575;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'h7D415F532BCA149532BEA0A9ABABEA0ADAB99EA0ADA995E56D489D5F5654D5D5F5254D5CA9527655CADAB2A6CEADA92A6AE2DA92B2AE44E9B32AF54D59534756D5953573654D5157A26CC9997AB6ACA9A7AB2A6A8AB932A6A88BD53664C4BD5B565455D51565455EB9933445EA9A32A2DEA8ABAA2AF2CABAA2AF54CB9232F54559716F1455D5157B455D5157AA2DC9096AA28EA8A7CA2AEA8ABD232E686BD716F485B5514750536D157545569097B425EB8B7AC2DF28ABAA29968EB9A3A9484BD212D5453D616D9455D515CB425ED0D4A425E90B4EA29EB0B4DA3AE282E5212F684A5616F485A6514F58522D0D7943329097B5253B0B7A42D12867ACA91684BD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hA9B1485BD21299853D6568B437544C8B425ED498AC2DE96B44CA92B2B45A1BB22645212B6B483616D4B5A244CD9B122D09D95B2190B5B5A413034ADAD16A66CD8916B4A58D30C95A52D28991A56C68B5B366EC825A52C69865AD296B04D993B73458D13676432D39474C26C69CB1826EC99BBA0C698B3B2196BCA7A693734E5CC567644DD906B4C59D108B1A52D329BBA22E62B1B22EECA65A62CE8845CD397314DD91372118D116745B2D31474DA6E68CF9CAEEC89BBADCE88B3A2D9738E3E6D377447DCC77644DD86E74C59D168B9833E779BBA26AE733B22EE8363E62CF8B45DC19F3B8DD913573B9D117547B3E70C785A2EE0CE9DCEEC89AB1DCF88BAE3D;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'h2FF64898180FE8F1A979C74F73080B68DBC313CA06821CAFF26C7FC14E1EF4551B3743F730CF8231EE4C5EAB01843E585FD01755351A002D994C764167FC07C35BA9A2F3C23FDE322D2347436F67E84376A0E62D442505FF1C752A79C93E419808E2C12D0FBD33990B377077A360B99BBF70306AEF0430758F726982DCDB9BF3DE018DCA9843090929FACDC7B4979BBED087A5FB419EEC96755803CF97EDC160B0BDE185CF59860D2694B3E8FB0FD8BBC0110B050D2CBF83853EEBA00FCEB2F8B0A5BEFB431F7342886F3474A72C7DCC088869F5A27DE8CCDC0CFFF08E67E29533D0FC1031A5BFD9380F9795497DDC4EAC21013BB721E2B9F32F4CDC0D756F69;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hC5F986B70DA8897AB0364B3547FE319BEC1BBDC6BA8FD23D33B9E734C07B8409018D3EDFF946A419D32B37D27A5461C04C69AD1C62F93D6E03E1F94B054814D3902486BEA15423AA568D01DBD381D9C559EE5D83AB17024F3F43FFD46ACA26838C4D67EFC4B16E9C14941633DEB74A5F383118EBA7B98DC4C6546922C10F3B6EFEF1E0AE34E31E77315A58202966FC113AFCB9A3F807C69DF74CE6A8D8C41376090C7C042491AF47C98F0DE8128E482C82EF96FD0A2BA077CD70990C2366C1FAD31A2E8A54342E55B811F3A0BCEF588B0561BF61D9AA0419B14E61DA73DE75B0741F983B7FC8C3985BC6A325F9B3FD4F085B3C653D99AB3FE94172D9B7CAB01A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hCC7F8B402947C38924A930EF9DADDB7FC7C6566783FE0B99C3FE27FE0C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE180DB7E55434EB6C0A2F037122229224C7FB863FE7CB5C528CBE09D45BF8CD6618832ECCE44C0FEE512317976DE571CFE34B4E8845E3BF9A66CF02F4818DB6F4F7F4699DC19FDE107E1F20F7E17BDEB9843EDBB68596F8A2C1CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFF0383331E2555824CCA7503E4EC6B07DE9D2A98778709007597B311D5ED5DA1B7A4637C8CA76E0D4E59F96DF972093A03DCFE65C35F7D0B4FD3F7A2329883F9;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104~portadataout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hEA4A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~12 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~12_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|fetchReset~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~12 .lut_mask = 16'hCA00;
defparam \inst|memoInt|ftMem|dataOut~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \inst|memoInt|ftMem|dataOut[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[8] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \inst|memoInt|finalPosition~12 (
// Equation(s):
// \inst|memoInt|finalPosition~12_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\inst|memoInt|ftMem|dataOut [8]),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~12 .lut_mask = 16'h0F00;
defparam \inst|memoInt|finalPosition~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N17
dffeas \inst|memoInt|initialPosition[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[8] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \inst|memoInt|addr~11 (
// Equation(s):
// \inst|memoInt|addr~11_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~16_combout ) # ((\inst|memoInt|Add1~16_combout  & \inst|memoInt|addr~7_combout )))) # (!\inst|memoInt|addr~6_combout  & (\inst|memoInt|Add1~16_combout  & 
// ((\inst|memoInt|addr~7_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add1~16_combout ),
	.datac(\inst|memoInt|Add0~16_combout ),
	.datad(\inst|memoInt|addr~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~11 .lut_mask = 16'hECA0;
defparam \inst|memoInt|addr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \inst|memoInt|addr[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[8] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[8]~12 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[8]~12_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [8]))

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [8]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[8]~12 .lut_mask = 16'h0A00;
defparam \inst|memoInt|ftMem|addrOut[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h54E23653726A2057981FAEBBA38BE5E65237673215E582BE3A672C2302CAE9EFCDDA58DBE5459816510326FC4F94F5364554216896AF8F1D3B527C49977AD02FA4C26DC50D39C8BE32DE9427CAE442708850E8A836B7C50732966F77D06F5179BC219FBC8CCEEE642335628691FC0CEEA334BE27F2EC2C4031349ABD2300A83E9273FFF04D2C93B0BE934AA1F0B74C29512CEEB635D6CAB14D1459B5D1F3A91FC5D97D3F954B495F25F1139F6D03C0556747C619A4D09C0D97A6712B834B976BFC7B1FD59BFD89B7094978063931BCEC700BE552577516A22046D6C3605DDB3E35B0E29DB69BD86E412ED900D4A34965A6C4C378498D78E2170A96999DC78CD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h79212D96131EA1542A763F42DEA99BEBDCA6902B523FABC3B642BAA2C95CB180039104C8EB32E6C35138801D1D5C41B03ECA4E4E73FFFF81334289A719D6FE5EC5EC9239F2559C4BA4D7A485005365841ED0D18A97675E1FDB8DB5A3427ADABBA8254B488287E2D36E52BE63FE8DCA9626C2C70028C229663C7A653B030DB44E3E4AF3A0B03E54C9C1A05B6325DD291FAF9035AE29830DCD3D84982DC999DBE1CD94A6E837E86C901832D68E2799C6516B6A47FE8236E10C7EF94BD9687F208589E3B4A39759A71007665035468FC2C281630003F2693ABC3BDC90A631000026633A35A8F3BE98CEFFFF809E6C121B6892627E176961D49CA2D7A9691DCE2B65;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'hB5AFD363B402489EF6449E7022B68ACCFC1CE274E114C59E0CA23AC389A5374B835C73E475DBEEA31B987CA92D3FC767D89E8D431D43A6BE4784F8375D4687E8B919A2C57CDB4C8F17866A9434F27DE53212AECBB3BF3A8CD4920603786552CE741B37DE8726F93FB7D118A01D3ADB1BB424C8190CCF45355F8E4D0FDF3C24B35F79FE3B1F69CA40EECC7A3157052E4C68E8D76BE39BBC7BD3713AC03B9AF44A27D236C22C0B1BD1FA2FE00AB9B4F33D1A1D88E511746EF14CAB4669A86AAD51F27A8869AA40D6094397C8942AF842A6196EF623D4D96C172ACC9F84FE4170CB98B1FCE615255443A1DB65AA0238421EE81E2D89D4223C571E62FC83875DFB58;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'hAA798FFC42BF753EA8C6B38994833A5C5AE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7AD842DACCE5B333DC25C420EC8DB87E97F11D750BF2D298365B1F6DFA270D94B9D5AE5EB1F6DB2BC374916A78635D41A44D9AADDC5DE28EDD8098F9DB98F7F29C2572E0465579F5F9924B54D2722AEC7F9F3187596BA1C5AA4371838040665E8EAE2335D12F14D02FFAC7D90BCC0A7D93F1FD324D2EA6E1631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'hD277E480D4B11D6F412318D8D225FFE0BC2F8FFB348276A9B8CE80373A8533FBC982DFA8F2F6365AE65FB8F19A738F5A13C9E096895EF8AAD8B2846737CC17968AEB3AFE20D1BA2869E0DFDBE36F88DDC686D240E5B894912F0EF5E7A9DAA0EA1060D8BB46F6463BA4F74DF7DD9837988C643E1A7D6D93C5A99D642A235A741DBA1585169F04E0E8EC24E93EC14C4A361901210E3AB7A75B69F5ABEC96D2286BE686B8EB4D3A612478887B7A8A167F005B327319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF93A8F07634339AC51E301C2164FC84CF9177F8F5EFC2162F9CB0DEF66F35CABC603943C9F90B9F00FF3D6BDF812C5F3960BFECDE7B9D7CC0528793F21D3E01FA70CFBD02102E33C15FD9BCB7BEF860950C2F641A7C03D4F19F6A0D205CA782BFB3786F7DF0C12A1902C834B8A7A9E33ED41A40287D04777ED4DEFBE9A278B3058061714F43E67E203C80506205270B87CDB31F2C5A1AD70DE937747F1E6694CB0910A202CFFF2262ADE5AA04C0B195C5AAF56E80CAC822E59C27B61736602384FF20D6C87E4BA92B896FCE6A0BD5B8F6528B5C46C6D8E2E9C442F076C12FC4BDEA32;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h6E5F40D11548D3202BEC9C4D5066F327AE0B12484474B12BC93B0DC2C4BEE15BEDE57600F0B185A39D0D39D1981D8269DE75E67273817B55DE3757ADD1F3CD16E17D386617157C28965C9FB98FD541839CA66FC7F5A4EBAE9FE2418204C2AFF427A8D32536579C21010944ACDB18CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C09EC9E0B100BB7D86DC89272493BBE5EEEE7047A252097B45BAC36E2EDE5A49DDF2E573BCA2F1A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h914B4A15CE25317AFB53AC2389488556B557A8D1952AE512B6FC7CA1F619B4A8412F68BBDCECC2D8080903BE5E345744DA1D2297B2282CD61A7D068A905F0E968BBA632F99CB6BD42E270D7AE755A10E6E4945DEA1568DD414FA3EEE709E72FAFD82E1ACCE2876B2E4EFCBDD035E1CB4E5EE8471AF9E3927221C1FB4CA7DF6AEE16106BE10168EAC8A9A851CF6447A8DB32319A24C66C385414A3C216C9E9326BE4DEFAB585586BD57676BB8D8090EC8DE2D9056158DE0E39B000B9E040E90C14947DD01F0EF73FBB12EB7608238FA363858FE9A567EA43E714134BC86746990CB820D62B05225C66C80629BC26D293218F1F1BCA4365E1A9656E692B1A7A7C7;
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h87E7649B883A37462C82A15B3856A6A57F14E0716F9F87871A58972526CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333E72BB4E42377248515BD2B626BBB942097F0AF114DDEB136BB85740D6FB2EDD4DD91A02978D76ED6EEAD0C63C25B5A857508F51E1ADA5A3ED447ACD652E35162A2A6AEBB470A4B09B515F7EA3B6A4857A0D69B59DD5E58BC12B48D4EEB72EAE5D4A42BFDAB9F566E55292FC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h5484D815A89657E25122A2E6647A976A890D16152A6DD4B7489BB174E2C6C308B7ED8DDF19DE80EFB6AB26EAE4DC69511218A330AE65595BB046598992A34FC14841C2BAE7FF945ABCBD60D125749BEBC33FEB70A7C40D318C2DF0B3E0235005B216A3C54B801838DB90807E2BE2582FF1D6F8ACA7FA3DDE03D42FED5D4A94D1B7E534705C5C34230E75A7F2131CB424D48B19185DF7D5C82723F2C13F9DEF1FABAB05A9992ED9B356EE54FBE5D3B5B9B086611A39F165EF56844702FBA91BB9439F9C7AE1CA884344131E5B45C645A03A205BB5E859F4C631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801B60ACCCDE722FC4FCC7D9B8F73E7D179F7A0628F1CBAE628818BDDC46A387D0CC86383E78F747BDE8CF45FBDE018B3F3EF7D8A2F32D43818E31D99821070FBF3DD4666A1BD4C676DF3AE8E7AD1BEA3E7B6030F7CE76F3095EE338637B8C133365A0CD97E7B81CE9427AD8CE8BC63D3998A6466F99C40C1EF1845E497B98470CEF733A264EB413A1F9807B4D2B573BD5AEE51BB568EF33C38C89499054F38F010C20380C26C41EBD04B626038F9C20E884EA2426AE0D282B5243477;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hADB3F3E85333F5D6338581A966F7F45C00AFD1A2C06121E2B7C1419DF1DD1DCDBB1ECC9834BDAE5FB9AF1083609D7FC9946D5BB6B30A581E49F279BE0E325BDC38081D8C5BD0E8A86C44DC350E0B53A5C92457294955D701B442DC5DFD21B358B4BC4F20352F84949ADEAE52D01371CC383077C25EAC3DBF8142B5F7F4185F4D2AFD234308FDCD1E6B993A452B43119CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000003E0;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FD0B690921A86A93F3C4E055C94754BEB95502AC4A08ABF24EA8D5532E2D5F9276437271716AF2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'hB1B51AD70B8E2B9EA9ADD65F6CB144D54D6EA20D650A23BC757B1869601945AFAB5FC70B804A4D3D52DB3D5C027927F28CCCAAA05B79BFA46E4DD4C35B85F52A6B45861A5C2F3B636C2C335041988F135574D98804C4688AB336CC402687342DBD95430C9E19A875F48E0F75B60D699F957373AAF1ABDCFCB11996938D6EE7FDA0F6949C6B30C4CD0734A6E41866326C2D911B24433117BD14D8CB21804A3DE9A6C6550FC353E7A5BE4AF07E92DD9DEC625584E7DBFEEEF33280217ACF337B81EC090AD6589CBF0B645ED298C2E3F85BB69288E6170CE41DF5444324BFE1A1EFA29A0CB9FD0D4F9C9CE023D9F86BFC27478196C3DD5FE13F08448602EAAEC85E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h07A474375837411C3D1BB9C5C1AB87E168FDF62E885F7BE8C7DF113E55FE77460E88F05AAFF6322614A782DF73A0CF30A11C02D3807271A4E80956380B9A0FDC719382C648FD568EB56CB3ECA6E8EBF70E665A0A3DCB4BECA27288022C0EBFF6268C3C97E462F3B97E793E8A20530A6BA549DE1A9CCACBD66B1E4AE24BB9259080A3F87A6B287A354019222FABFB88BD24971EF6A3A7EED55C5D40166D7970C4AAD2A94ADD96C7BC277E5A2121A6EEF7ECDDFE3405FBF311326916F7102E28BD2B9F54F6C6642C8E1D93CB9875F2FE716560199332B57DB5B8A7DBD4FE16B16665FA960D0201ECDC966656BF1ED7BB51BC1907E4C44B6750BC97F6BD334A29A3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'hD42AF98C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C388FDBDF8D7F0E5CA83A02CB51FFF0991BE7F019AC73A827AD78C6CB90274279683FCFDB075FEE1B368C6D24F1A919D96A0FEB4B0C17F9FE60FAF5C740C18D849C1503F839C1ED6902837F3F8C7B5CB8EC3936B1B386E26D173A7D8F2344EFC2B00F6F871C0720C67F655C5F92C349B164689DB116C9CDB5E6408418CDACEB2EE27B114944691389A592E4A3E9DFBDAE73C932;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hFA44;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hDDA0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h43DEB1D611947D32EE54C6A05E227EC4ACE14E9342DFC0453319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE124F8C79E63097BE28C042BE56B4A19F5654D2D8CCC561672AC7DD50022D572223E0C85CDFD8B3E071F5471A635C847CC3F13F6654BF05C544671583581333D7D41045F935C2C9CA43BB7726E7BBC398C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701B1D83EE08CBDDEFCA9A71DCF0A3263F1D3B624EE7571465CEF5C55E30EC48D3D2150CBD212753A79A73F57242CE1878246DC90F865ED087ABE30E78FAF920EF882C1276C49EDB0F6847D7F9073C79389077C412085B401B2F8FB823E9F883BE2090487B6A09047FC01F87C79C15F8F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'hC41DF114821FFE604823EE06FC7E2CEEAB84C00EFA82410F98322191F9037E3F1057F4620605DD80A02FC81B91EA9E83BF17A02BEC05134266C06077E40DEAF54C58D389D813FE1309B9236C372BF206F37EC69E71DC6C09FF2CB0DC91BE1B847943FFFFE19F38EC16C49E92D86F481F8DC71C31CF67B047D436036047596E3FE52FC7B38E38E7B1F80BEA1B41F8239C2F1CD181F39FC75C51F87DB13CCDB2FC61CF178E6AE49947A3AF2075BFC31E73FD7230678E451F704C83D4D481399CE18739DE09993245328FB80345E76C419CEE70C39ECB04CD98208913D409A6539630EE73246DCB64C226EC080499F30693B9CB1B732D9236E18460D3F684530EF8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h8B21DCB5A42B92C09B3442906D7D5A2DA77C45D3E64BDA66C16843DA206832A6AD1752BA33ED93055D316895A52F4AB41D531E88A86D5196C58A8E58BD22D297A57A36E0AFA4513664CBEAD507AD5BD1E94FFAF699735653398B3A63B57B42D7AFEAFC22FD194CA9CD298BD595355FBFA92BE3DD6D017A8CA634EA1455FACB96ABAFD01575EE3286B4C61356740A5AFE60CB55D5A8862AD299435A4BD96BEA1BAF5F74519AAACC5297614CA7CC2A68B5E54D173EAA28A70DE42D61B2A5B2A655355EF1A7A2BD55541686F29EB09992DD95362AAA788790560AF2074A654FD94CD97ACA9B03517D42490B0D7B235553664CC66C3D655D81283FA92CAD94FD952F;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h29B325675C14BDA9843037E4865ECC7BAE9E94D997F6E48256DC8A385B52432C6654D7CF1A18C7EB72482BCE4F5A2DAB3B1E33284BC79D491B73AE2535CF0DEDDCD3BD0D7FB0A5A6C8A48DB99712B8A7E66EFC69CF92B53866576450469C8FF9DA16B7347A70868A9B9D37070C4E638C06FCF9835F982C7943455DC01B2BB6277046CF596883ABD0F674E406B2E84F959BF3F8236E8CB46591087FBBE20F587C69DB0D79BC838740583F8884BB5DF7178C76E481862D5057C7842CF784047DB0A78A0AAB7204521008ABE2D2D57F465A32D873C604F479101F40005FD909F8FF812F006D39E10E7A2CAF4FB8042D0C07DC70CE9F9335FE82054F0277A7BF23F6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h87B3A510E7FCC9F8FF8132E2807FF4DDD1FB43DFC2C062DA0AFC7AD09C70480BFE2EB8DD01DFE403362C03BE4D7C4BBE0F0137434CE62CEBF301DB0241CF22AF9CCB95D003B1024017F0F5C4FD81B0F39047DC69D2B830BDA0240CF83B3BFEB0FCACFF226E34350C599EDC13063AC59DCF1CB2473B9036DA8F823CC3EF0BC315E20FD38F58E39DC9497053C91968F6C72822F11B6DC4E0627E3CB03C3D7614B57B239D31648DB73461913F0E78262E0F0832DA4DC69C92415B9E30D8EF57F611D50E84D8E526D35244B4984FC81477BD2946E84B226351FB0DB8B37E6D37744AD5DE30AFF4A01DB98CF5A0DC7D9ED6EBA862622F09755A6A36ECCA79448FBF6F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h6B779271281086DAADF61B72261FA24ECF9497BDC116CD48A3ED0A6B15989B4DA11717CBC5CAE88B77A452DAC406894B5FB8D46B0BFBD2D117A45BA234647A354CA1BF2EAEB5A26D2AB84BD60CD5BB8ABB13A790EF174B459126934EA59E8F07F5861D4192D097BBB5A0CE94C9A7F24B550AB163466151684B99DCD2E7CA5433D5053A8D5AA2602198947BCDC6AD5855CA05E28A0A052D912856AB65BD49ABD7AE0AED16E34E010216D1967B5DBCD7048467B3297DFAE5F541633308AB29C4CEEAA956239199D4FF73BE60A3514C5993D1E75414CBE0D2FCE2593A9F21E5BAB62F59ACD16B5A4DF60B7A46051D1F55F2C99C9128924835ED8EF6073C6726BE99;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h336190AE4C9581E812F9C4C2673D67F77B6C9BA1D9D0F21249E01234F060321EE3A3309C53D7E7D84DC99CCE1F32FE715C8E61C2A96C292B1B8C24FCCE6F0B825F7D7E5B729348A057118CCC620C38040D316F7EAAB1234BE7D0EB99180473009C42E519C702415853EFF36CC4D8DC0E3705C6F77A8CA20151342ED5190FC61C7E1B3A02F0FB7D7E4EB32BB85B1A0E3FE308190C1A03F8F50E95675F93DFEDBD3F9CE7880C1DA513444E2160ABABDC6F963B5FFE6775C1ECFCF9826156B257942E07C71C1E79349FE4F4BCBEAD7E8F8DC80D0736DBFA011A920EFBF64A4557B78AC3E47EB0FF8FF802198BD645C29B308F93C402333F7E30CFFB1998F57B42D9;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h6C9A4A0A2FC001E7D3802CBDEF7482BDBD6ED187E406D013F9C36D59ECD7BF4DF98FF6B2B053D259EA64249B8033A51D02FEC7CC2A406B9F2A564C18AD1A4FEB38431FB09F555D43466033727F117178426FB622C1DCF50C9D08987B6CC554A8485B4B6EC53A50C60F997FA78AA54F6FD83535CFD7B6637313174B49EDDCB0FA9C67640008DDBB46A9D5791931B79B92539548E62878D4311935DD0AAE9729DAD664B7678D28233F335B18DA156E73EFF2273A86B4CCC0877E8C056A8430325900903FE7806B7C4E1072FA6ED3EE2F99B0ED904ABF0DD2BAC79E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E767D2833827776FB6A470072B73032C6C07B3B7DBD278C39DB981973603D9BF61E93243BBDCC1CBFA01ACCBB0F4F9319F6A0887D810866DD8D67898CFB4804BFC28C334EC6B3C5447D66067FC14629A56259EBA63EA3033FE4A60C90B30CE7F30B51819FF6436A59188677E9BD8AC48FBB21B4000CD33BB59AC560DFF96C91A9455004C1C85FD0386967051CA29D393310D54CBA5A952F3BE38CFEFFE09AA3812804C7AF23DA3D28B5BCF8E9AE91EEB6B2ACFBE47BBA9C74AECF39;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'hD7AE8D20CDE427CEC5D807427ECD0EF4E13B1146A703E9AECA1E07650CCB3A1628E7396DE13418211DC162A02810DD4F9841B245407DE194675EB275381C2BC4FB07716115F5C7713ED6606ED85263C8E419F27A189C7477DD576048A1E620863FFA6B83D5C4661FD38DE68B7F787A4A6FB014704A077D36CF6D6D620F7656052A5F7A7B12119CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F11FFC47FFFC4FF38047E180086073379FCDE7FFCDF7FE02007E7E15BF05CB40FA2C5FFFF052FC14A07A0EE1D814AD83F3215C0B5FFFC36883267308D8D37E254309D8E223E76606067E311019B337FE063A1C8009E272007E3E1FEB84377E33ED22023F30FBC67CFE89C67D9FFFF8199BBCD9960486D89D9BFB61B65FF86B03699FA64B86DA2ED1815CE95B7763266E16DDD016DA144390FADF7EAD3B5;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'hB8958029F6FF9E0FA50DED2AE80FC091CA06EE62157E096C5C6D49139D410AB703B1009778FF01441BAF8090EE6C8C635CC907C8821BEF3220B8FD886C2333F4BA2B54FE6F4E7FC0EAB3FF277B4BE941B8B437C2600C32E2C91E11CDFFCB1FE3CAF60BBC822F25E9390FBA2C1E70469CCCBDFAE2F923E61480D228161EC362E566EA20053CA7EAD752BA4371B860F2CAE7B04BA36AF0E7E7AF4AF1C4ED21E372B41641F3BB5BCDDF7BBF504AD832DF2B04B3BD3A7EF8664B995304EBD69C792C36AC99BD4F0B587D7037856EC71206F03772463D040CCED0149BA9730B202085BF198882F97EC23F42AE5092663A8DBF5B649579965607BBE0CA7B16211A9043;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'hCD5DDF2EEC4D9C91F14FDE089517750DE963491355F8E1AD13EE3C3B9512FCA9ECE1C525194D9A4004186DC0E66A3B431E9B0CBC8D07FEC3ECEE330715F874036FDB031EE1AE91D55A7E25A4C60BB073465591D89633167DD1BC8858168FEEE836F96220C3E5F32C0C95945E5031E8E450071D68FDADDA1C47B5F9700899B869FEC2008007063771EE1508228FC2262CB946066F883D9FF417ADB7918A3411B9C637A44A140229439437973C2C77B82A83001D479140F333A330A56276DBBE88EFF09A8C7D504D82CC78B2F9FCB0E5D2C05EE1F08A7E07E4AE0E322974BA80F05997B44EC06557276FC26C8902B20EEFFB117C50435AE6B0E5E3AB88A7A7D06C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h3A7F99E38389C363898CACF7A69B6947C7353C5663FE39AADCFE37F1CC8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623F06680B262FFCA130AA0FBEC6AE62A1BD42AAB48F0866BA7118478A168FC5CE5E2020484D2BA25BBF6807ED18109971C749F7DA2B2A5B780F113BE4FEA41F60872D3E3575FA8E766487077605C1C5FBE44682308BCA77327384B34E73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFCC38D5561B00344EAAE8703EEFBA1F1AFAC216C7629359F75967657203D766CF510F388E8E050F3519D76C6C228DF1213065AD511D5123E716B689F1B4825C2;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103~portadataout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hE2CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~11 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~11_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datac(\inst|memoInt|fetchReset~0_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~11 .lut_mask = 16'hC0A0;
defparam \inst|memoInt|ftMem|dataOut~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \inst|memoInt|ftMem|dataOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[7] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \inst|memoInt|finalPosition~11 (
// Equation(s):
// \inst|memoInt|finalPosition~11_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\inst|memoInt|ftMem|dataOut [7]),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~11 .lut_mask = 16'h0F00;
defparam \inst|memoInt|finalPosition~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N15
dffeas \inst|memoInt|initialPosition[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[7] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \inst|memoInt|addr~8 (
// Equation(s):
// \inst|memoInt|addr~8_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~14_combout ) # ((\inst|memoInt|addr~7_combout  & \inst|memoInt|Add1~14_combout )))) # (!\inst|memoInt|addr~6_combout  & (\inst|memoInt|addr~7_combout  & 
// (\inst|memoInt|Add1~14_combout )))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|addr~7_combout ),
	.datac(\inst|memoInt|Add1~14_combout ),
	.datad(\inst|memoInt|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~8 .lut_mask = 16'hEAC0;
defparam \inst|memoInt|addr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \inst|memoInt|addr[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[7] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[7]~11 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[7]~11_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [7]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.00~q ),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [7]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[7]~11 .lut_mask = 16'h0C00;
defparam \inst|memoInt|ftMem|addrOut[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC7C0ACB4F107873231140F09A07F03EB77D8786D00DCF3975EED4CD7E1461CB3CFBDB3131A310;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h6322DDBD19B8FC34255BED0F3517FD892AD81F0E2B1EF91760CEF173104BACCF3ED0865D36DD1639F8A2A40FB4D34FE7DB2268BC0E4A874ED72A9E21F2FC3249AEEB550D70E3683D095AFB8DC02AB5A27CCE9345C955B12F92F49B264B587184A3C37EECB5E3953D062568D0E9C5D2E0E0AC4A808EC765071AEF4BDA7E4B0066AC452EDA33BFF8D74AA175D55E98D2A46934D2AE74D650DF85D4A77179DD4EFD62BFEC0C01EC391089A798E4B7A2AB3D9DF248137207407CCFAC59C48EF6EC9F852ACF645122D31A2D48EC54AE8199DD961B0C9477D3293C512860F438568E62F1BBEA1DF5B436A2751336F994277CD0411928DF9C3FA7A537B176AA01ADC66E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h0A09FB201629301E1C3AFD7FB1580F627967CA3D6580BCFC4D0EA1B537024BDA307D7841BB15D7E7633A428B13B16D333D622B6896F771A040EA9BE23FB66A192D7F0A6FC136F4EC9A54549E50573A30E2F36C1890670603D2F66843652446DC485AB9452ABD28040F171378AF19FCB77C9F475AA23B2AD939534C035813B50C44F46BBE0E0C004EEBDDC846C66DEAAA4444B7E6926C231EAF1F63FCEF3D0D2F0756F6DA575C35131566BB187FB2B7611E38E5CF2DA3B6D9B1A7A6D3667EF47B90DE18BDB0EFEE23486EF12809A80C927881C15C0F6AC215AAF6E017EBD1DEADA683C4D2549592C82D0E4562749B615D4FEF6ED4E78B4D6D68C2E2973424D0F4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h66D9AD8C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38970E5F23F5FBDCCB6D2E4B68D19CFFE54578DC21F2D4E0A94E68FA1CCDA3EB7F1A42545B9B9E23873C62B013AE461F5A90B34B7ED2494D8B626AE856F7FC340455A91CF79EA6091C9BA9F9C00B4B1F7EFFF881A2EED63588C4B5EA2484B1DA79837D53EE5439004D6A58D48124B0BC849490762DF85FCD7A2A67650B6D39AFAF975BBEE52E09335823C718BD30C50FBF24C0;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h187AE11648AD0A001EA7968659825CBAA87F8699EB24E5E17C0036B986CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C603339979AD2E7D2E5654B8AF3EB5B1F447A93B66018E13EDED721737C0979EB88FE138458442F0BC6271D00C2D299B1B2C3DFF91BE0CD0D98EBA808484597AF5E143FC9BEAC62D90C26344F0D5CF6B3E0B60E97F8AF7470C65E656CC883821E3C0F7C1659E4AF816E6E8FB37826;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hC1408C5282990D30FF2B00DB2437D17C39E6E737F64713E54E20024C0A4CEAC10B0C1A3AC9C8C125CD27A24C13EEA15AA07C0E060CC078A4BA8D43EA1192BAF0BE2C71C5C23CE97CD707779578377C95EAE49C4696B8FDF1F0516DC868779DF2F769E528D954F5F6B590DC45B64878C3F0F8C934F136D99669F26D8387CA11254274DDE03DA2F9CBF702D166A020C69ABE3DBCA9AB98D2529CD521591EBF04F9E72CEA0F2F250E1BF9931BF73F69CD5E6C62F2C3B1784BB334D6073DF36945631141BA9531519F8A6864CE5EA8690F716463B5A6F8593EC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C6787965B08E4AD77485A37347B59429D4487A6B601C9F2CDF1441C28FADA5624BDB6ADCDCB9CB69FB9C2D8A9A0188F7D73435FE13700F535C345AED55254708367DEFF44A92ED7E5BA82A0A4E72B6B1202A2BD4F2B9846546A9D1F612853DF95D24A6F91529BD4022559D948F7578835E4CA90E57B78A941EA3212B42D2BF3AB050AA1F546892A32646CFD48C9133AFF6240B51040F0C05E5617AAF9A2A396C9267EFC5E1B6428E3E575F3307AE9E750C530DC5F191BECB581B98868A81;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h510AA75391CA03282CDF862CC99EA48099655FA86AFC7A7C2E6B40F64182183890ECDF12F6B4CB9B14D73B67CFB894F750FFF23F2B99F3C775062297EE8A1E7D3F03EA5C4FCF4494972BB1966D9662858FC232608E9D7A9D288C06C0371560388894A43A59FC82509C7F6C66B505C51816D70D95477B12BEA8E53D21A928671279121B5A34753447D8536E3BAFD9649CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000078;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hD9C8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h776801B5BD87BCCB2FB4B4B7A31650CCB30ECF5873C6E7BD6FCE2907992DD34D2464F55AD628D55E3999CA9BAF7E771FE8F4BAF26C728EA2AEBF5AB975804CD7218C176D582981EB7053639860B0868EA3C0F887AF592C52389CA79536DE368807524CC147671118F78E7288A207A3D84619F0D09B1F4D4CCF30B78DBF457B844CD2F209FE559226B6CE48FE639ACD454982EB3F02E97E00060553D963656FFA9D1C3786177AD050F2493BFA607A2C18610A4CD4BE3F86501778524109940D5DD05CF3FED4A48410BD4F1A01AB68500C8DF3DB9CAFAEB23FDCB71362D4DC7C02818AF185197F72F6B27788D6D7E7D5FF5D4EC9EECFCF23388EDD4F9D8383B4A1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h3DE7CC3356B995F3EC3871B8DE32702AEA95BAF995C70C13F96F566E760595A1BC7DB9FA8CD2FFBBB2EEB3E25A6210C757AAA97A73FFE045CF7C1A7308145980BC9B2227BCD594EEF2680F6EB73466B65DD9DA773F4012A9AAC35929DDC87D60F69894E9DA08AFCAECD81D0EB19A9D2199FC2F714A5E4FCA31B3F1049F19B077609C14D8B5C59937D5A1B70F9C41D2934466C8B0F57328A88818AE6853C7DA9AA8BFA97EE9CA0AE658A642628A1092879332B9D75F7CA15D23746534F48156F3166357A6371D7DD678BF11E6FB5471197E2B007C04027020BD220176310033DA763BBB130B99C0CEFEE062273F3F5170AB74A47AC9153D0E1C08C2AD178F8B7A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h6BE1C24C37F8736579FC65E662A155BFE17586B101F69D90D59DA800E3B5C1E8B413E426CEE4D7DF27867DB3F683FC6A92220E413316E07ED57BFB370D04AAD8DF99F2E7C822EE77F1172C75FC5B9DD329F9FF798AB7CB609431476D6CEF2C122938DF41270ACC1256AAA37FE2DC84B65DB961BDC9D9A2B8F373FECD9015FB0BBED9E4B33F138FAAD8E0870E16E0CE70ED4C9BC7D23C2D5AC5074A42CA8B86370FDA95FA8DEFB66F5078A2BC99745E66BF3DB8F09144AFDD127780400AE936DEB30DF269C5A0AF3D02C7F06E78840C101E05B1E73BA820B5A30D2BA3A08677FD8E06D08FFF40AF6D5F893E7439337EC88EEA1BD629E7CA604F07CEC00386B74E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h93F6188CCF3EF66ECF19AAA4169D71C9D6A31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BE3076880E46B3F9841DDCEF54EFE716FD189B14382D38BBD0654EF0CF2BCE69FF3CE08EF7DF6CEB2F72D2A991468BC50BE5901C29DD54D2897A8D563A0E803901A7698042F4052C90135CB106DA0B375D1375F5F733F4FCB63C8EECCF6E7E8AAD9B64DCBB848CDE07A2310F53BDC2A1AC5B89924B362460B1998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'hDE6B19F0E1370C7993D72B528745A1D5E2F7F22B12C09C5BEB0E647D6C9179F9607E37AE8ED3D47AFC139383A07B7BA637E60783687DBA8465F0E7880E6BB44775839F43EF9AA17F64E85B4A13BCB5FD4C99BD2CF4F22CF2507EAE5AF64845070FFCBD7CCF1D8CC80D3D24535A00655B5B135F3E24A66B16C41582175E0B20198735132DD9E822902CD1AE31F1B131BF5402F7A7A6D6C33791EC4DC1DE22E25E013194C29597D59A89075B8272D2F5FC7655D319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FFA47980B890FB3C4D3925B11CFD2F47C7E66D683912DC6DED209E99F77EFADAE27B4138FE5ECD8FAAEA1CF225F59BDA413C31E87FE5B941F6A271FCA9113F55DA337869EA7F2CC17D4BC03F8FB6820F74F0F0C2037EAB967470EBFDFED9427397807E1F2DC41AE9F0BD0607A9B72CE8EDD7F3BD2FB2F62418D87E53D055FF707A1B27596F49E0F0676F7ADFFD32E43BAE4AED7380B8BA8878577566CD4CD70B058611E1E442F51D11EC19D66DACE90DBAC028D267A7B612ECFC087E8AD2233D69B821A326CAA2C5D439A77D8BF5E692A426562DC0105BF1B54F79A36853B7F50B68CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h13DC1CC990EB2006742BF5E5AEE15AAE4E6BAC3F6C22A5E06915A115AD067D9B72947A186B03C98975D86A88B24D951B73B013381F0DFDB84694616577A914CA5AF76B562938A72BE4CBDC2B3E57AD27EF4C0138C51068EB1B0B1E08820D1AEA32896C6D13E11D08891364CD4C58CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0D0A1DC68D9C84833F0D367B2F791FF2C4485352582D017D82B983F96EE3503FBEC2CE4C77B235;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hD7006E3964FE3CBC4E29ED321E3CB8886AC518F5C624FD1535BB26DC26B37C125BC2C31394BEF74D0500471C731ABDB382560AE5F67478A30095087E32402277BCE7CE0EC88749F8040D93846AAE205DF8FDD07476E6B5724517D705751046167EDE8163D69D74F1C37FBE6B780043959692648130BF81E3AABE1122153D7B1DA40CD31384BE8EAC5A396DEF3F1372D3617CAC1D240D888DEEE3C59C3E780A7673EA4A6042BEBD0FB7BF629AB370CB4659EBB70D80D6D133352937EB7292A8E77A34AE94EA8FE4A5BAAD1A0E0D47343F717541BF5B2D74F5593CEC2F69D3F06F7A61B7F1162E27AC5C7D82B04B13F51E43C067579BE3BE44CA8F8B96DA5F8BAA;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ))))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout ))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'hE6C4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h64F4889E7EDD5FB160FBA87B427A90B7E4BCAB7379C918DE3C59CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE6693AA8A0EA3556A96F1E96C56DE017AE41C6CAFC86200DD6CFAFFBFAE521492067F6D80E5D3D01D1ACF781213558A1DA8850F10228A205416BA9CC29EC99667363568B7A9594C3BE3B0F77AE4D14698C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C63873CF5F5D29797308292DA9CCFD9C551D2D2AB02DEFC824ADB93C72B6E7EE7CBCE9CD9C373AA386D49C479D0DB1FB12B7305A70C68BBB9117176C3EE08D86BAF807C7282869401C85A89BADB417F246C518280BE212DD57C25A30D853C618FDD9021F9000556909FEFD993F286C69E5027;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'hE31EC06D845EDEF07FC67CFFD92312F1245CD2677A1FF02F08723A61007F4CFB8FD8238E0F055DC67FBF801B9C1262FD8674E9EF0FF3174226600FB4C58D6C693267CD395C71CB286BB9030C08C867E090F0E981DE246E2CF5A141D4918E0D75B1B08EBCB216ED1916D79B152463580783BDEF4877C40193AA4FC065C59AF148FEA242AED5850BFD2065D427A04AEAFCE4E75C47131108ABA2DF518727D3EA240DF97359AC17E944C05ED8F6291811F4D91C0670BE2A2C89349A252CD5705FAC346A4C3686B99D2D0674A54B3D907BA9CF863A130A9B4259CCE6D7365AA13CAC2CB47BDD93058C8C61DC9EB73AA2AE130417F51629E4F986B145F16ECD2EDF52;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h5B67B05BD31170C9FC86D942E5395C9B41AD6C60F43CF1FBF4ECD1830D812684AC0E2113E1241B28CBFBF3D5E50B5D4E875A0A0411B9BBF2401845211682C29D2EDF7BE664F2ED981331901467110681A14AB9247FB0F1FE2FDC31868BDBF6898172C978D0783F081EC7E0921785CAEB8724B495772C643ED766C3A160581ACE690D077A8E6B0C91BB9FB85FE0C04E2B1A7407E44333F398064CFCA70EE5247EA534C90C33B219A84A650001990C1370877CB64B35A6732582920B0193E1AE42CCA444B172D28ABB649E41E705C02194183CCF572624DA61A187BE66FC1B4121E0966C8A51A6D6D3E0D84A9DE6CB93DC10E1F6897F512B56AA71C855922FF4E2;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'hAC89F1485A67A353E1D872A6704BCD7617EE34F47F381165EB0139D710647EB5B9E6268BEE87B96351CED29BA747138774F12F48AD16E76C57DA518EAD994C9737BB699E3CC12CC20BA52C18EDABC68E7CC1F30A42D24B6D66CAFE31768907A7D14FEFAE1ADDEC5AC91DB0A8B53B3D21716572132EA0C3B7A08413DDC6C10A528D1E5CC79359ABF4700AE689166609369C19CBB85C038B4A4E0C3FAF480E71A7CAC8E6388E00314D0598FDBD1EAB64116EFDB3BAAFD65AB851479A41E86B777376E456A1F25E9063C4D5AB84A8622EEE2CF0A58C53F02AE84AE3392EE0BF9A4D42DE1EA4C9D1C2F1250A9F705EB4C29190334523299FDA5979EF608985C1C43C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'hC5F1FF0A2CCE9B2802A05711B3E630BEBBE1A4DD1547AD8C07E2E4D523494EEA1BAA0D91C02DBF0F77B5224BE962B9A3ADEA0D1C498915A9229CAE6024BCF20D19B0BCCB34EC0D5E59FA26B13E87E9CB1755948CB3E2EFFC3482CC56FAB24F4D69E46C49A9537D0078E5331FAE84164F88FFEB5A1ADC3349D8B417A6F87F83F28CA243B4F2B08B40CB9F37C5F1B9A7C5F96FF71968B43879294C76A22108794687D2BFF4587415541675E5E65EC97F090F517D6FCEB383BD76926607CA4380C103D36ABAE27A380697A9BE8A7DA67D2C289A3F6163FC0120BB2EBE26420BECD05457B39E60EA1DE49DD384A688733539A4E45C761F189A2F3BFF598A2FCFBF8A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'hA94035F53B52C2C8A155FAAFCC6D4F6BC6A0450D13FED48F651E178DAC8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623EFAB1E14DF8F96C6E9186F5BEA24D5A2A80EC8930E8A24A9F94A9E3A92AAD4F4EF741BBE2CC004E97F7B109131C07B5CD725E261FB7A5C80C9595918C6A6099E657DF7C3F4E4C9383B39D34C3EFDF3BD72A24F66765C3365BDCF7FA73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CF2B3941FAD13853EE07428F223A8F1025FF0B073D54D7F714698EC7410B44A309484852F3D549A13C11641113D5EF5525FB688E4AEDEA508E157D3CA30BB3A1D;
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'hDE2A22324F0FC9076C348B5DCFBF040CE203890AD2DBEF834EBA0726BB98DDADD9CFB17265635FF80B2AD1093278729543196789A12AC3CEFD733F8AF9EFAC42081A36172AF3FECF68EA4CDD2BF94269BB95A7A55FA85C3F9ECC48E382A7D75365F320C2F41F078ADB1CA8B0CB7D287518C36B3F9E8951466FC17106C8F1121C0AFBA8439F715DF56CBAB22EC78152CB3AB40AC6AF7ECC8DA798FFFAFBCF36FFE3D53733C2A120B8D725EFD925974ACE40D5D7CD367FA999A922B308CA27CB9D2AC8DF7235464B1525074D25BD7B786E7AF277187F405834AF1E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E756CBB4AD76766D314C458BD4DC4418514B01069D264205F26023CD28A5D0E792B32F25849412F6E552AE26C179F702848565195199A61B245075814243B584B8ED57039628FA59DD6DFAA15A77A8C523CCCC9DAF97FD50AD4BAFE4A450C56C5E8B9EEF56E4D13304FEF2D56CF3E533AC226CEB4A76F967AA2730B47459033A2BD125D1AA830D6B0EE9007B2A12CD192374B055213C30A806A6E8503D12A552671DE8AB87E5E22919E5C299172EB29FB78BDB154F9E3E226C413E5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h4F11534A8D75DBF3AB412AC96027CF2B8B9F56AAA6262A848DB7408C80E6454714824E0D14BCC6EF07F4C8F2A20A3CBDA9FDB592B843647E5CF903F0646F7462E72154335D2B80EE03B2661C04AB7FA62DCE0ADB58C8D1BE70BDD1AAE5235DAEC84A7D9F4424587195706A518947C193FC451716F6CF1747AB8505520967949606C411B5C2649CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC6FFB8067F33313313B169FC5B7FF85BC8CB3B41EA3EFAC8EDB5136D7FC36E5C1C68F8F01FDE0C8E31F77051FF80CF3823CFF7F9120A63ECF360B9C222CD7383BC55AF1B17D284602A2695C2A715FABB9312032C718C6B51181E575F6E3362D9B8EA2CE5A2B81F14DCBCA3AC5DF50B238BD7CF7D06D9FFE079C3DDB39484D669D626D9D79A7876E1482F1D913A1E69CA93813B9365AE2DCA57BD688A8C9945194EA52082DD8E4D;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h4C672B35954EB0AF595D6D4894261E1A9E48E613FAC58069515F659E54440A1803664AA42A75F1709EB9095C29A9222D1A86E0B117224D77812E18DDA5962EBC4A11ACDD963C6A4479B28E904DEEA1AB77E6322EE15AD1F688A67DD26F80628F8698E67C1D5A916A2BA269EC81874702405FD7D4647DDF6CC8213CCEBD5A7EC26259ED489FADB6021CEBABA4824C3DAC5B01457E8D5D4BFA9785AAB44CCF438E50C1ED20E06D36A8A2329A4379C238701DB8FB8C076DAE289D29C0F11C47DC7FC081D34C7DB292B1669749212B351A5B7A6101E3E107F7CF7E37B445C83E67C29F0FA6110FFAFD8BD3D0D823DC20049CDF2EC189E0CBE58B848BD5D8E064C9F6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'hA3B0A4AFF3773E83B267B202293B5731A493FF9E6A196EDDF1481C6E04DE482BEF58A2215FF33A6B3029363C766305F94B133A5B4C9813D59EB45A084B6B05263B29775964355B770E6543BC37E495EB0123018BA35C8B659CED80A248058B8A6422B71670452DD7A64252714CB6DF97B58BFC22DE8AB1826B656B2DAAAA47D6ED3AF4FEC75F7A46AA9CAB8AF099D6B3EA5314A39C7C2CBC0CDBC806E156E7CD3FB968881C1FC9E867AFE65DDDBA4D5D5188C8200E7824A86093B60183D225C3C5812A1DA9D734231DA8C589287BFDF6C8AFE50C65D12397E4025733D314647115EBDADAB34BAF70A497D6075CB20978AC47B3217ECEFB87FEEA48CC7F2E6FB9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'hE632B160029E2DA347240DFB6744FA1EE73BDC1755CE5A1EB67C7D4F181E286C1C3787006C1427E03EFC40D34D048FE8E619FAFB4FDE0FFE7111FEAA1D70B8B24810E0FE39C1985C7428FAECAEDBA107C654E5C9C4B9A0FBAF9018E6BD8B9A92E8E0A2E3B3F11674AC6ADBFF85F3A74192F0ABDF88D27C08BF4C71938F7E3079AD9D4077567C3F128E20252113356C4EE9284A7737792ACE274E102F976F0358355C49A91634BCA6741EF150141FC65652B0669A2B8E1D499DFDC26D1EB1E417BA8335E84B626E35E963309D35F99F47484A6EA1380D3BC9E92B7F41EDB6E9D47D115856D284AD1AF86AC7BC7BD13BDA6A27B96449DBA936B8F2E2BEA63A4D37;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h044CCB7059B8E923089013C2D5FC874B5A293D15773FD9A4ADFD8335122EE8F7A859722A818E34CBB932FCD0D6B76747B982CC13FAB30701F61C1AED4167E60090640CDD3DDA6366447402F4791DDF0168F6A8C22BDE45E35020066BDFD9428B6E5D17DA84BCEFE6FCBA2374B2E35EF02DE238DB938D2FD00E5878FEF543FD0DB32B31FD2FE9CE328023B4C873C88D04C2F9E6F7570D7E884C2A31945B6BC9CC3B641676D02051154240983807C01273651BC0CE518A07F4767AD946C9920FA1C9C80EFC21B927627580397B936A5A35ECD716E93B8A1AED9856F38CC89BCEA8E2FD7601909B4F8E02EB66DAC11FC253DBA8061D8AFC20308938D809E1D9B8BF;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hF2C2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102~portadataout )))) 
// # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'hF388;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~10 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~10_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datad(\inst|memoInt|fetchReset~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~10 .lut_mask = 16'hE400;
defparam \inst|memoInt|ftMem|dataOut~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \inst|memoInt|ftMem|dataOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[6] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \inst|memoInt|finalPosition~10 (
// Equation(s):
// \inst|memoInt|finalPosition~10_combout  = (\inst|memoInt|ftMem|dataOut [6] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [6]),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~10 .lut_mask = 16'h0C0C;
defparam \inst|memoInt|finalPosition~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N13
dffeas \inst|memoInt|initialPosition[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[6] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \inst|memoInt|addr~9 (
// Equation(s):
// \inst|memoInt|addr~9_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~12_combout ) # ((\inst|memoInt|addr~7_combout  & \inst|memoInt|Add1~12_combout )))) # (!\inst|memoInt|addr~6_combout  & (\inst|memoInt|addr~7_combout  & 
// (\inst|memoInt|Add1~12_combout )))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|addr~7_combout ),
	.datac(\inst|memoInt|Add1~12_combout ),
	.datad(\inst|memoInt|Add0~12_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~9 .lut_mask = 16'hEAC0;
defparam \inst|memoInt|addr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \inst|memoInt|addr[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[6] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[6]~10 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[6]~10_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|addr [6] & \inst|memoInt|ftMem|state.00~q ))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|addr [6]),
	.datad(\inst|memoInt|ftMem|state.00~q ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[6]~10 .lut_mask = 16'h3000;
defparam \inst|memoInt|ftMem|addrOut[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'hCA5723CDDE73D0282D70E8811D1081DD0CB0F9C40DD6FF0C2CA880689B337A95D5308A6DFEB6865803D28A0CBFDFBC62DB6AB36B3C1D48F6F1DC08EC0BEBE3D0C52B78EEC805C018C07FF5DE4AD73C8E053D4DBF630B0677FB834E1E433DF628C4A32EC4E5E7092FF5A5860228CD07E5DD3336E94D1B96D34E2CBD4E27C4A15351636D27F7804EF49EB1E17B3A896EFC33776B974FC0556DA729EE1B9EE77DAAD24D6C4EB06C4DF8F375F9DD3F2A3F2A7D0C9B42AE60464FA8EC236ABF30BFF6D3BF66DC92DD169EF8B515B9DE22DCD8CEB2FD963F7F86FCAABDFF38B0EA2015D62455EDFEC33BF57D2739970CC6A093F19E39837C5ECF3D5BE3D9D681FF349C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h404048C6A044ADD44465DBAAF66997B518CE0C3CBC4EA020C4FA34DED16E68D241E521CC880BA35DC3788C3B3E85EB4023D3152312E4116A16584C3C5F0E956D8A499F3C65AC44B9320D1E9DB79A5B96EFB2898E87EC3A83908628B4FFBFE0120692F960FC2A9E31A8D58F78F3B2F58697AA746C5FC1A3121A422BE2A6AEE955B508590E8DF897BF3A7CBC7AB9DE29A6D5AEEA67E4FB8433AC4B28AFAA6FE505442007B8A36F0E5304FDE1E653955D1E0737A3B535BF87C1E8890F4DC78E46955ED9836E873F9F19A2A5ADD0414CA9B16451CF85D5090C74834DA1E8A5064CDB10C56EF35A43FA0A9D135C5D2B0FE66A921181348A3E0596912F0D8F20848C55;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'hDA45C96CC9A83555240D449F6780ABE3880A91B7AD7433EA43A51A4939C2D9FDC2E9B0D3986D7479811F1351D34AF72F93691292B9290F5F043F721F2F6008F68DD75659435C890230A6B06855403318A7B3B04DE397DDF8E11376C20A0DB01CAF7104F6D0275D3B5D839E2AE9655156B916C9AA21091AD88D61FDC33A8780C354D531415BAD966E3D697B2BA74A59F65BB8A9B85BB47FD5E619CB8BF5D887736F5FC3285ADB811FC37A7B55A41D34841EC6EFB322339F67FC2413A08C9392BB0ECB375D6626EE0E8ACD31589FFE6D6CA6C505912887D710098F356076B000711A84769906E9FF09BABBCA572262880D35199B87DBC25E139E56C12E01BFE2A1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'hFE84FE97BC84FAC5C53661F0B15FD49334CB1B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0DC81347668B8943D52AFA6D948231997D5AB8BF9788D21209054AD0F1DBAF80FE3855CF0E9AC9EDAE4AEE001D66890B719E4BD24800FB588AACA988FEF224F4C91F218CB3A56BFCD5534E33E90BE288B39127E712C07B82C9418143752DD9BF6956971196A845E3966C9891D1CFB52FDA021B1E4B89BD547C605998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h1B95253B7E4890B14A62B76B844C708D6C76E8DC8650E4E82A528C03D6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C603335BF4B34A1499DE3464A31A9BEC5B1AA8E7004BFB1EB06D3BCD1873E004A92451EE44D63A3A07190865FEAD37E1002A308ECCD17FF720CFDAF36806C33B39164C179E0AF2030CCB035C2FD49197BC47952E791BF29CF845381D3F2BFE919318356163287A85175E76E0658BD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hB1D4EC527F3977C497D4945B3B03D4E3E70583EB37D7196D3988BDE2551258A954E00279611F9F2C25252AED0729FBF29D010D7F8708261914F79DB6E1B9DF88CA9117F0065DC29C0391E08BBC2A31BA9877996C378EAB96D6371DB8B4D80438FDBC20875D3A4A950645633B4B0E82F911BBB0D104FC9C7287111AD07508BE536B7C7120BE1EC4FA9AD4C71EFFC384625EDF4DA6CDF67E5871B17BA61678C4EC0EA77AF5894AFDFC30403A94DAE895CF5EBC4FCBBB14A178E7671C7491454C9C4BCB09B71F02F066209295802046E17CA310708C16664D1631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67894295B2A7D3C780EB45261B4BAD83036C094FF40B9647641A7640C557576904C9FDCC1D8FCC65429980C7492D3D7FF8258D4A9D959C3C9EEC237B527AF3C9833DA58DC1E5825C882ECEF61D7CEC072687974685F4D2D7187D32392B7B2AB3A640E1EAC18F8EBB4FA3E38451F925E0781092472B2F0154DD05A5CB507856FFDD6048501B386705B1F1F60DFCC3B3E4698EAAF65B3B1AA67E5BAE23AF1A1BA8C7B11A31F7E5264FEA756400187E20C6F26B9E387063C62C81AA72D5211;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h4EA3F9281FB10A44BAE5CBFB98EB85E89917B1E81B0FDB4FFE71836419D6A636A6865E3383DA95EBD4CA7ADB3FD94F0217F5249F730FB3A7C192505BFF922A86BCF7335A96FEBDC66C098B9C7156882612B079889DC764773FD7C50FB663A4AD84D81ECCB365EC22F5AA83466EF52E5875B598F478290DE63AC86B77B9E116DF06850BA9D6E30C37E63E9B9A663EAD76A63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000187;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0E0296E51D72F4FE8BADDC059B4864BE16EFE425EA40D8ECC26FDE873E6E6DBC5A470DE5206F081;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h2A699F96608A5C95C42131973B6298D485F8792C89256B1C476BC6E6A7EFCAEC00FA85D34A1E8127642E71FA52C4FF6F97C2C71ACB5EDBE89199E4B09FBED7E506671B865505B561496EA8215EFE1F5426622D26EF7E9AF978AD48E803C9DF5033038F19366EE919FEB4AE7CD85ABB1F5800CCA609EEFA0AF18459E544032AB1CB26E22602174D9C27BABCB7571F79CE7E31AFB6608B7BDC4A134A061CE394390FB518BFAF0D0F4A05982D59817AE8B4140FFA9553E65C34CF2678DB0CDFDB3AC76BED9F559DA8F1AC6C95949D5C4693E4DF9ECD2F83E4EFAD68F3B01EB9CCB128E9082CC9CE2D4476FCD71B28983060B86E1333A25B40D534F491D5F2A91C5F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h71E650E388A1A64D437FC7417C126AF572B0E7CB185CF423524EBE39D7EF8D2672854CD6A554E7C6854982ECFAB1337C3CB75068CEFD843ABB98A3E8CB7214D41D243FFA1E940AB664DAF46448FBF0E3202110A0CEC096748A208DFD214D9D0CEB329E9F30DE1121B8EEFE89FF90697E125EBDD151F5112AA5848824C8CE8241298E8B013C0ED59D1C13B2C0C53DD3483C6B63C769636983B293C69F7EF2289814F74D864E0FFA75A845C4CAC5FA73474A2E78FE82C7B45309665DB8FC98A7FEB808A5BF15DC2E54D7DC1E7C3F89C9C0B6BEEAAED41461BF0EC8F4CFAD1D43BF81B2B661D2B212D96DC44C359A6D65629521DE499368390A88FD54A116A2F8A0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'hD7824A2563318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38A0AF33FC50A7D2099D829EEFC23D71A1E221C36E51E78435C01F798452B63DEAC00247908B25634B6D84A4FB048EFD19E4D7E5D99D66CFC26219925E1DA3009D40403098F35AEC88D0CF69790014446FA1F0FD05B7385722997380102FCD7B49A52588BE39E86FED826251ECF41961C27942729ACDEDE71E1DADBAFAFF8A85454886F7F8DFA995FF0136A9BAEF65E5DC68CB;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hDC98;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'hB85972E057E5EF40EC356AE6B7E73BE2F3087079E225D879A0EB5C587ECBE97B3E6875E03185BEB97ADB132BC309BE07400B603DCFE349E2BBA48C847BFEC9FE684E9ACB40EAE12CFFD20F9324205FE770FAC52837968CCC13E42E1340E8D97FB508CDE2CC168486FA6E550E02B2E2657FDC42DC43E7BB149258E50A18BD1DF7B262EDEF0D0B66979018AB2988C3B721859B658BDAE4168BE36CFC1257462564DB1E473763664632EE5B01BAF1C7F5ABD8567859C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00F8F133D90D4380C1C595594672877EB8ACCCDBE13888A049A4A739CB588939C9BE8AAFE68A512D5DFE8F0E11D72D134F0E52958490EB8DB8756EED9414F1D28C3112BF5D5B6B67D3A2D319D9B3DD741CF1A8E1B1DAB003C5B7BF8E99DE6F44CEBC0076F7482F3D604CBF81FC34E7AA6113FF3A6F43B70CF75BDBAE0806182D4C7F14D52246ECF14D36D8BB46C8FB71A4164351F26CB07382DE5B2D2F8D617AC2CA27AEC8EEA8E67E82869824F3F41D30645F3F5B5B03BEA8CACC6C6A9DD4AD1D74874CC60AACCF3B5D40FD9A16C8EECF063D6A355C62F789C7DDC908978E62792AF775;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h147B91B2BF18909C9E17F00BB4CFA71DFFB54C5F88B149864C12858D080FCF25CB4D376820A856C1F0138B4688BC0C6C26F0FC14370ADAAD7D6E5002D2FC5554675AAD85D5089B6EC74F07E35AF3870412020D69CDA83DDBE9974D8876AB9D9AF957B3F5D9AD567D484093F676024E63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C6436AF4784505B9E61FF9155A22A2D8D492D64C93A1CE4AA61060080A5A91C15D900D662E41A37;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hA9036C98C72EBFD7D90C1D317B8016CD73021374BF69B2EA7A053EECA6D51B3223E90206E48672DDD56AC300AFFAAB5CBDC8351B6FFA25C58722F7AE16BE3F09738F5E429D9AC4DA50A4EC86FB67D2996AADA84E14596D307B5D1BDD718D15C95599469B47A7889EC7331A70F59F4B0D6145EC82AA59AD716760F79F0FFB403CBE2E0544B8D0F491E08092CB72CF1F6FB48DDC14FD67AD32746DD8B773609E5FFB9F1708DFE226FC7A4553F9759B1A6CBF0B8DAB6E1F332833B9DA75F5CC07486AC5B59C3513AEF10E39B57AAC15A8F1B558307B6B2DFF1F3F77060F59B0C1EE75E2DE31FEC06F3FF278E230FB79F82E381884A1BD2D09396DC01311042C0126;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hBC8C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'hFBB8DF4095AB124F73473B835E33E71204FE3D0CF01B3D2587E8C6CEE31FC815FC64658DA774F312485DA263CB994998F4B55105CC54B7CD2417502F36843AD75BF8E0883E2D679680A9D0636872D09B44CFB5C95582E52B4B8176CB01281830D2A2D596D20D33D27D50937E908FFFB25EC647B57733B146FC958DAFF04C057DFAAC0EDA74BA342B0B5F353683EF3CA167127B2D0FA6303FAEFB58E23C52FC6C474693D9432DF11B10108530C2913C15CB8FD48FF82BFCE0F2F3D320AF06FEFA436BE340638892D871FCF56FA3464A7AB6BEDAD5629D4AEA737097F1CEF55A4B5BA265E930E225F0B169E70F76ED4080976E6D824983E5BC9C065CEE41CC9F68;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'hDD7364B63EF3715652B14EBA88AE9264EB3B4446328EEA9061BDE4AAF00CB5ADA49EA0695E2F1265C4BFDFA6F22BC5A9DB51FD49FBA00F2C8D33CDE0D19EBC29EB4A76D17189129B2F1E93921DB0A0A9938FEECBE37FCF5FCB9499D6372F96980426BDEB0405EC6A1C76E7C2035BFB7A40F0CE0C25E76B6187AE87E8D7726771A22E365CE9D7E500265749DA39DC6F9ECA444246FA6EBC5748FB63AD4BD384400BDE945FAF79754F59F2300596302010E5BA352A983BEA587460E8E7DAD8349EBCA615B5089C1765DDCF25D3636ED95FFDAF4A3E13A1B54B7A2CFBEC41DB386142928149B0B319C4F72F121B85241EE3657E0154D5C585C299897F1E54E23EB0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h558912C364F71D54099ADA47D85CA58B2FCF590092915EA9CFDA5326CFDFFB8C493D8AB394B712FC75018432038C638B089A0A81DC1247B46C153B4D8DE611BD3FCB63DB33B5CC03EDAEF59C67F6AF46FE92A5C7CA0459D794262B12CB4A421BD04F8D63F91E29124833018999CF396F45D43F90F96C61F578F5C72EED68F39776F399129C9008764F2489B0558CEEA570E2BCCF554C4D4E149183B3DAFE5F7F14D3E6D2F376803D371E0E57667EE25117786F530B44D66F23443203DB1475FEA65A5BE541D1CBCD19C669B42642E29A328D310DEE3592A1262017F399FD8D904C726BE2FCAA2ABDE2D1C72AAD723708610AB81C3AFC419E75C6D6A4A7B9CE9A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h6EDB11E01AF74DB4C1FA4AC404A1E461BBA2B1B03EF69BA889E4DAA3E3725F8A23E5EFB24CB3B8C1625F92C8353279D2A1EC353A0FE44F669BE497A362764805D8466087A67327CA3884CBD44405FCEAFABB7C3769ED34EBC5D6FBAC5FBE2AC8403C3B28C8AE8101F9A8AB5CB66D79FFA29868F5BC00F70386F37EF47F3581B28CE2A58673852929F17AEF1A50279B833498389E3EDC159C47EBBA0789B533C04CCA9749A0E5C2C60732B7AFE4AFC8F4AE031D398E8F2C7D9673F6413D1E95B041E8B788761DCF6EB63D2F830AC4DD9D843FB5D9384BAC3A8BB8778CBADBB9C57EDC83A2227E32709CA2BAD64EADD3F853D03ECDD0C706E1AA43C983DEB5567B;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'hCB80611DCE279D86C68825CEB38D8642E95EB0871D830042A369EFDD22F807069C059C9C1BC426BC5289A3417147C9F2CC2C00D6AD94AC6D8A97E07403260C21033AA9F7AE69A1EDBC024F9914378C08D43694B573E1EAED75E3459C28A5E2C8F9B571DD94E5D794AFE0F2028C741B68C4469879AEB5633CAA5A8D694ACC3B040AA14A3B5DDFB8CB85BCCD9D83A670C99B52195E6B043AF0A9D793DF97BF49FDD6C60C668F91E03618089BD3C374D36AEFCCF9D60F0B159E1C4A2C984259A6AF137B25BBD71C322BD96A1B2108CE281BC5247EF60FE3E55AF55E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77D7344C39F2094FB910F91BFE2C1D55A05B232786A610E67AE662B010CAD65E15C22ACAE0A3025F107B16C7FDA601CD540F0945DBF492A5907BE0EFEADB6C632BA6ACF29B9141A8324790C071EFC82ED2539BE1EB1479EE33E05D573853BECB6F020A830428B0B6F534D73CECEAA1F775049834CA476ACE3F853225DEEF3B09D02E7282F4A4888C7ADABCC6FA419BC1ED0E5DD28B04DBA9D12E1E3CCC86D5636D8ABF81086A9A8F61210F4684A1E760EBD09D2EC4E1E3055339D8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h5B316E40416099B77840FF0F99618C6F7781F9E5A19F5F7C7D92EFA9392930D27E323E270AFE99346F9CC19F4AE07DE692D1290BC12862C2F1B539817D1FFCF79DC44D6387135B2CD3BAB0DB7793518CEAE1CE48E5836775E20601B73DB59042AC86BBD41FF40EB8255C7A1EB5082AE5AF91F13BD427511E1948B7F29F99549369155FD99DADF4C67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C671AE638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C631AC631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01B01DFEE7F9FFF849D84B3940C4AE4AE46F2D03CA7E048AB6DCDA3DADCD4F30BD0CEF43C83A50A052F5CB57D2172B4278F2BC67717CAFFCB0F960AE16CA50D3FF70F2C632E2BC03074A3D193DD22E8844BA46621A6445CCE05B9807B4CB18723CC1FA0E304D6D94E1D14695ED1C893034092A22D0DFADD45702AD2DAA41389F4761EC0501F2323B3FBB547A2A850CEF1D942822810E2803FF8F83BF2FB0689AF937291BA4BAB993686BD7C765C2DB;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hB9A8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'hA079F5225987D8574165014D6D34F8BA3570D96BE2BEF887F5751E43492ABE790090BD4F0B9E4D1E56743F3672A177D3548C055D9CD343D3F6F030036A555F663B1FFE5D570D27C02B0665C7BEB1DAF208BCB06F6AF65DEDC3A059D8E081AD77F5683C2D41B0BE314AA820E03BC3DE9975DBD560BCCEF92D719B598895FB57FD0F2B21312FBE3F429C0158CD71157D2BD5FA13CAEC0E60211DD0D69E78515FDB1D30888BBEE81CED30759E217E1D6914841DB509504D0AE3DBC908164CC2CD2526C909A870B9E744BC775EF6FB12279F41C4A18476FB703CAB931FBFC9189EA147D46C79B8F949890AE6B563A783AFEC08B6BB7823DFBDBD577453707B5B5BFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h290E71CE3C0AC6FFC9C27C2BBB94EB45998C6FE1DB5C02A37626F505571C8C441E3DBB00A61DC5961A0771C7694716A7B58A2EE052B437BD0BA25B2B80312E798520F748D44441A3AE15D617EE1460AB91B1DF64A6DB027E87C7FE36C4CD60FEEB7780C7802E95DAFD786ABDC68ABEC900E545CDF6D8CA8C82F44AB862730C344EFCE926B1829A87326556E399B6DB15E647F5F0ED35D56BDD4E3BAD4DA03F289881CC4DF510F15B24DC38FFB01808C60632A85C3F6E1FB6EF95669B153EE2B6885CA6967E60D9D90837EEF9DEFFDC509834920CBC28D4F5FC2EFDA1B2F1AE901FE278D973F7CF8269E59FCF0B41C56DC9679D3949BC59F844B6E4B6E72B1031;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'hA7E0B12086DBC3424420011EADCB7517C50059364A2241C64B3EE1497C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623CF82BCFED4D39770AD36E42E1E97BEB441D6F73BF55FBD186A15EBE5D7FB916B2A83D0B172579521BE4F2C8B9668E0C0F56CDBACCDABBCB8BDF19C9B0F635378F63CE4D0747F22D77DB53A867F568FAA515011B894988977FFFC58FD3811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CE9EA862773C448F830818B4E5E17F1620536AFA864EE6651E218E2050E796570232547980DAB8F1AC6AB9BAC66453808E3AAB47DB8A13FA6970DFBD135EB7ACB;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'hE443F1D888E4DF0E680A6E167FD0F5B9CEC037AE0D130BF21B0DCC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CEB444DE9E2ABB40561256F50279DE18CF3903E714FF7581B080883CBA3943CE9F97D1D0393EDCB6A59F5F5417FE14BEC43B1E1E39D8BD6CD89A880628505457840275B46DE40BEED3168E6B2B2F497BF0C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE729CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638758B5ACD95626EB2D1B1F0E82C0A974CE14B24B089E922AA91A732AECB6E15748EF34D57E4CC54CD0E4E81E194E734C4F0A55E514B4969A874E9F6F413808916509CCDF55EDB5EE4E4665E75F2F85807C9533449E932589EDB203C21D1FC0A26DD7604B44B783748400713CAD05FF6307;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h68C83AA2E95CCE780B98920CAE9773453C50D38F866E4E0E186A034A3127B18507739698079952B86CA9CB2C87D3FA3129D72EAC22FBD7D924871F2B2352ADC832C506FCBE983FCCCBC8EB7D82009ACE213A5BCCABD7445B283328A96DEA16D51BAE109FFFF0537699EC15DC8E8D2F04A7EFB06F32BFBAB93DF8A62932908CAF660814B522DEB140ECF39D6FB37CB7712293C6643D9862162F92060983C65281030797E22146663045940DA041DC5A5EC30E8F2C65D6FD788047446E3D58F74661935D279A04F4E312CE7F291B2929361F515CE693D007F5658C5D73C9932A6AE563A98A61951629536AFA3A431304252B54557DC8CA0FE4DAD7CA759A8BCACC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'hA854C7531718BB3F9FB53C4F34703B154C5BB1D0D210E7F33379803A6F5C562D87480DCAAF1DE896C4C636DF9836DFB836369D24B135FC28B7CB4B3EC29677468087BB54A02A555FB4C1B6C06B39AC0ADBFB2694266813816F03DE7E9F3118FD044F482007F5E02C9F7B185DE256D8FAF1DE765330FF283D283106D06D736EEFBAC47D57D75B1F58499FA7EF2AD0949F2163C4918E60915240ABC14764FB2B1AEDE152DCB2F8386E6A92B024175DEA6386C19321C6DB56929EDD0E7F6BBDCDC1BE35D8EF27149335CCD38094E04FCF7581158ECDEBADC6F6ED242C57E46736620CDE9316BF6D4A378E17D0D0364F4D6249727CCA26903DA3A6E33E42743A8FA9;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hE6A2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~9 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~9_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|memoInt|fetchReset~0_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~9 .lut_mask = 16'hC840;
defparam \inst|memoInt|ftMem|dataOut~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N3
dffeas \inst|memoInt|ftMem|dataOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[5] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \inst|memoInt|finalPosition~9 (
// Equation(s):
// \inst|memoInt|finalPosition~9_combout  = (\inst|memoInt|ftMem|dataOut [5] & !\SW[17]~input_o )

	.dataa(\inst|memoInt|ftMem|dataOut [5]),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~9 .lut_mask = 16'h0A0A;
defparam \inst|memoInt|finalPosition~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N11
dffeas \inst|memoInt|initialPosition[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[5] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N6
cycloneive_lcell_comb \inst|memoInt|addr[5]~4 (
// Equation(s):
// \inst|memoInt|addr[5]~4_combout  = (\inst|memoInt|Add0~10_combout  & \inst|memoInt|state.SET_BEGINNING~q )

	.dataa(gnd),
	.datab(\inst|memoInt|Add0~10_combout ),
	.datac(gnd),
	.datad(\inst|memoInt|state.SET_BEGINNING~q ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[5]~4 .lut_mask = 16'hCC00;
defparam \inst|memoInt|addr[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N7
dffeas \inst|memoInt|addr[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr[5]~4_combout ),
	.asdata(\inst|memoInt|Add1~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(\inst|memoInt|state.GET_ADDR~q ),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[5] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[5]~9 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[5]~9_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|addr [5] & \inst|memoInt|ftMem|state.00~q ))

	.dataa(\inst|memoInt|ftMem|state.END~q ),
	.datab(\inst|memoInt|addr [5]),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[5]~9 .lut_mask = 16'h4040;
defparam \inst|memoInt|ftMem|addrOut[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318D631CC631CC23080C731C3C238C406319CC66318CE10E338C6729CE066A98C6B19C700031CC66339D62719CC6719CE339C671881CE7398CC3038CF0673AD5381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39D738CE318C71C7198C738E30E63910A74863871CC67319C63E1C0D6451BE6D65EC082A0209C6A0BD707A5F52F388F43980032AB00C3152E33762AE9E1BF1ED6327F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'hB8DD8E750242541B921D5DA245BA8A163B2107180555595685CA824A03C8364AEEB4FD02CB811286B2B6F7C952521E877B4B5775D69CB903BA762F1D1A39F163B599D9BABD402D20DC918DDB0805944E160ACB21B0A50C2221E888717E28F92F79D623E371ACF41BAF3AD9F2C956C0B944414F52B99F48DBDEB4A459F3E6DDF67142D5DDE7DFD98D1E8D5DCE61B2129B8D3987792F2F99270D6EF8A8B1D572EF2C7C5D11ADDA1BF1DD83BB6B462EA031CD2482672FD87A1BF1F695CBB16DED46E55F9F1F9F119D2356D1903347E8FA88830E34A158BE30A63D25BB31EE3C00E582552E144499B3747C3917F4E56083A01A47E1C35B2FD2C44CB3A265FD091E44;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h400AFF253148587DD349232F7F5F1FCB6F9F417B684416623B9970F8463F412838848856BEAFA7FEC468673ADAC650BA46D8E0AB28EE212AAF28F599A5F8E9ED78469CA648D254AA127B126E40B3BFDC12C8F99F326C1BBE53F5808F6A150BC0A032822EC6785FFD0296FC71E434A72546461E3D395EB20CCF9ADDCB9ADF82705015571A718DC2CD5F619B095C65185D6C57BB8525FE101A6827242AFC34CC50FBEED7A9C83E4098F3B79827BF306B08120C4DD9A38658A746D10794AB00DEB08BFFDCBD99E0B9597782AE9A203E05A0ED7DE3CCA06E838461560B7D94CCE8368E5DDCB6E39CF40ED56D66722302FA29C67E195318749EC540BB4A82B5C1A864;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'hFCC0013839312E6318C638C63AC6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318A7318C6321871CA95C718E40711CE738C71C71C61C71AE731C631C6211C863181C463198C46319CE30398630638C63B88663154B9C4E073AE7318C7338F186731C389B98A453C0D11C5F37CCC57F868CC9EDBD464A39E55CC93227B282775D0675E9BCEF12F81D57D1A597C869A1ECEBFA1985369A1C111A1877AC8C7B0D86BFF48BF0B06C67302E422F49C739FCD89A6985A93236A1AF4B1D7F319B1541CBD50AE18B2AF67F4FDEA3D96D8A02C93F6B50C9BBB6C24BA2667509C279B886F1EEBDC31AB17F0AD099938DF079553A30C06B98C47B;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h511194C7394447C68DBBB29054D52F471B4E988A840E0F13E9B88D96AECC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438EB18C67318C6398078E318E0763988C63838C66339CE6158C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60332024C803DD913CAB27062B5EBABCDC8FFBE60BFA4C41AB54D2A8810E7F20E097910C70CB487C1EC4BAFDC031FD427FFD12D2041DBBFD1695022AB7CCC8FA8D7EB8FEBCE7ED6FABA88DC200F10F42047CEA0DFD9753E06A81C5550745249252524F392064175B9879A9394BE3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h2F5982CFCD7793266D81DC477D4908FECE4D20C8226CF0A013E3DA340C08217D69BC7AB999C2A3BB53C2AE0D54ED13F7ACC8188E53B4B613C8A9FEDCEDDB24DA01120DB76DEE1906AC592282B2DB8035F96C21E76DB3AD186BB50F4FCBA0DFC2409ACA259436E01F54AA20BA2BE75A36926221E6D78F0D64D0F2C31F1C9F00B391314ED4DD98D498268EABBD89EEB1B6F5049E23CEE7372DA44659BD1901491739A85151DCA19164AA2ACD4F36403AA703393DCF611FA43D6B0C725D9926D8813E17D61DA62926792FDEA825E5CF1D986EBDC359BAAD5B8885C295638E0F19C66318D0B181CE55AC63398C6631DC66719C663398E6738C4E6398C1C65E94E631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE758C70E1C6318C0E7288CD5A98CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C6792DE65DBAC819D859A650810806B88AFBCC738E5F8E14A78D4403B5BD8422CD5460BF35348C79768816222530D7D33532864329643F34DFB3482DF0185CB09736EA0B583233A7D279CC505A279CE5C3E077BEDE535937C379E32AE61996C6CC9EEC93131F5306A2F9CB2738DE41421C7C909AEB6749BE3024A9281434A1500D68CDF60046C45CA377A643A359559419431D14D5E854B75F55EF12513BEC337F84EB221B742A4E2FE1EC27710751A2C946BB4A40A57054D85AF486A0B7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hE4E0D20D8AF26063C774432AACDFD74FC936344BB4090E6BDF99173F4D552A998CEE28426337E8DC34A7681467C0878F3C816AD8219495562B95E324BC4F789796EBF49D2FB349736EA10017B8F4BBAA27EC51906243376220ECAA9C7A2892411E3B9EBFEBAD9C7943E9E50A10D61CF39E04D2AD2A18FEFF5BC596F88E7A84EC3A6E364655D06A54D075AE252DFE48BD76BB1980C6638CE718E186303018E6139CE6318E638C731998E633549531861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CD5318CE6339CCE63188C67200000360;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hD9C8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h78C49E69D1C822DF6A295CB1BC0618FB83CEAE50F05C7A3C37D51919E96E9CF10E5CBCFAABCEA64B13814BA3E7334035BFA8E8657B819602D0EB82213D7665E0A0F6C6C394FCC68EFB093FCC739C482F568F7843F7A296F8E79D69694549D8D1D67A7A61EB2080BBAB0FE66F311D9EDD61F324A158B3DD5D245ED505BA7DE51BBD322CEC09930663944BED4B339F992D179177667943D8635AC52B9C76FE45855B5F0D08876A8D033BB3F7ACBA0BD5FE1AF3BF09C80C47318C66338C63987C4719463E398CE339D638318E300C619C70218C61B1CC718718318638398A5EF7AB59CC66398C711C67398C7184E398CC63194E71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6758D631D01C6318AD598C6318E1E00FC363FB80EBE92451E9642FBCC43297713EC79C8AF78311C1747AC81A0AC41469BE5A37C58ACB1B36747B4B9B80F58ECD862F417DD2698F29B755B71B6D6D945D2F69F8C991C564A01E107AECB867208FE4E81AB8CA5985842CFD11F104F4E8EE237BB23B824349F8A9FC5969638DF2FF3A509D0FBF7845330498C903D8A6E2AB8145247EB33DE0E1EAE54BD0A58BACAEA69762872CCC49CDBFCD42D4E929E298A589001508BDFF6134ED01ABA951EF12F11B53A0EB3F6810C625DE867A1D50840B55A2124059A61D8DF4AAEABEA403C1B9B37B0C7BA67DA45153D1E02C2520C436219;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h5FB9FEFD454C635D2F568BC7A24513B941D1ED872D65B83637ECD7E6549A07E1F1FAEA3A1625F1AFA6674093D1AC31EB43764A248CC2708728E79230BBE7B3101EA02B02F54C0B7512A2C896F0822BEB93A9838867FEED841ADE286E96EC2163850B714CE541E161063A0560B9ECBB63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39D638311C0E31CE739C6318C6718C6318CC6199CE35C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C60731ABD588D9EA84804871A046594FF972E90B7F626E3AC480DB7DEB1D101E19CBF27834440C53F57EC7BEC47;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h64D3E1A0B0999DEFAE8B2058154D42F6A749FC771510395A3A1140ABF9D5B7F685332796EF7FB71085CD2C239E407E64E9412227A57082FBADBAB50413782C98E0006C932B834D86161049094741F0D7805C1B9D395EA8CDB4F1F61304524005E625D774CF3B04FA17C92F1AE41164C73832569124E9305DF4FCA79B9A2B40555773A3CC7AE2EBAAE9ACA81F3334455A73FC5D7A175FAF049EDC103B05FFDD2BFF8AB531EFD83DD0BF9D2E42123BE9EC083B46AC282B51F1C72721C0490A29C4A8DDB32E993CB731005A1307B44133644EEF35CB5948FE9433467641529487EF271027BD2E6CC208E4066BFB0200718979354DCEFFE3E0635C04302629D4666B;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h42DC7F77DACB71B96904D5915DC8375C31F6C9FC7CB2963FC61EFE81AD6278F5E57CC4FE38778AA0AA543382E2771FEC2252D26FAD85360832162823BDCDAD8F6CE90B0591C6C4623A6EC87A6A2CA3B1476A1AE46A8980F89D4C081089CEEF7F8A503C24072185443039E9276DA468843514A7C08458C3581BD49E4FD27BEC29EE410CDA7EFF106060C22E642E59F55405ED1DFF9E9ADE25201905A0F8866A60C4D402A0A3AB2BE0AADEC9ADB7C21C21BAD8801C77D7580C0983A27512A12BB8A85AFE0884707B1690543C1C8278E391CADEB916B4C2B7DDCF070DE329A3C2E4FE921816589B68A39F8A2C7D6FA7F34742A9C780E42577645DE9B5E1E8C86C15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h233657E18D11C17C1C014D62A9C4FE46B660379F151BF762C4552E07987067025DFEB757356E837DA1B9C963E97D7253450ABDF5D91A1ABE853685A7C33CF0CB17611D10128B4EDC04D7B9043D559CF11FCC7F69753A5116F776E0746D4DBC0AFF2FE4AC130F5A22511381AD7827241B4A20AA5B2A97E38CAFFDD661A2027B44CD9C72A210950E017E83FAFC2E1A0889E5D382C704B98F21E4F4B13E6656E72CEB0A7FF882CB06ED3EE0EEC72D874189CA529AF71A6A0DA0156131A620667DF6565B0D1290CEB9C419B2931E8A2D228C043334E0B40328B9FD355D7CD16909DD88708B1408419A5CE97CF4FBE0CAA8F2A3E15597F0BC068D1F4E3C8520C217AC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h989EF978592362A74958F5E546663F5B3D714279713A6B1E339D72205C14136B851D403397D38E982A6E085C6CA01C724595AB7FA923F18BBB1194E5D1D90CC3DF09A84B0B3589F244957D4EA719A47224058D265F620384A574EA25B4A944083361AE4FEFA4D5C1B7CA60B6C02D8EE9D61E67D811E2963ACAB2C5B808983282DAB7706BF131765AC5757571524CA80AB4887A870832F7AF32C972AF1D449446EA10E12B4C5EFB75A8A48B90CA85DB65E8D31DB9F5437E6431E34CDCFF47C648C4DF0B1143A17D527E298DB8CEBA13621A791CD445A91E9115C63265342C547E62F0DE01F82C2DEA789F964D032D29E46AE329049CF876B53DF0480E54B2661D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h75C4D5C07CC118977645EC8A56D1DE8676401B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B2C4EFB1B567F2E796924BF4AB99EAD3450087B4D697A307CA262AD10C13E661CF85D2D05414F19C77846DB0E044DCAC15799A8F852F73B329BC2AE23082F166D141EC3369FD06877E21E2758F42AEFEEC43D7062A0DB7DB29B9F99583EF34757BA8FA61E7E3C74D16B5E4960D7C6C43DB6ED1F0BB0630A8B13E78998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20~portadataout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hEA4A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h710624C7D3892893CA07DE801ABA50E9B36D8AD9AE9341C4515A2D15A23BC2651D6173FCEFA393C93D63D97C654543283992BBA52FD28E857CBB7720113FF9AF0AF9FAAC847362ED83AEF83206B098DEFC7B7FDAF82284D795C792ACC7558A29AFD056CF750528D510D3642ED9A1A44C7383D12C77D87113B7534E61AFF12FCF0950F56A2F43EB071974FD6E988588296078941AE203F740FE47443451FD2D6CCC90AB32DF9C6B0325CFAA275422BF811AC2F4F472492012A07A0702A2BBE542367AFB538592842C5A1D59684BBC09CF8861ACB5068DFDE1944D5FBAA21A5B6CFC09C54B5EC507A3928156AAAE32CA355992E8637D59D8F6ECC88EC85EF7BAE2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h50DF7304AB8EBD696487A1C7151B2B3A35869F989A9BD73A48519D0E4D3C56A4AA8E53D07F4215EC88CA2C715982A9F1EA6F4DA2F6DC11FA8018E88E5FEDD5DD419C6F07D894C225CBD2BED8E67E5344287A1ACBC34DBFFCC44CDB5AF584B8D5FF70A8B2A753CDE96B4F8B798A94B46F0908FCF48C442D0961AABEA3AFA72140C93A041D07E65E358F37ACE01B3049E92C0912A04AF60E3037F440C776EF888F38176C83CB33B9A97135525CFD655690E295B6E6AA9873EA2D6C18F4A459E4D7E736C82C1D71B322CAB3A17B97A7E7AEB15D07C2FCD628CF39DFB0B251F393C100C8E67A6D6C0005CC59154D58BDD11A7BDB4CE11919987D266690FA9D63FCA8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h4B98B2BA5BCF47960C3D626C20A7D4AFC68FAF7D5FD116D6846CFA880C8EE31CC75C70638CCA93F8D65013AD670398DC6711807118E1DC20F018E744EB2AC66859CCAB58DD6031CFC00C7358C6318C736C6A9C030CE72A85630AC6388800550C2B5A06239C630C675430C71DCF949E038E23863189CE51ECE06318C738E61C31555350C60EB9C70E01C14719D8C6A88F8E7356E711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CAB18C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C631AC6318DC631CC67119C633198CE5398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C6A8C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E6239807A85FEE2743B66A06717E89D1FD6DFBA1C0FD86E1D71B896A28247C80366F73BA45BF4F64101BF7548B446ADBD27E45B3C2EAD561F4AB9C0D7BA20AF453F7228820FBBC0158E681D24CE746BBE65A1530FE274FBE284621161863A811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CDBE1236381E7306881AB47E92F228B23B56D822113657DC728157E6070BD8B54FDF7CCD48999604994BA74453899151FA22C6CF076E68BA9D7492BB70035C519;
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h83FFC98E1E20B3F04063C586B2B7B9A6E105177CA460470D84837C6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918B5391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311C8009D9C078F6878DAB1199509CEFE954978E7F647926C50DE713E3901A8E065479DC36A7029E24AAA256699201E94DDA561A95FD9611D3900481173125E70F3A54FDEB983C7FC18E681B3A3AB8C5493CAC46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C6B9CE738C1CC7031C638714EA8C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE63D4A3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'hE318CA959CD73138E38C6319CE231198AB1C18C6311CE0238C7318E4718639CE2339AA71871C3711561CEAF1C18A31F1AE63311CCE639CE6AD3ADEACE6318E3031952BE94D6319C70E0631DC7087618C4EB1C8CA91CE03C398E632F4E063346BB18E3A95A9C78CA9EF21BDDF6D23C71F7BBE3983AAB01F871C67318CC671E3AA07EC8C7C6073AC71E5D5EAC463146387E5EE6DF4327B627C71C6CFC80109E798CFF0E4225107F742AEF0DC1CB5DFC5AAD68790A40D6C5623F228D105DA69A330B720BF82132B6E7DA167DCCA0439C5419FE99D5F7E8DEE562FD924D9485E522A34427E7D4254DF16A5D633E2A6FE5685D7BE8F47F76CE290981BC6D20578CC5A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'hD6E990A012FFDEA71F75750A3758935905E08E87E84A7AA1889A8E32C3D21E558A097F7F9A64054966A023B67E9C6A8D1622AFD4B527FAC44383E6B7DA81BD9F17EE8FE9E9D88CE8F93F268CF48BE01152A9B5895EB4B87245B4490CDCFEC0018724E76A7037A2C4D1CA915154C33FA47E0AC8522F869CA70C8C054E5DE85CF1DCA6C30ACA32930770B2BA14109171B5CB3318A6033911765848A45D9CB3C929C71BE2B20DBD4B73C50F8BAC7B68EEBCF8069D4DC77C0025C191E8D15CFDC60080A7D96B4AF749C0541DABCA8655E4821A12932B67347DCD087870E66ABF673D994FA23F61683DB0AF811D71DF344388CA0E0905F80CB0906B3AC5FEA18A60A1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'hCC205AEE191C91EF27BC8C085E3B6A5EF322E5F6DB3228CE595BA7D01DE755B6426EE0213EF49C2EDC3C9C5EFC926077891EB0B5C1BCBF7A9D055E5139253CB92F97985BAFFB4DD04ECFE5FCE25F5C6387FA28261BEDD6D7ACA04356B017DA8DC482D8234C7C50478E88A6FC752EF4F71A16861097A08CCDAEE543634E95BA2C0132DCBCD7CA773E45220768D40241E46A8F343CD8DBD935A91F113529FA2B4C9AAF5927F2AEEF1846B7C949E0861ADFEBFB9BE1185E6821AF69D54DD9E0902459DF8F6DE4AB44DF724ED8C1B217B46465CEC4845F26FCC22C2C8DE0CEF24B062A5E1AC5577E14D32B5FB1CFC9B1BFEFCE16997E1F5458DB480C9D29EBC6D792;
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h08BEF6449B4307A292ECD565B1962B16DDD8B79D72DC659EC2E991EEFA5740C29CEDBE3BF36FCA0A776FB9DC80953966BF39CB12C073A36DD0435945005268FE45D869198646D0768A4F513F3A052012A033EF5DE17F74DB1FE0A8C7D79F19A1D6104BA5E4C26831075890CCCB74731E24AC35C99EF95B8218B06789CE5D771B55C64880363808246B1DE8E7368BD8202D4DB3A77AE4C151213C5CC84CBC58EC5185F3465C3684C32FD22981DECB0B7B3627E95EDA859A87627E31E5216C9D015FE9426C0ECAF4F7BDFCB81DD64A63A37316FD528A448E6F7530A9DE9CC72B9E4725FE370CF8477617D42C9CC85D36088E9CB55036B04F47F8BF289174F77735;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h5A701CEBAC28D4136D15542FD6A9C5A2046D593E5F0E9D9622B94699BA25CC8F005155C7AFB42D7FF86803374B2D1E4A8389A6F2009953C473C1F552D7D66754A0FC9A9E841766DB986F7275CB59AB2CCAD4FA8424C395ECBCA65C076BAA08A46B4F97D0086149F0E7E0A77398A7CD9ADB3602119516CE5A7237DE843F92AA9B9BDDBE84ACE1D89CEE24213D8C294F894642C9D574249CE25D897FC56B4FA2E7AF4C2DED1B7EBB8929EEE636E74B1697AB3742862D0EA17FACADC149A1A071D6CF64216D52F3223A24CA4874E574CEFC684A11C49A16B402C1BC23AFFED1A59D1AB4DFC8A9D587445740D655ED6BACFE8E31E6B01EC2AD44BF149FE1A7CA81F0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h19BE38DAC6A1F9DC17E8F6574F10AF7C2855B56ECC4EDA636E6B86E87ECA4F43239B1704CB9BAA6D25570115EA4DB085A21C20BE7A3A1A74661A8D14876A979A59C76D6669C88A01D96247F4363C83509C5A9E20CEBB427C0DDA223B1AC7F9C0EBDC8255566BC83B4FDE555406EC60FBDBABC98757EF0C86C8421B66A5F51AC2DED21263DA59F7616680A28156F1BCCABBFE99F04E404D8F40E84883D3236D33E0342E7B463F1A8D212BC5BD8C4BFD11F56A52CA17017C09C35C912AA5AE7E3851133D5BBBE098CB32C4B3D20280DA5FE54096AE437F441ED5F93237EC7C98E8E72CA3CB806CBB494B76042F1611BD146C0E32CD1D0FD2C9EA91FF11241390C2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h56295BC55B5283F2CC4E7DC5B8F63E0CB4C77A65D6472CD6D13F5D069A40DADA72F4F45F3ADB167138D4BA0671F2521027538DA7E16A702371A524769C250D4C3FE9FC15B7FFA58D49246FA61E84795E5790C087E0384EE67577E8BA758A7267277A17B476DB9EDA8B9B6829B41A996ED2D8358A6555FB1457DA00EA196622C754577CBB8801BECE20F359F60463665309186364BBD594F87D933F0F8CD76FA07410967332FCC4B9FDB2E96F4F56886DE1E0740146AFBB69C6DC03B1FF4161B1754F75A7E800A9B4904D3C8C56EAC3D276B42ECD1F1B1EE9DE035819AB724FDE4CAEE34B8C14664FE31C48F1E7EE76444F3883955190768C3C099EAAD82F05EA;
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h0D8A86BD98EA12A20C8E5377809767B19BD258BF40EE5F3CAF347866807E76D5ACFFF363524EDAE02B64CE3264C47BE95CAA52FDFB815FE82AEE6FE2D7354F5C793582A2D4DB47704E4201775223DD9970455A745F5EFB15BBA6780E0E71D71C4040F7ACB37402F8DD1D88BC1D111E1F85500EA5A80F05E994B65F6EB63789D7E607952BE6CA2BA8F07B1DE760AD7C6F85E14878DAAE580BFD169708656B6E3A47CC9802EF113C37BCB9356A256EBEBA7781EFE814F51F3B0FE986F22C68DA1C49A238A29C19681D400F523F2538C896CA46327368AF85E9DBBE85ACE38E7063988E6354638C674CF53E30398E618C758E71AB954E38C3E18F18C6B42D630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h14BD258CA7398CF918C629D6B58E061E35566639C1C7E3018C6631CCE635CC6BF09C6318D6A8C718BFA54C71C5D98CABB994FB1C052B73039C6071019663987F8679AE71A373465BB94142368B352C1E05E4F2E9ABDC38F78CA49E0EFB5571E1D2C9ACA7CEEB51632082321CED5CF0CA40ACECD8B28FE4A0717978DD33B50A211CFC0AA52DE7F95BC0ABA78BA8C9EA3801E7CF5AAA8573784E0E32C3C525825B3F49DB305D78F3B9ECD7819A16B1AA3AEAC190AAB9F71629703720C5F07ABD5F2DB4DF240C953B85828447832C02E755E01A5A40F2E0FE2A06A998363BF0A36A245D8EFF05DC814D38AA943167C724CAA42C74C5DEEC1AAEE3DE55D8E6429289;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'hAE24D65724C1CA028239A4EC87DEF571700393B32CFF43B7B4D5E96AF25345D32492475C063F0AC4E2DD97F65747F3A1AF5B37EFFDF6B6199E05A18BD99A78900D0EC4C11245BC5A2468C14487DEAB980D82267B27307E0C2F267967CA4E7D6B312E9355CFC2271C3CF52C8191C3C9685FADCF85D171A99CE1248979D6DCC4C15D5D517BD9990E567338DD09C631C1C63E38F1861C718E38E4398E0E2318F18ADEAC4E52ACC623C115674C3638E18C1C711C1F8B858C635CFB6A57633ECE0E39C79C39D694010B1818C6158C518C63E199CBDE988D0B0ACC48B7C7714B18C70C3E018CE33988E2638F9C6E1F30826739CC630E3AE71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C60631AC72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF0397157DDFEE7F9FF8490A45CD83ED1FF7FB73AE4FABAC1F76AB4C0CA0F5112C03AA251EB973435242AB95331F5BB93D9B3C599D468A2FAD3D95F34E44454C2C043D2607A82F173E94A35434CB5945A34E237C0E64B40F55281FC4F58F4967FEA0145D16C88C90B762B1DDDA44300B6C043783795311DA1ABE05E1A8CDE7C23F142350F6598B32D9DA8999049551F65E8240A29B2E779D41E7BB4439B12DDB70B8F70978F1C0378F0641CB4E399BF9C36;
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116~portadataout )) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ))))) 
// # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hBBC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~8 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~8_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|memoInt|fetchReset~0_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~8 .lut_mask = 16'hC840;
defparam \inst|memoInt|ftMem|dataOut~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \inst|memoInt|ftMem|dataOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[4] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \inst|memoInt|finalPosition~8 (
// Equation(s):
// \inst|memoInt|finalPosition~8_combout  = (\inst|memoInt|ftMem|dataOut [4] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [4]),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~8 .lut_mask = 16'h0C0C;
defparam \inst|memoInt|finalPosition~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N9
dffeas \inst|memoInt|initialPosition[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[4] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \inst|memoInt|addr[4]~3 (
// Equation(s):
// \inst|memoInt|addr[4]~3_combout  = (\inst|memoInt|Add0~8_combout  & \inst|memoInt|state.SET_BEGINNING~q )

	.dataa(gnd),
	.datab(\inst|memoInt|Add0~8_combout ),
	.datac(gnd),
	.datad(\inst|memoInt|state.SET_BEGINNING~q ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[4]~3 .lut_mask = 16'hCC00;
defparam \inst|memoInt|addr[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \inst|memoInt|addr[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr[4]~3_combout ),
	.asdata(\inst|memoInt|Add1~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(\inst|memoInt|state.GET_ADDR~q ),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[4] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[4]~8 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[4]~8_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|addr [4]))

	.dataa(\inst|memoInt|ftMem|state.END~q ),
	.datab(\inst|memoInt|ftMem|state.00~q ),
	.datac(\inst|memoInt|addr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[4]~8 .lut_mask = 16'h4040;
defparam \inst|memoInt|ftMem|addrOut[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'hA728A6BEB2609275B3DC5D49CA25804BC34CB0C6DCE836408138DBC4F811C6CB5B2426A4C361BDE86E782679DD5FD2C18BB2F5E6BF245946DF0E0B431783BF041C7EC820EEF9356C9E9D22384353198A8BCCCD0A1D5B03ED517E7D09F44D2498FCC8131E00208EA7BF775F30573001A49A818B45CE86D9E39499CA24498FE67428E1E293B0F6BC3B3A7E8E4F20213E1EAD1C82DC56C87B246C1B2B7A18E4AD7EDB6A351727430ADD99D40EC6C04972892208F6DDA2CFC15B95C31B5BE93B86AC7B23EE7E185126070C9D981515DC498AE483563C441DF6931BC0BABB815CC281DC84772C1007EA7A8200EC5073ABCF1F3CBFD43061BF346776055378427C9A35;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h6F4EC0F4962561BE851184F1CF29E2677F02DBEEF6879ADF262C94006F58A55E9038E98837B06AA977C931AAAA82C8220D0C1538AA680532BCCF60B094B8055768A58371338578221D5CB5E385FA57995562D3EC38913A72B4A432E15780384D4F2D947A58B9A1A3644B0A2BFA00866A7E381FAFF12CA4851D140D237728B8DB126AA6C6B20F4F681AEB877027B727578695BE1771D994826B8999BF63661B8E762FA74FCDDE5F48CFAEF83B19F903BF57B65504C53BCF4019BED8B9D999FB61193F23F032A2A0BAEB062A3158A3ADCDC520CA1563902760C6E883CCB0A25E8E8671D49834CB9D82CA86F25ED0D2F304D632C0CE345F7449507351049B9B77B4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'hEC64494B166D1B01FDCE020A1FDD7C6F1EEC0157DF5190384C4AF10ECCBEAB54D535130EACFF269220E05210E50298DC6D51805118EDDC20D402BD9FB0711273630DDC8E5008344FC00DDE2211840D530105F5030CFD9C2BC85194EABEC120A5508CD2AE9708656539B0DC45FA229200AE22B635897BE48CE1085AD1EA36DC37A0E82A16CA6F570A01C155D9D8905E8FBBD225BDD1C20DD5D8CFEB8C6DB28D40C6B7478830D7B71654A576B1C08E03DB988C519819CBFB18CD63597D04A1B18E35CC51ACA3181A3EAD570FCB318C70B874C655AA0C604810858DD0B44D6711952B35987BEEC390A26CE01C38C4B1A170E3318C607EEA5523140E3038ED705EC1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'hC8939AE7076C39189C70DD6E5AB5AA75A70EEF816343A623C60184C2ED752DB132B734995DD01A37C899D79D0ED23C16211CCF88A2B450FEDD37C12A4B355A9EDEFC64BB8EC0B62B6A85A40AE8428FF793C233DB00B1BBD599AE2BA21B5827BAF8F3EDD3DDCC6CEBCAD68D604F489F12F68E3FD7DE147AF258D7631CE0C511957079AA55A869C357B858E0C628E018C62EFA5EF7638C511DCDCB53756B14AB6B61CB19846338471838D2B1880A0071B4E72B56501D86C632E7095188E6DC4A76BE91AACBF1567D8ECBCA9FE908CB47595D4DF1A72DF8AEC235D7710BBA457676F29ACCE5A7342C6AECBFB65EDD18CF563633DC3E242EE3B616AFAFF508536FCD;
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h6FF21A9E5C654D7A8EDEDB2C189F22E09E52B31034230808AC6C544EB92541888DA90011B23A489DBA0393AED0679C3002255A38DA0495955B94AF0C3940E0E528B9EF241EAEEF1F03680B5F0A44C78045849FCE46765D886A202024436D0FEF8CC94BF03E46C1712B09D1FA629F0121A7EDDD3EF15601C7432F42C15B5814AE68D9165FE442D8814C5D60A53B008EE476784DC930EA54F0DA9ED5993D906E1F9D6BD3B9D822DDD546BE4DEC65731B89F7E6F9949F5C6512DB102DBE561233EC7EAA8C296B98F26B067C39BF00454A8F45AFB49D4465BFE5A79E32C18AEA50689ABA082F6A2D242C988B9039AA4C0D593BC4D620FAB8C3E18F1B9001F0430E35;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h4FE4D327DDEFA5A25A1CFF610322065AB2E266E9C577B8618527876F8C836106F691687A085655436552F151D30721D16DFBA15CB2B69F02F7205500224F9B7FB64D9BC40ED4939B5036F2A7058059FFA83673B25A19A3CB55BD424E14B99F2ACB3273BE46594CBAE9A604CDF52B7D1D57FF93221A8B2920FA73263920A636CC50A5296A9836C26BCD7858A14B3ADDFF463047180D327FE153328BF8B2DB5DFFC83FD6DBFB098E0DBC8D4D22F60A93FDA7AC79E722FAD1DA24D1120008C0D983555098A9097A79C0FE0BA3359CD0B06E5DDF6E4D9270F7445B5CA1CD735C09F7C10E35BA09898D55C7264000B1DE5D60FF5D7242F2DC3D05154574BC7625EE16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h8EA993C150DE9BA27CD4C90B6205E8618DB3825262AFE7DBB2C3A222D66F0CDEB13691F9B199555B92C01240B1F74ACDD0A271424F807DF3AF552CB6F5CEE98F16EA686585E9E59CBB198B7A5A073FB29F90D23062BAFD9C8415C09C54C1EADC67E230A4E3B94744CC4F716D746089995AA4DB4CB55F73B494FBC43B79F16889FA6FDC24BBC11FB05B660669568741D63E38F530D5552AE8E5A98E0A2852B1A772454BFF4CD62A41188C91EC8AECAC1D11451FBE82216836A0B48D6168084B8F1D9CAB292C59E64813D0A23D35A56BED9B7E6302B0E454CC5E411C71A442554C3E042CA9E9AAA24EAF9768DF26AF3DEF7D0F0EA9A477AB238E319C6758C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h2339D6852BD3018C063357BB831E038D20634195236AF8B18CE10420718E63F52359896B50C706398D2B198871070E1861C218078732CE3388647318C463818638B94210F8E18E6318C31C6365519182360DD99DFEE7F9007FC8A640CDFD96C80E1F2E2FF1A9C40ADE959E7F18705E7FF9390BEA7FD62B085BC2037C861C5202EAA34D68F24E4792233EC18C974D6960C15400A2B2DD421DD4531218C8356C423BF183E178955FF73B11855ED95A988B2C007306AF88F56ED4E72CF7EFE076C617429FEA7F9E1E61EDF304EB340FA81C558D2182F8C5E8C93CA139C3967E39059A758E7674C179A27BB2393C8A4AFC600675C3D64BCCFD01C979459425E05209;
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h68A33FA79E4ED3C0D89E8A0EF786FDE61003A4141B74D702B2B64F8FED82637DCCB05ED0158BF91784AB6EE7947F01A989F1B407C17AFA980E752256EF6725941A41BB7076B4FDF8F1E0FAADC6BE54616D6B97578B072F2614779FEE5FB362026C5BDEFC6557C20D6457128184CE257422DC3CEE6C88077AC45D2A6ADF5B12B4EF706758FE1E5C2171B0CC430A0E1464736E79B01A45AE259673948EF718312A5ABA7D7E4B1577D75489FA1BCC5166B7FAA6FF3C74EDB11361D71D700C5E25C76350AC4EF4ABA58519B148942D54D039E0A11581F273E1CA0FD34EBDC6CA13616D43020798F26CEE87450316528D8F241180B0FDB0776110CCFA8969EF5D1BA3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h67E696E8EF009D19B689F55213A04540368C589905508C500BF03C4DFCC642D1289A4F2F00BC17374A0267A48A5362BECE41DDBAADA37AF20142004E62BBEBE37DD7BF2E11752B04383B367F901B723936FAEEE81C80CB27685536F0D03BD5F5AA40CD2E541277DE7864BA6F9F25356D89CDD4DFBACEE90AEC95FBCBDC13D98517ACC74715A3EB7F54E7B7B32D3C61D71D410851B0E7FCCFEC1C725EC99114ED2F7FA36FFA8E47A080A3A5912779C6F64C42AFB5EAD4CB7F526F045CECF352AA63FD392D0CFA1C2E8185F1C51201240CC42A44FBE18BB5F47A39C01848B84F40076C97C3E12A056B1347240C0F2D85DB5871B4547872DFF7570990035833C023;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h6E5C8BC2D4B13613707D77240BD64E8F62A80F400B5FC9EBDD515CBE73CF1C8BA729D6D422465F40A663DE98CD2E08A3B18F31CF710B7EE9EC239FA0A1667A4C297C7A371200A566B9F9F48FB683E61C95044F2331DD7054770C79E742EF232075DC6E1167CBD9572617EB568052A9B35DA4B604F0B0E3BF1D8A27FCA67C5F44B0E7CF307A542670DEEAA6E0A40C3C1C9C40DB76948238A6FE576857E79DDEB317B3C47BDB62395974601906A1220B8998258FE185F5734DC07B9824AC1E431594DD2D68A70863EF6F38A310C03A0FEE12333BD06ABC26B1CCB6F1E9C8DD11BDA47ABFA7662A2DF92751F5D84259DBA7742A4EA00065024420AEF1BA5D3DEECD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h9A8CB4A732A544ECA590CCFBA072809B1A70E74050D00396578D5BDB17136F3C0B7B60A93FC6D04E519BEA2DFF6621023B7BFAD64C766EDC269810A6CB90055C9A8A630C8C2C0866F14A57D172AEF7F8B94C8A1092AE001039DB71CB377E95543F598DB3DF60622D1F71E2AF8CA5FF5FD2605BCDDCCB97AFE96308E9B16035869587681DCE9A53297A880E462137114E48E4321613F776ABCBAD4BD672A42A55E9FF8C9B093B1636A19889939D65B442D1E99126D6E40FEC81C0B4E9238385BF5D77401396F9228684D52C868D1FDF60CA520087000B57706D79026E3DE6EEFD595672E28194667D4B054FB8971EC70E047645AD9B622F992694F5ED6B7B0115;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67~portadataout )))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hBA98;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h3A01A5E5A2D9B9631071CE42F93EC0D8CA7F54031D3FE78E2F9A490318C4301CE307C4157008E38D72616A4475AC7E62FCD73035814F918C386A9CCE272F4D6C59126FE91C461111C078AB1AAECAEA54214C527C718BDC956142E60070DB8A311C3B5F8E8E37FF8C5A186304BE934C3745458DB0A6DA4DB85CEFD7BA423E6833A4F6B2FA3B91338B66E71A86FACBE92677A09650DFCEFD34F5CAF243A7714A52D145160EF7355727CB623117C613FA1841B146A09E38571C318FE1863018D13980C635CE10AB54A31838088852963039C4C46F7A5F8C1CC703756B87CF95E14B1A70B31972692F7F730E00380738FB38952BBA1D6E8037018CE6EBFD9A99C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'hEA52DD28F48DB13AE3A10F4B7A2B1193D05C18D6311CE022AD7318E47194AF4BA3391FDCA711B71428C4A59575A7BDF59A2B3174CA68F7A45AA96347B4A52A30318A5137F8084BD70E06355D70876C3C4B044ADC544E03CE9BB69F99A16B39560528AC4F5F1CAFD2718F8FB4504BCCC908EEA98295041F955725358CD6556AC794852D7C607EC1F1EB033014687963870A7C671CEB975F0222A19F9647A90C2A78844347153103576E6DAD33681D6BAD876F8C3867AD921D9858AA342B47C88CA6159D397441061B4E430C42BC682E26ADCA84F678968E2485DA2A1E224AA729BF56BF47DAF56EE57D6DC2134D0537D626E886A9E782890F506FE95A3D0EA9C8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h58A96FBCF032A74FCB7EDC76A67E110EECE1DD559102523984BB2ABE85F09880A110E43BDDF31A7928325DF612038F3CEBB9E76CC65B13CEFEDB30B9ECF6393D789CFF7B81E4002C350EB33A965E0A73CC77BEC5B6ED12D7DAFB0242A38D62533DFF9F32811CE4884A452A56DB992EC7E2F7211441AA8DF29253D8CA020A972C1CF3ECE9979036FB853750C0CB7ED8018EC6144A25B8B9BB557577564149D31E9F6645644D040198946F88F672D06674705B4BD9BC7FD0B5B44A679C6F0A78995A524A7AA2E3D3A0FC9AD10D399AEADC7A07870D7B23297A01831479276C20F226EAC1CD7260CE888E24A6FBE7EE31DBBB48DD2DDC4B4631FC98863E480A6397;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h17EFF592CD04D8AB3862F992495E52E1876A549940AAAEA1853C2272579591E43B3706F3EB0E7236939D53ACEEEF1D4401D5A02445171E0EB0E89464AE10A6E9298F48AE6CFE2E15DA3AAFDE328CCD9E13B3D860505707A0F6BCE4A12271F73395C128FE140A1AAE8229AAFFA6EC30B6F7E37496914F14CA4B05CAA16BE1A29C044D65B05328B209B2942FDED763D128E1F13588FC77D41DCBB8A5C68FD229EEC9750B333A33D80FC8123F790AC62F0D0CE74BE12F95C08FE1CC1D1CBE99B3A722C1A34E269737A0FAF3C4DCC92B4D5FC55F29F40ED4307FD1B0605C506B4995DE3C9C07E3477866B5D29570B35A1EC80421BBEA76A24F729DE441A66E2FD700;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'hB8CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h4932839BF686719F934E8A6C805F82833BD4A3D9025A3C4A114D02A3374C2B72172569F1EE8ABA9225F1A37E6AB6EBA5D6ADC1BB655B3C0F62E1F55738641CD843921EE5394E77FFF0AD6169638B6D447BCD84B63B486CFEA57C336EC2CE7B6CFEAA78F0FD2B166C17DB27299064B2C74AF07D6436857B41B84B23B9397F6ADF8913E191F94B4EC92372706825E5DDBEF23379F55BC1E54D028864485215645B22726C5756E570901639B7A946271F25113267374A0C51E4A066B2A56B987C5C4F90BE398CBB0F60B8353A900C619D5024AD61B1CC55311831B28839A7F39CD099CC66298C41717DE98D5DA4AAD8CD68CFFBC5C1C6198E30380C31C632977BC5;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h881D72BE3C75946B3984E728CFD65822085D0156A53F681A5294AE1E00F4DDD9DADF8A7BDD9A28D4612CE2DC3502C137C81ADD6C191A4988DA2E8F4FF892956619A2389568439F6D908DFDC33841C1B9F701CEE7CA8B909125D1F589D87104F4BC1E6CC0655866BEA691DCF8812675B5CD6621C8A0783A525A851E30EB960B5A67D24E1DA9EE5E99A785B5D18771C4A83C2D2EAB340C84839BAE9A240C24140FE06E67BBA8A4F45D56BE5D2D0EC67D5ADD18A0006758700CE91DE1EC6427582491398562B6604EB1C30B9630F8CA8B0BCD5C4F7C7513E34E85D7842F5CAB529F4EF0132E0B55970999172766A46E67163B978E97FFF120820AEDA3354666A748;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h2A07F9DE00D0D8E0888DCB85C839628E1D20CBEDC812C2C22842F42419CFC45168C68418292FF5D9CD6BB3E5B3C4FC004D7D565928EAF7017B26A42473B7B4FE56C12176656CE4B50D5BCA0731EFAB0D0D983B94BCD514FF6142BE5CF9AD639F52959F85BDFB87ECF0FFCC3ED112CE89318C7C63A2718E98D55AA51C0C0E542C66031ABD2569695888BD391AC15B1EE1381150F091C1D63555EAA2718701AAB1EAF66B8311C08B47BDAF1635AC645AD0B58CC6599CB8340471C718D6547BB59B8B8C303C8C338CED11C86A5AECEB18D73AEB7460731146808CA059E35C2FB23EDCD855DE1596941A81E2D11D54ACC26835C3455FFA411A933FA8C4795BEB42EB;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h43962638F231F747F79FA256274D7D183C3C2AE9E8127C48F1B9C586B2B017D003DFD975EE86C6552B6723B9B5B8B312448EE47B47CD7CEA10B80C2813AF3C3182CE89CB39BF7681FEF8229F654CF33B189F1EB37704259E0608D108026B5CFAB6562A6FE93EF2D2C6E6FB9BA5957BA3CA2E94C483CE6DE8CA83EB279AA17FDF192D84792BC03EF749C7CB1BABF61020E6DFDD6F60782C7E46B46C5CA07589151AABF2FA32EE10AF7AB49998C3CBA026BB0CA63F0B528C639F3BEF35C7D0A90FDF051104D1654CF0D0D7AF6EDC5F55A57FF09F777F5C810D95810438692BA24322ACC16A73F8ACA4063D7318D78858CC7842292E78FA135C660796334D89454D;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h5C4E107801C4353A634AC700E318C5188E718C635CE559CD485AC67347A619D2A9CE6B9C7003000718C6B5B52B11883612ACE36352E66542AA96339AE27187578B31AC66A1A0CA46C635CC23080C731C3C238C406319CC66318CE10E32A53DFF7A0647F21105B1700031CC6632F6627DF4965D96BBEB77C58815ADED8CDB00ED9067600F6E1168D6DD581A2AE558D646E35D670E118E38A038CE4CEB200E31D0AD715DD606838C3858D6BF46BA59C631C715C661C6AF760E655271DD2AC394DE2CEB18D71D5198C73AAB0E6EFFC45F5CAA754D6731F12BE5C2B9023D4181DB6C5E0398F73400E64AB008D6A62BF43025595C54BB36139BFF79E02F5D1E5083E6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h701D8A8687901EEDB5B272B594376BAB2E6F39D39236C87015927F93920E2068EEE13D495A0D9F5B4A7EE9BA12FEEAEB653DBD0A40218F1D302EEBB2F4095FDC257FBC039785CC13F40ABB9972CD876533339A1B9898B0F8CFEB5EA15781311FD7023F9972F321FB9D9E6F34E5D174A1CFA4B969770EF8E2CA7411C095E0CD65CDF9590039143531DC5155E30CF64B8417106E79D1C7BF31EB7F5CD23E9AF23BDFCB59FB808E15C49EF00C2CC40E904CCACA97EA33C2335AD27CE9E1C0C2F5164A90D72F89D2EA517F3C2066E39521FA99941C26E6660924CA77B8802F896AE8D5221AAD44A89B0E1024023BC13E88D7441839936CF04A5FCBF12252FABB36BA;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hE1B75336C05F151C9BE98314DBD571AB9C8F35FFCE8524FBEA98F3EF150E0636AD381D0A118252C62AB6614DE217A8AC5869984B71CD021D380D9FF7D6A02768403601AEF64A98BA7F68F781018D1A34317BDB4BBFD213A8255953EE5DFF324421E39BC86EADCDBA1A825B9C4346F6EE64F653FCCE62351B6CE6613EE0B854EE6F94CBB580E144B7196A9996A763CA84A42E2B047E6D5D7F8A9442DCEC19E231D6A2FEA66BC37779EF969637C22CE93328D8C8E78975812206ED17033EF61B215F31A6647A29A4E3E4773106F521F8E0E14AF4DF6462A6CB67AFCA40FC9E1251BB72FCDF5038172459A52F8872FBF0B2546F4F9DB0C8B2290C57552B630A78F2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h0C10AECA0AE49B6358C638C2EC1C8D230731AE4EB1C1C471C619D0B2BBBDA7CC31D68542A342A6875771DE737DB42563218777F2B5718E407114AD28D15C7C761C741BD35D63146211C863181C463598C4694B6BB0398630628C63B886627A26D64E072835F5395328F1B6731438989A089C1B6CC19ECEE8A191CF13ED5770F573D7A1DAF61523B418087EFD3BA30AC64865E6BDA4C1493E6FB456759B594595DE743053A1F918CD0591428CEA7E59A028F616C8540387DA28D1595BD0090475233FDC438B85042A63E9E69086E5B9C0E47DF06F44FE7B1D25060E9C91BFBC2FABCC9CADC5743212ECDFA44716A8932415B6540DD6A582777C3AD8910BBABEC1;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h1D65EA488C3467241C4CE721EA93FBBF260C1A3331641D08B9937416E6CD60C842161C238C67342EDDE8DE0C70475A1D5998A6E94466355E55ABA1C4DAD538CE3187CC3303B529E55A1D06275142AA32E5AB018E4E5601E3A13438B44216D35A14F98078A84AE076B988D6B82AD6632F7B6A02C788D5E1C43001C2AC5C21F302ACC635818D53800E03C71A1D277AA9F63C2560332190E07953AD2C26776224CA61C687FB0B010BD1B39F0F686742CE21527AA5560DEB4234804DA3E6969A3573A397791FDA7345B7548A0E5508BC351559393BC3113F1F9835039A3FA12EFF520EBC214B08979AA09B2E49D86192E583105AC58AC2DCE378AEB62B8D01B84C5B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hC744828C8FFEE32AE402E4EFB6A632BB3B73172D6D2404CB228AAC2C69409BAF069F17A758B262A140F64C8E4E407F131B4322310D2245A84AA8C540DBEB13F01E1EA0710E18C0E718D59693AD31E3EFD80A2C2B626DB15DDB112514A3435E1EF6952693B1EFE63B846C2A82D8F894B5AFEC5806F4EAA893DBBC38955CA7031A20B0B49740974F88157C046336880CBCC36DC1BA1C637824F4D28819819E875CB08A54E013FD85BBEC967B06A2942988DD10EAB1DBD20C60BCFBF6941FC660AFACC16697EF74D6D6377F2ABE440E7E5FBB3E11315B750190B159FA0B8E0F19D668422604015BE8413B398D6635DD66559706B3BAA6DEE54E6A98C1D7B37FB6B1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h154E3E01C3A9C524638E119D99CF4C63198AA9F2213B7BC82D54E1D6B1AC0FDF6858B5DA5BCE74C7018CC0EF4C6B1C18F004EA0C1F65E9AC653588CAB954A43B6A0AD6782E830DA167BC0367C54FE7768A54C79FEAAC4355195B2191F28FBC49923B5B43FE3275BF4A5D9EFF1E361EDDD21AA25374B67F9BC0A197A416C22E1E67BF83DC1B66D2A63465D704BDA1F23C69F1063D3FBF281E4B7473874FF6A16E843264AFC18D5205093A8F91CE36706DFFCB942533AD335E92F242BA150C44A0F92FD2D930E6F150D479910B7F51C1982DA17503112DB58275407E8F671C87ACEAE801B0B1C89A79AB5D72838E62071AB5701AF1700619BCAA3EDF5FB74E8AB4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hF9A4E98FC267AB884F115E97A7C9CFF8117198FF20C0679B3A2DEA751FACE1B2677FBD13B45FDB1C46D36DB80519512D7522BCE00921A0DC02F12EB87FAB3EFE24B9A68876EB110D574F196E80297B3DDA00464EBB32082A616C09E2E19E161B076586A4CA13A1A62F7EF9A2AA20B22A5F5A685673A2B902F7FFF0973E08A7A806F5A62357BB962A8CEF864EA1771D47E80B1980C662E4ADD8E186303018E4D2B7B0A4236AA153199AA6330F4FF1A61E0718D6341C01DDEA21C0634216232F16A9845D446318E6C40C60288E318CF958DF89EF6BB21318E060C74696A9C7E21729C38D238E0381C618C71DB1876C694AC8FF42FB79EF6CE68588C672000002E6;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hCCB8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'hF602977D728D228909130996FDB1A6BC1558C6B6F3928C6B50D01F494410059E9454E0AD0E6326D290A1E33678D07BD5C034E8C7C4E9BE6B2481446824C59B7FFA1A0DAF74D21C2347AE44CA2D4F72A724B4635287F543877D3345EFC75E95D80D15BB341160A2D41E3FDB142C530C868B55F8023E9068530AC953C54160ACF899B5850F31CF0BDFABFF8051CB823121C7F34BC24FBE20CB3BAEA009F872D19E02046E772259ACB823CCA544B119A50C8BCA360B61C5ED4394EAD7B5854BD8F27C94A7B0F33DD66A80B10D1B86F5A6A3065BF5253C3CC48F0069553BCA96AF7469DB0FA8F53FBD19EB23433C305DD594914AC4E25359D7A83C56289EDC6E9337;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'hE80272D322414AFD90B029E81CF15FA4CC15D16E2183A760F8B9F35A16F84335475B5014A6F2C96581F2048EC821D05FBE3A586E805A64D7B44CA4DE8423547129AA15A937CBAD9959616BC27FBB9135B4739AF755180178036FC243B2D558D08A627A634F726FBCDB4C834D9FF0EC4DE979092BCFB3B67C25866C3E106254E6A872B036EEEECF00033E4875D72A680BD01773730696672C68AF21472885375CB5E659E4DA7366B5C4EFE0ADB737764D7C2469C0CF37E766B27FAAB22996BD078C026A6537A493865B5C203E2B2C3618F69BC8DA6957D8CC4B9AD370DA729552EB3CB9DEEC48B630C9CC0D43726A085B2E8B52D0561F8680B9BD5D6C034B4927;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h9367090E2D9A5E82D9BC7B03EAC0634BCCF2C9283B2BE6E1E3079F07EF20815633B4DAA75F81F98988C5E780B9FA1E73FF6C00745391D4F2C0796179BE36022B8CF0C00C5C14BEFCEE28A6490C398A96C6BB6907558CC2ECBF82A554C6FE099F311500B9A8F9CC645CD34187579AF5D9C7093B4517FCB0569FCDA205A4C98ACE88B357E561C797D29685CEBAFE88021A52154D027E554CAFA14A5582C3320DFCA77E533A16BC8B9DE901FEA89D3B12427461326FE5E0BD3260CD760318F254DF9C041A8FF2B9386164A8247C0CD1654AB2D8FC02ED8121C1F511746133966A01B585A2483DDF21A059D5066AA9D15E41B35A41A6E8EE8F152E3CB1E5E75A3019;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h57C924F54744764361ACF7805E7A4FAC75075B89C0E31C18DB18E1CFD59AEC6233ECC06B29A96B038C631C387318E318E2388CA7F1A16B1C1AE47389CC6B39F2B1C031A1CE58E0C7183B15F87863ADB18C46308C63A738E758D7107083870388C518C713A31198D768D718C21C21B5F7F5B39CECD55BC3EBA45EA91CAEB05330B8337237D30DDF8EF1BECC3447C53651A293DBF0F02F2FD8F3AF5D3E0C5ACC6C05E9FB3CB10F6765498607BE48A7CB0E9C619E462F69E9C89A66F8400AF7FF91F8F7A4AEF384CB2F46E498BED58DDBFE04624D864F2B1B60E035DC62AA1A88869D5553C05B6DCC65107B252502ACAB318D4B818CA238C31DC7DD9DE7118E31CD;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19~portadataout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hE2CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~7 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~7_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27_combout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.datab(\inst|memoInt|fetchReset~0_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~7 .lut_mask = 16'h88C0;
defparam \inst|memoInt|ftMem|dataOut~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \inst|memoInt|ftMem|dataOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[3] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \inst|memoInt|finalPosition~7 (
// Equation(s):
// \inst|memoInt|finalPosition~7_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [3])

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|dataOut [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~7 .lut_mask = 16'h5050;
defparam \inst|memoInt|finalPosition~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N7
dffeas \inst|memoInt|initialPosition[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[3] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \inst|memoInt|addr[3]~2 (
// Equation(s):
// \inst|memoInt|addr[3]~2_combout  = (\inst|memoInt|state.SET_BEGINNING~q  & \inst|memoInt|Add0~6_combout )

	.dataa(\inst|memoInt|state.SET_BEGINNING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|Add0~6_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[3]~2 .lut_mask = 16'hAA00;
defparam \inst|memoInt|addr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \inst|memoInt|addr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr[3]~2_combout ),
	.asdata(\inst|memoInt|Add1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(\inst|memoInt|state.GET_ADDR~q ),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[3] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[3]~7 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[3]~7_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [3]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.00~q ),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [3]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[3]~7 .lut_mask = 16'h0C00;
defparam \inst|memoInt|ftMem|addrOut[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h9862B60CC87F5FA4318C4A58B820A46195D4EF50480E49FE0B9A318EC6CF9F807E89DABFFE55A6C262FF5740BA12BF64B2A6A466C6A88BDCE2CE34EA2AF3FE4969742DD56AB70D1B774CBBF9C2914212E74725A477482D69B95FC34D82FDD92CDDB3928837787BAC4CE16E186D51BDDE7B0E7D5795FAAD886A850ED92C85F6C63AA1CC45AD158051D00D477793B1EAAD58BF6973873CA1ED0D40A0C5F22D9250AB36A7795F0ACC01CC57F334ED186C1E7B480BC9A6FF95EBE2C3E9BBCC55826F97AB88E1E7F830168EEB40C316563483BE32882A9DA149E22563106DA7E5CC5346AAA708D8612AE0442646E17477EFC446250004414C04A61B4F12AE668B62B9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'hA7BF876DB81471816F6D1A1464E3F07A0B1BFB3899E0C16286765152230D3B6EADAAA998169CDC8977D0E81FF4C1111193C885C96D3AC51E9D9DA5A1F88A274E59CD470F75D45E63C0B2256C636EE923319935F9D2795151E60AB6F519A71B5807C52E4FB8750400EFF59B2A1A19ABBD5D4ADFECA311AF66C49FAD31DC4C3F47E4A3D909EFB69B14EB7A0E60462894DC865471B31F89C99F60E46AADDEFF6CEF828843AC26DF940E8A0D5B8946A042E920E336D7809D1F969D93630B838731403F15ECE096710B5CDF99C3E4746928EC8E7735071E34CAAEF64C70517AB5CB5081E3DF4AC642BA47D18368CB87B682FC887FBBC129A3B85BBEF18CEB96FC36BF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h3085E7D33CD04BEB3D93FAA970AA3091117942D379E873E1CCA9C833A88ADC0E8EBA746846C5B8984164B648C6E99ED53690313D188051A0B2D9639C37B6C43FB17E0310D6E419EFC0001113969CA6300103128867A7748883D05A8422824ABB6164C503E13A6F86A9061CFF4A28BF8B1A233099E8D88DB0A2630725342CDC044496FBC02501AD2CC5594B0F535C3E3F08CDC93010720D030ECFB6AD4205BAF0D0019C89300D6063E94B966740AA8A4080B9FD99D97E564218883F86717C158B9A7D3CCDCB18C1A44AE16F9134A1F06BC71EEBC68D4B151F872D06E96285D5FA510382C9F7F2462904AC55B8C5040CD63B31A7087824B32B4D0B90EA30903241;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'hFE5399A50606AACE95728482AD001CC8C90B8FECC8D27C28E5D82E03F40423D82C05F4EAF7F216BA4D911008A166AC0E1616EF47B24E478F28BB67065E4CC5DE08B18BEB795AD002B23831578FBE09FF8DA5AB1DED34E631F17C062BDAC45CAB88B23D883731F5B54971478EFE427DFAB19DD1DC5C136F4282016E76A8D3D5BB984D1FE87504582CCB02AE50F388C21C984DF8F00AAD2C7578603E5A104FC1BDD924593463235D1B2AE41C0806804604EDFDBEE01DB6C78E293290ABA0372545B26B3969A8C93C6BDF43BB09BE7F9940C9D377751ECB2349583457E2295E12546ED41B7DEE4805CBAC78AE1A73FE0D34EEE5F3F2DBC5A89F8DBDA7050FE050E8;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'hB5067E69F484039CFDD2572AE8D1055D89A21C4171CF19B6FAED93D5BB8C1C753BE6A9C32855C0BB652FDF7D6EE0EA8E1CF561AFB91D3FCB47FD2188A7EFC81943F6DAC7979DA8F811D3A19BD35DF7691CD359D0FD0D2E3D46B76D084BC92B9E8268CD8710D894158743D15DB27136005CF82B9F10BA72CF754AFEFEC43B8561DC63CF683D32675F71660B195FD6B7F79B26A8A6CFD588DC0FF8FE85C9629BF6E0B227595890390B4C142AA835B4017050CF3163100F3CADFB71945833AA93C47797F61077ECB35BDAB7BEDCE8789EE15F04FFDE63BABFCDC6796506BDB72773CCE3639804C65DA59EA8200DD72DA082A3D122AAF96AD8ED8F465F0980ABCA03;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h3373F62B2D8D0AA264D61102CC0B809748256CE74A1968442B46E45CB6E279F3CCB4F056046A8AFA0530EDBD0C4BB87148FC209130D25B4C31498161A422807F98CA4279DA80964D6BA65621DA9A5C3128908FEC1704AE1F8FE410F1004659D6C40DF7BC6CFB67742B0A0CC689038D3CF2993F3E11ED422D3C7B37AE7B9C98AFD65638E5F4F29B141B171CE38B24D9313EDD5348AFE5A853F2F9113FF251B5E065E8F2F1912921D51D40F0E6FD0902C2710BD4FBA2C55BD8B0E3F16183F4DBC770C2ABF1832EDB3148EC264F3206130323A63CF06BCDA60A22333D8EE6D67D06E4BB7C8A91402C57F1F84843EC46257645692FB47E80CD44D30E4C1F2A89D0AD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h6E6340BB0F247DE38634F6EDEFA2BE388352320D0D1AC94AE327DBAD02F2DA00AAE13B7A0ECC55DD222B74090FCE7529881986DD1495586551E6D96D111E939110E1DE1A8007AADA3FE025D455C86FB0BC92A5956E599F052E4E08FA0B373CBA1CDFC83E2DD451C33B5C6B110964054B202912E5092288052490EA69F4AC1F1C14524B61E8E954AB97AA320B89741D4EA2E89AB2888E9DB22499AE67B369D19D7D3A5FAD900E27FD6A4519A22CA1099E5D9E9C24313D83852923A34A8BDABEED769D4546389641924887AD21E8C813E00D3DD7F3284BD9016E2D44163ACC23ADA2C9BD1B31C93A23CFFDEE8F966ACCEC686A6314DC4C9023B8B5972D80C15436;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h232B61B6B673403C06B82C608353C2E64868044BA3B44BE5ECE1042071AA4E9A4B3924C42AF51E8DE650598911076A9861C21807B5E45B86E3251E72C46381B63A6A9EFCAAE5AA6870CB156E08E59A152E237E75F2A4C03806593948EB6E50BA7C4D848E07FFA931F4F04DA9B07DBC4B932E3ABABB039FFC4E23F00901C4B6566EF4195BA2BC59F43E357790118354AC5A507B1BFB3294EF7E0676D9835D834055A0CE97028A1C55CFD64D83B0ECEBD5A96AA44E5AF9348E151C1CDC7FC23B5934BDBC40D6B81C6BDC9066031E0EE95643496AC15B320DBECC942599D90450CAA7781478AC7EA6B67DDD881CE6C2F1F2166FD8632A69CADC48D64F654790FD6F;
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'hB7EBAB61538DB071C7B8AAFE7D45010B14367E1A97300D3F67C2A6811ED3273EE137FCC722CB99F32A95B9540D8BEEA4D650A36E316CA43D2192B26493AD8244F3B6EFE474B0DC607ED750834CF97194144254D1D4DDF0726AA5ABD71B1194D4F5271E2D95FD0C87EE5F70967B3A4AB226D3194620A4792B40182353BF003B30573FE5AE061BC53C0891058372B0852F2F3CCA919064D64762411FBAD1F272CC13E4D6B9A0C2971A644D60A82F7FAC8A5224AAA84353127392E48C854473E95F852FB36A4F1AC12A6652BF081A87EF9D4E6C1D9B4B10347CE39B0E62C90AAE81B3EBF8D32D393AE23FC7FB5FFD7ABF5D07BA97D8246B640BEAC43EAFBE6C9C6F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h798B528CCD13613F989AD7CF3E20217F682CE6F4B9F226253DFE0A0D7C3188CC5E877F71EB8500E6023F28C7281CF9A48CCEFB7C6469597F26AC8E04EEC47FA06BABACEFDD6643C9C704ADCCE1869D7FDAC423BDE4A7756BC6399EDE3AF6377CFB60C454ECBBB97D5402AFC7B66E5C7C1E0C309D24EC19503C0984E5CDFDECBCDFE0393BA3988409FA7AD93768B426048FCBF6F936332305D700D3E7946FBCC3F7499D5E83D3AAEB83EF0F2CE903F150166CE12E519F250153F34B678875E261F1EEF66158003BD84D7B23E36A505ECDF4C8191F61691BA2F2D6182651F51AE9812598DE9E4BC692DBF56ED3C0BE201E5F2E3C8098E2C4E701BC49E8722534D4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h06C46B8D4EA08F4339600A74232E83E474E3F2DE3EB32C410388882A8055E915E41D01BA5843118A9ADB4B1E665C9DA067103CBFEF07CE78EC0A803F1D86EA13AC2BE541BE595904E86E76C9D66E09E3DF51FFD086CE08AF7E7C253204818B2035D2A25038090A8B9FDF241541CDA45940E4BA89D3E4DE22D70041018AF13298497E5674283962B99F83300B15ACFFABA8391AC269736F7E070EABD0C3B165FA209294E43865C73F1239DBA9EB1913E1AB53BA01B822B36E189847DCD5549B005E3896A129B4ED8785EBCBD41D17D734E70DBE8B1B33CCD6191921D38B228A3ADA38F316EE4264E03EE73D1CB0C255204C7120B8714BDF8CC5AFC78FE606E677;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h6C9F8445AA7E4A71F5FA10C1EF88E3514E1495490EAB5A1772B7C71FFD6BF19B1011021F625FADAAEBFADA586965560A3F7C3730C5859F40CA77510E74D58F0F558A0A94371016F1E2A5A74557681DB6E1775FD98D80942BC466CEAA12152A166063EBD6E3ED480D291D96963417951AF90DABB513CC157CC4F78E3ABCAC53EB1D7F3FC101D795E2F609DFB2163EA0831DC92043436B2D36698E61DF26B6174AB66052F736DB1226195309BA62F491E17CC18E3E66DA742866C723EA42D40578E2B8351677EC810A50FA4335019C8160E29C2DC44E200ACCC2A20451BD0A05240451577BEABEA87E0AC327D2252E0AB59D48BB904F11EBA481DCA7A5D7A88A22;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N30
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hFC0A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h5F82CE650F6B4C9CBF06ECF3179023440921F857DEF3393D36D32C6B18C4B004B86644CED408E2E2D16C87F5C0017E69960D30322DA291A1B905F6DABCF9B835B949EE317750D115C07BC777423745392F8DBD171DA6653B8A99A6004640E7BD4665957D3E60AD8AE9CF8C4D8CA1C58307A8A86E8A6829ACCC56116F0121B5D65204AD0E1AA302F527EF825C98BD708007D1F193CDBF4001BE6C777EC152D914391F30E8AAA75ACA55761CA482544EA4840211149FEE8DD1B1A9EDB084027DE980569B4292C63FC858380BE76840942F74920C7FB2ECC4DD004230857FA3E4A64C96034FF43AFF0AD36A0038073BA06AB85EACD0BB58B441A19C8AF6B7DB7216;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'hB1693E303B63712C3ACDCA1519A055FB39E41A0CA174A02F40DA7BA5D52259BE0BECD41D447D145EF4DFD3BAD63C90FE435C141FDCC6F4FA3B951680EAD097B0E4F75C7E3EC8556168C623D2D08564E9461C69EC513B98533069A11EC2043AD89E9E7D5B67775D8B2B9ED5CFFA5FD548D45647B14BC217AE2C5FF0278E38A4742B6B30F54C524151006FE40D1E7CCAB51301AB0C60A1AA603C4714387A829A10B33EF64351B49A7F6F1B72D616D7E904840C47CBC22CBDD59F72D84FE6035526FC09268B91BCEA8EB31D188C0C5D47025E2EAD2B4C0D5A5F460CFDCA50C8435BCCCBF190294C571E1C2A3CA3CD36F462FFF139B2B989911F1C3448502DE6A5A6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h34FD7E66C4BB171067838F1EE548F02EE1E5203921F62D00FE3A7EFF523C3E1129F16216AE8B9D72C37B9283A48A2123427898CED849360B91C57199585051E462B69C679D3BE101030484FD583AF09858A575E7D33847EB9EED3A52947F9294EBC6145048EB9A66D00D44BBD4E17EB6105E893FD363DA067C975B111021F123D1F8BA88627C1020B8054C1B2E68DC60A1E00E7CD4E12322992B8987C0A7CDD733C25105C455469778F079C1556480889149B54AC163FFA9F658058E6A176B8B1AF968A0FEDC6AD4CE07B43DFF5BB55CCC43DF24FAC7DE8EAFA11730A75B46907FB9D9B9626A5F53FC1AD23A1D2AC8FF7E11543DE231C1D0A65536C61571977B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h9518ED37604FDE61074B96521C789C50D6669242EC7121737E1B9696532A32EA72DD7B37B2D41FAD5BABBB2B5D3C9A711E450E3052CE2C11803D4C67D09D2BAE05E74F14E95DD449114477BF18C5FBFC0B2262F498732AB167D6C52ADA38B6539F7117BD61C396D51B9B463CE0EB5C965C8E96A704B0BF9E0A1D37F62D6E1C625BAD490B4A2D9B28184D003732B4A50DF6339D3D366DD2E1417F746AA3BB03F4E1A931026F57251037BB22989F093283584A0CE0DFB09366475B72062B473CC5067B029DEEDDFA125D6BF10AB93C292AB5EE97874E0CA3F7F44F6507C6BF9812F5217C0D4FAB5188CF6AB97912E3F7CD2A33F724C43E7C74C318DBF33B718DB1;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114~portadataout )) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ))))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hDAD0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h1C98D962FA63B96A754D37095D524E9E2426001193A228ADC31BB70C10AB81297445B23A4EDF322504BC6E6EF834E4A1ED73CE23CE9D20199FF69D33B2895D5D1E7AFDC047541F80502E9986CE5CC2C149AB02668A674CFD8FE740C78B7377C97750D857E797741592A2439650B2620099895AB073F52F9CEDF163F036F275B99792B8E12400F0C93B6DAC04F5CDAF9EC1B46C662AA921E9C707E8C4EEEA34B555E5D917ABAAD0911B9BCDF5153FB1AD86AF929B09010DB17D670F4A069A7D459FF3EEADA7F9AC630882AD242C4C96A02910CDB5798E97D83015AE399FA30181216F2699B9F514273F30B015C5B2C39943B8C341C659BAB0380CB77099D10FD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h0810DF6ABDD83931ED34BDF6CF618CE43B3D05A852A57198B5291ADE00F1F2DB749C43082D16790E07D1B2E2A14BDF9C08F58BB0DF62684DCE40C73E39D4DA829066903E3E9241DE313A899CEF813B74F23C17572C8F25765C1478AFB61521789A726EE7546102F229C926AA95307DE37DE7D9E1FD9630F663311578A18E79F31C9FA0C6C3741331B11896D174E032B57048A54B4E0A90302CA3CEAF30F5B81B060AE72673E1294EDFB626754B0117D4192240E5818BA4FE7DAA701B7BE2B9F4FD6A31C93A2361A4B5E755E503D01A7BBBD2340ED27392DDCEED91D9C0C320675E3C5AE9C1D83641C1A8DF3B594301350FE15B4294D2B32C47A1A97B43E96B34;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h25BADCFFDA3D096419A121FAB3CFA4A348E9C4CB8B630FD3C4B3A83EB97412233872F46AE764BBE5A096FB0EDBD7E12414945BD33AB4B64B48480D2A7DECB5FDFC0717EA0D3DF950EF9E424BEBB8B485925A8C9928728C5820A83E8B0C225531882A9A15067A7C3C28995836E627F27AE42F7D6ECFD5E2428F857E7C0DEBED9166827167D2D5820EAB26E97197805E274B54E894A5DB609AA3377A558460111DE41086831703ECF6E7797080813DE0261B8C949995C83F0445D75E6EEF608812A6ADB024AD92E5B657750D21ACB04A6D2DB05928536FAC7AAE51BD0A17AEA17D7A55445D7ABCF1C76B970B17BD51C087AD294A752B0E49BCACDB86C290B1D736;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hA5373BC717B7BB25F840D078891A2CA7A76B7AC54D0B0FFB6A7BE95AD5298D29DB8890AFBCDD47CAA48445A9067F512FA349E21D2DA4061D5CBC184474C6DC69DDEC672A89DF1EEC403456D973287EF9BB7EC78B205E6D47F2D1414A57A77028142C9816280EB2AA639812D6FA4DCFCB551C7E55DDF54B067F4139FB871711DAC548E2721EDB70CB131CD5CE53D15B6A2BF69EEEBE1129FAC7674B72D207220719942EE1537F92F1DBB1EDF44A434A8E2E2736294E110B3A208F9AC562882C1137B3E07E034A820DC7B632FF9470EF089EE817E993C68E5EEB075F01CC46889FA6D27C8BBB29D5B3BBA118543826583B3154156AD7BDCA1724303432099EEF04;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'hDC0D1763AB8873B1BEDE77D77349A523FA03AB68CDF838802BC0BFD78E631D945A1380B255A4C6F382FD347F2EFEAD3B4519882A3F4253CC5E2221E351969888902C383930CE872425D1EF7700C784A691FEE7B567843070C8F60E825E493066862225F8620BFA66BC71AA85BA096FAD0FCB501CFF8880A662F2A6DF6F15EB65C82D59FF22CA0BE06BDDCBE3ABF216946803768D193AFA83A9367DE06B64748272F934C067B12D3C54BE7EF456F544FFE08B39DC994763E0A1C208ACAA8CF23E2458070B4DCF1AB2B731260519ADA73494CFDAF9EB88BB1E2443F676EE09002CFEB89FB9A226FCF264924A89DA46D28DBA7B07F3E439D30F6174824BFD8105B4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'hFD58D02423004DC073CE03172114A312520C00FB237689CB6A2D6A65912E0FD8E73E7E823A1D9E51A124D4A19849B1D383D7EE31CDCDFB09CFE95636E8916343F8E08154F12FD3C38E73B2AC9F7497004F754C6313E444F8FE52AC5CBBE22523D4B2BB4DC0114D3DA4E8F04C0A8E50E059699F19DFF144F36DD74EDB3945728B09EE10A5DD30ADA283EDEB53CAFFF3CE3242272947D2ACC97E6E30C491AC42AC6E8F43A7307C85EAE07695D884C2AA02E8F3FAA80DF6F05365BC9B7A465C0E700A66C9AC2C68F590E3A3E020856DF85E1D6F00A50F22368C4CBB77CD5711E144999A93F6703ACD80D64040B57DB3EDFFD1E354481D64ADF6BDADF9F2A2418C4C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'hEF5DFA04BFE6D14B7B55960C737C63D4C72D18BB954CF44572FE96FC02B747EDD627B0C05C1DFC92AD440E38A0ACBB55C97A4BF3F08C930BD4B01E244C90E41F020E636A3CA66C8C08ABA00D11E0F5CD7DD37855DC86A55CD192C1043E093E9B9255FD922704C9EDF0BCD230D19A7D242F8B61E4B09CC9E283AA493D67F8F680060FC460091FDA76E6A95BBD315E29DB965A923DCA1F9C5929F3ACC7D03654BE777C8F82A5BACF23E69115416230D481EAA5A900A5C3B1D25AF626A4BD585EBCBA344A44DB7FCC5E7012AC20EFA3CAC094FE9A27A019FB8DB088B39D3AB9277FE37C94DC30DE3D5366E68145136D0B10FF6A6C2DCCBB989DD49F8D24E263881D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h48208EB76D7AFBEDC317F7221112AC9CE39FCAE9C0BB7098004AE57A6898AF0216849001FF1480422F0B1C3B135AEB1ABAAEAFCD270C1C5401A4DEE949602F5471C030CD292220D718ED7B227B4E0005AC42868960D73BA59A2D127483870AEA9FDAD448D9D79B8DB20DCA1A1C21B7AFF0E4F72C364BDB4355D36D0DFA277814631CC3736F313BB9ACE3358ADB7F44C00D88A4228F39E532737B67634EC7C4F32D64E369650B024BD00A52F794610FCDC2E439A39A63906896803C92E22345F7D3E8508642FB9DAB1D3D505056DCCFE22B7F4288FDCAA18124854BADF8528891C103B744A97F71A59D158A5E43C7F0E723A480E7CA68D875724436BDD1AAB568;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hE77A907801C58287C99407008E7A93C8BF5DAC6837BF8F6BA32413D8F4FCD9645F4A60F7500300055A1840DA5851AAEEA75DBB6829B66E9B772386D1B25C30E5B1E40164544E253DD48379A8680D12753CAEAC400F59ED66A42DB123BF4A45F67F83E53B1AC654F000B44D663F908A509E49E4FD6135825A080EF73B21810AA6FC6DAD8AB83C1EBD8682C0F5B38262F0E336646E918EBBC8EECEA5B07B0AB726DAD79560B082A168326069B30A8172B1DC13566D50CF10CE66893136FC1AFA16F0B0422954E59B9DEC734A6334ED2ED2DD5EC02DE79456E8453629DA0F01F204139853BBB231A4E42526D9618346EAE9E1AE36F25027690494FFC28A97F8B2CD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'hAE6BB61C25F788DCCA0D7371FA6BCE0763D3454DB77F76ABDDDBAC05F2FA112237786E068F724AF1DC76252DFBB7736C12CCA7942EAC67A4356B1C55C9B18114B08879CA494C49515087385D5DA34D278ECA315E482BFDD2AED7E6C4EBA032FDAB652565384D4A0A514B37C4B3BC686735FF20A03B6947FFC8FB143218CC6F419EAFDBBC46982483BCB323BB561B8B25D618D0117E29AA5D91C269BF859387DF1C0B68413C18E9750CDBCA2E4AA5359D993AC95450AFD032D9CA14A032AAEE02BB5412EFC85EB7339277BE7A0A50CEBE47315AD8865FC1012756207592128FC119CA410150DEC060C4D954E2D852216DBB6DE30EAEC01E08872919D979A1BFD6;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hCE785B1A605269018439F997AC36CE824E3E44FE8E821689B2AA88B7D7AA4F987B3881F66BC3BBFC74A8EC2DC9C12FA45474D0A2E92AB133972AE39D28E479FE1E3B8DB173A797DD2EBCBF68F9FB95A852B684713B98723EF19DA2F7E844F8A55627C865B7948E41C01EF5733027CF714C730A3E11309870229875730D48D1C2DF2FE330D1D4532276D270EE20EA435351E9FB39CBDE656A038A226974175927EEB2C2AB938AD47EA0E146DCC1849E0C3F44AFDF56DB908A72BABC2E287E1565011DDFA06A39CEEED9958EC813610D1BA0BBA155DF64A730345CF02B5B8C022C7E207DB39286CBDDB5638C9F43A5E141D602A91C71D4D96583850A4EDAC240B4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h520AFD68C17692C9821EE3D484126A9E9D04C24F71CF45C750CB761FD227554CB16332E1CB99FE343D9D1042F30DCA192585C75346553A48717FF6F6679557501DD9826336084F22D14B08581F5098921532D5D6108C323379E70FB8B64D7DA4AD4A8575AB22A4BFF0F183D779AA17C003BC3F4DAF41C4212F4DF15CFB439BEBF0CD07DEA3B05EDCABAA0F57F3850A4546C208414B4FFAB87D15A876C895FE298202BD3E6D468F29C7F1F5753BFC9CBE9A68CE8C86B1AB4394D0D0A8E4338B64BC651CACB794ED73A3FBEB4E47D801DE05254295B1B1300C14040FD8776CC299AED752D91EC8E2A93E1CCDAC327A98BF16E9FB756672EC48FDD1BF4444D12001;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h84B7455927B3C379ED172F43CCFEAA32EEB6B241AA0EEFBD5457CD2C728880D39ECCDC23AF75BFBA8732DE0C504580D09993FC3FF5069E2BE8161772040F3ECB87B7C99302DA45FEE7C670D52799F283AAD105A3E8E0C13BA485ABC21BC7603CCA29807BD315A316688800683067C9F9FE9AAB17BE132D75B001D9193D8D5B09C1908821A387806A8257C4D1D7CDDF40958A08331C6ED3A7DB0BB9CE17ADD61F5532FBE1DB5C9FB049A1C3CE80BF782D3562E5CC0AE257DF928C1AC575CCF493D22075D95A03F554CAFCB9F041D4FA94C11CC2C6970F1651C5A0EA855121ABF9E6919AE480CA8E41A0CA4B03652BB91E6AFA3F6C354FAB7A712B5F8605B9D1D2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hA85D78B6595FB8DDF5022A39A972CB218A1DDE7F0783582562CAE0B9E1C26C89A2E68CD968432BAECF820CA79A26B4BF235285BCBFEBE121CD8C0963CF83F20647528495F71FEE1CA29DB3E0BCCECDDB714DA3738C8F8D26B4A50419EB0BDBECBBB690AFEF55052F46F8C98AE4EB6785BA45B4FA22E8CEF89A04AEEEF56D44036B5D66661E52F633AB10E14F06AEB35595251FB2E1E10FB4BD268358594BFD2D4F85EECB7BFA8AD1B5716D616EF38186EB653938B82594D7BD82504D4042892423E9CACC36862F73E9E778BA4CA27112CD5699466C99DB9D5B8FE7E4EAE94F6E73C3DE77BCAF988E6869A66E835626EE796C72D17376224BC5F8472266EA2861;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h527B9E41CA05F09468EAD1B2AA5319EBD93D5F44AD2DC8D0F03A216C64710A1CA2AC73E6A269439DC5AE968F99165C13901FBC11B53BE701339828FC4FBE512E9D50E07A9110E4E3F4D4C901EACAEEF40B3D7863A2883D51B2FE6319B8D061581C5E65FA5953DA191C7A263A1BC1103B87EC0F465709B1BB79E09BF81276B0275105F8F8BBCEEE5CA180A5DEAC775E588E42498DE770B0BFC532EE5A0EF9EB5FE2E03E223E7DC25B141FB832515ABAB5885A02A334140A05D463286123F66A525FA244D48D3BA1D1011FEA8D0DDFF580D59000B64DA439BA20C18F00735F6F9CC4AD0DF0BB79D275570290F4DC67B9F6D87CB4779E273608B23E2A2B73B1F4CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h2F18C3C2A3969806F49F5216C9FFCD1C1089746D055153E25E394930480E4ACD46F39439682FC47642A7FC0D766BD67B398AD37DD069AB21E812D805DFAAE7F60B660841AB41233FD36EFD46D3224CB8980898F57F4CB726109680D7776ED4C848F5C33C1508AA9FB02BB975D1A541E4421891111FB4E4CD3E01E1E851C2C79825320BAA276F39F0193B027DB428BCC47F7B5830D66D89D76221B2B43013A21F5CECDFBAC46CBF5999F698AECB241612044E208214010734F9C108DF98A3F979D9B534F46318B41C056090B8358CA2C2D4BB07D212D353A860DDDD4C5D77E2CC45DA20AE2A0381C6D8DC7031B401329474A2F84E0A6059BF300A72D2000002DC;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N20
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'hF388;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~6 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~6_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23_combout )))))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~6 .lut_mask = 16'h8A80;
defparam \inst|memoInt|ftMem|dataOut~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N5
dffeas \inst|memoInt|ftMem|dataOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[2] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \inst|memoInt|finalPosition~6 (
// Equation(s):
// \inst|memoInt|finalPosition~6_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(\inst|memoInt|ftMem|dataOut [2]),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~6 .lut_mask = 16'h0F00;
defparam \inst|memoInt|finalPosition~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N5
dffeas \inst|memoInt|initialPosition[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[2] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \inst|memoInt|addr[2]~1 (
// Equation(s):
// \inst|memoInt|addr[2]~1_combout  = (\inst|memoInt|state.SET_BEGINNING~q  & \inst|memoInt|Add0~4_combout )

	.dataa(\inst|memoInt|state.SET_BEGINNING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|Add0~4_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[2]~1 .lut_mask = 16'hAA00;
defparam \inst|memoInt|addr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N29
dffeas \inst|memoInt|addr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr[2]~1_combout ),
	.asdata(\inst|memoInt|Add1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(\inst|memoInt|state.GET_ADDR~q ),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[2] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[2]~6 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[2]~6_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [2]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.00~q ),
	.datac(\inst|memoInt|ftMem|state.END~q ),
	.datad(\inst|memoInt|addr [2]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[2]~6 .lut_mask = 16'h0C00;
defparam \inst|memoInt|ftMem|addrOut[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h60B354F3D2211CC5C34D2781CC16444F38A370651E8B93AA10D412C41499B1D8BD94A9B20F40F2E01F0187C5DDDC36ACE9EE7C9A252E43F35648977B47FB3ABC5D2BF636430C6809BD56EDFFD57F673FF4483563259CA0E9F1ABF03A315BF4DC9ADA99608AFD45A32023BE7642AFDBEBB0CD261BE77BDCE11C3E0597DAE319F03A9397AF8AA0EA2E83F31EB3849599F5354AD87DD7067A3BFC1D6816B7C696DA0CF7E5A5299D774F41C862636245693BAF80AF21DE162E470E66F44B57FD4F9D8A2A24689A003A5655D301C2C632E0D4FE06BD4522D2545F259BE81D1925B13C2202879961859A542AD729746657145C7D42976DD117FE80DD5F8B0E2E8090EE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h0300D96F7EFDA26CC9060A7DC906B5ED0FACBD6A70CCE78C97A660908F65E14BCD66EBBE7A03CE0CE4A92FB3C73D9E4F2280BACABE1367DE4B93AC3C82FDBFE1370F7B66B243893139594394E4D455BC17532C9F674102260E0CAE61A29001E5996988B8908C46236D98A9C2691936F6953E4A690E542F7066EBDC3782234A2FB4EDA1484E0585A54743FC473826F87098B23F366377933C365E016E34111B7C3231EBB9484CF9F4838066B6985598AA530A448C0BB0F83C29903C2A13AF06D88236F9B2DA3925109F25E72CBBFC978235E6750EA2BEFEE726ECE4A81BA3F23E646A79471B5F69DE63583444D6D772617684B601CE6A2F4F2E008AAE8EF25E9A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'hE02378AE925AEB36E89ECBC5628BFC8172B05AC1FFCEE9D0A8E3E91BCCF7A976E95F62DDCB446306B89FEC5BD6E45DAFDF3032FF93114E04D5116A8A3CF93F6A815796194A725E8F68D1833BBBCCEB3DFDDAC27FAE3CB2A17D50A06A51FED9227BDB70593CEB5214888CC5C46C15568E621F488B971697ADF8028EBD2C406884199F01007870F1BF0E508DDC571E3165D6A7A0A151B23E37F7220D7DBB2630AC56C268775621149F7BF66BAFFFDA5D9FA968264447078CA67B93349CB949047CB551BF7240F4C69EF93806C292140C57A4B79A5F87BC2DED73066FAB69B10719E9F65A2AA8F1F57C2AA4454E066F9B15C22D87E02448E2DBF9CD8FC79519EA3A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h72122585A4F1C5F90814BCF6AE1872CFC5D28EDC43CEE25A43491536A9C4BA1247BA617017949240A351A6FC216C22BBCDC38EC6EC0B82F4013F4EBE2C4178BFBA8891A0FD1BA5357505FE3BD97B72BF322C259581C6575D2A95E5B7782CAC5FC9D6F7AE883CECDCD3CD4833C66B0E027A7BA7C59AB67AB38903BCE7C5D7B730265056B6451FE10BF0D22151CBB361019E5EBE69320F567D490734A83A24D253CF6E63A555BD14960FF3BBF69560A342CE42CA9CC58F4AA43C132E6B2CDFF009C3B8ADB5757D0F2162F3839052ADB23CA84AE341FEFFEDF5B9B5213B53ADAA4003BB4E9ABE3AA66DFC1C20D582FB0AC5F238A8996C0AA543DBAD46A197021701;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h0A406B7B702165EDB5A8B91163C428C3DAF97F018C519BA726D4906A5975CDD5AFB260DDEA2BB2B9985EAC0EB9B5D78BED669725BDB11893694949FBD5A90A4DAED3E3D0487A86BF35CB9B3BDF86629E0BF77FFFBB2D5A101CF42EE388743CD5E7A2C15C4FFCC2DD0F5811E1488D36B6EAC806642DB7DBFC7F4ADC63D54FB5E726628C143ABEBCFEFC6BA497BE121E55AD1D5F9D76AE933286717346F5761E4680499D440E601583854D62E4BC4CC9AAD4EF6051D079C852BE84DADDB01D142F1D00BB2703D4C4EE87AE550D712CF6ADE7EFA59A36B0F68E34C40147E786E03EB02DFDDDF8BB4BEAC81AA7AA2380A1F200C841B8EC8013E1A99EFC4E9AA16488;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h2BABB615DC40424A9B82B22102BC14A4AD22909F00D0C1F82ECE94C53044472170CF3B1984B2A792FF706AF79E0D3CAB6A25BA2DA79ED08840306B4525AA46F38409DCD6CED2FA7B05B448BE04CE5ACF72820ED3C8ACAB72A63B41CFC60EA9E5B3C019DD6BAF870140E515E58BF4285B3EED84F309F37D21391C982CEDF6197C35903740FED56FC0E119A619FC78A0E16D21C81D118C9095EB2FCD76598F2EF9BB2AC60CE9F36F659CADFC0B588F72E79A2025935EE6ACB1F91188FA3F52117CC4D9D7154AB1B5C914DF1FA07D7BCCE33D6A4374D670ACCD5BFB4D1A7EF1108C61AEC4D2CB13E32224BD9474136B9FAA8D72F39D433CCBAE8D0126F48DAEA347;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h7121801837C8160D304DD77AAAA9143083ED7C17A19A870B81DD44E94DBCFE5F6E60601F18F14D4069800C334E9B9B61AD25FB2EA4941D6B117A0D27CFF6074D8528453F56C2C240932B0A0C823901AB82BF4557C6CDF7CBA5F9B30A8E0F2049E0CB4C325B6629D1F05E760A345B9B072D4F36639D6633DB502F3DDFEA653003BB3B9CA5180E8E7384FA1441B6B99121C7B3FD844E68B23FB44CC223AFABC73B6243067EC48CB459476444207551D4542D13DAFF747391B9E1B69338BC66A48A46D1B1D629CD8D573A33AF0A2C6A248091129EDC1946D060439586E4B9029BB8D589D21278185A69428903D176BD614200736A6DE9167C22E258E3141AD23986;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'hA37D034AD32CE5A99016368F8B3E812E44439BD169A21850ACA92424719FA89F4C988582CBD3346A22670FAA7907744B6D1AC8061934AC9A0B445F4B950E8086AFF04D1E648A13D3CA134A19083E3D559522E2A1EEC1E911537CB2504882ECD8FF86969539749B003B0B9A8A7F01DD224FD022E65E3D2E47252DB52D82C9C27629EA221FE57BB1B8CBDAA0C665B279C477C9E27327BC5E660A0C1E450A2D7CBF2F27E034D3064DC6C60E754F6E317AFB900E0D74B55B6FFD6D4244377DE4D767B11D685806E2046E4B5D78D60C5300C1A6A7128EFB3003AE063C408ABB414AE2D54225F82EC8456B41E0CAC4AEA47AB2D17D37F95464718388A6A5DA26268FDA;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N6
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hCBC8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'hF5CB8E37DB9467336CAE0D728197AB91D9BCF2FD1DA750630D904FD0D1E828BD572C21CAE4112A661517B25B4F7A6594FE4F917FBA40AF214E26A5517EE0933AC410FFCB9EC16318CC4359801687590678D7AF051E5DF60C06D1F2B0F2CB08310BF9C2CEA1C9D7BD39497E4C3C2A3247234D3D214D48B5CB792692CECFAB82BD10A0F0819B8BCA9A8F356B251B41E88BAEB664FE7249841C58CCDABAD1598AC02D8D143968D7A17774A8013FB6985B5C7477BED65961B8DAB1F4A5E03DDB79A1A15D0C2BD3B1ECDA7B0596330D9AFED0FAD475D4BB3B47785CE1D1B8A33D2B357AAB4C1F02E3B78F469BE9B45AEDA8FDA2087495F51EE50DFDBCEA311EF47286;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h3F9D5B2051582B72B37FF809BE4A2B1E330804E8024B8ACE4A9336597A4BAC8F38822DD6A2D3207D085A5CF2FCBA21040236E8974C38431F02715A624C38E6A5936B76DE43EB1B4704E2F77E673327E0EC458B6B6E8C92B5A74F8D05FF968122D162AC66838CF41124659D487DCD5BCB1896F7D119E91B7A30D0C2F77DFDA836EC8BF73B5A37F912D0313A43DB6FC0D4ADD7C831C12F45B9D0C506F8031598B7976538D5E70D1564190AEF6162384AA25260DBEDB08C3DB8C12227FFCA384FC0655DC8FEC236DF408282AA881ED2D86E087468652D46AE373BB5E47AFE3D861DF6310CFC9A210D2EE3F81097A4281E17AE97DEF8ADBCE0238546EB3B7263FC16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h73EDB94D219A686D9F7889A3918EE951624F45C1F5DCF28D2635B43EA4EB07AD481E68C6677D28D3DA94DEA063537BDA3735A2211A3FDD2CE953B59ECB65877881D8F12ABE7C8143FB0D6B9E7AB92FAABFD7E99369A84C8D8DD4E064F6679FBB4C925CAE7E654A4CF0B03D7566B25FD25C214FA2A83FFD8160260CD33E88242EADB14B88084F3E540EBC01CEFA78042EA779ACBD044A65EBD07B6040250769831C65F78A86096578F9EE1C75C0910726C2BD24020E06547E6C4CFA48F9090B22A568E512CF485EBCDF21FB523D615EFC4A9734856C2B14FC72F57C57FD6C40F378A19E929EBA430C4218A308D144CCEE89E44D27DFF2EBB4FA2620363847719D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h5E50DDDE450D9A589E145EA06B9B87D30C099CAD8C20B2BB5ACC2DA4E4AB32086669507FF15E0EFF951F5123505A4E8BF6422717F6CBA1F633CABB8A9C60C554F89336432713D3687C02A2F246D0B1F5FC8DC3E1E4505970DBB3CF18A8A23ACA14FF68852B78A918C4A73C51D2AE02657755F8D76859D152986F0B4D7477C07ED46A94F08DC41A31A1B94484B2A0D8167A43961D39D9D55FDDDCFE3023EFD2B4CC420EB16BE206C8806564A36518C504B7F50F267402D695216B1542F44127197E2091938A1567D265C3DF74F337AE5AF4726D2524907A6E5E21F92B9564EB1C220B29E3F2E053A33521059366BCF1A6AA612B09F6E074AFB94F91576BAD8FB8;
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h22EE6710EAD8EEDF09ACFA9EF7EE3C56B42CD9115057DC3651EA47E15A053653EB35C5D838088F85D96747D458D9DEDCD783BC092E8B15EC3A63E52D2D7846D74D3A6A7F147091134360F0D4FB496164A4F95B71177E1373FBC30EC070A2A41134229E5C3772AD8875A1DBBF3F2DC97CC85FEBB2B8A0BD5FE36794FBA9FBA4699AC668F250A0E3AFF44CDAD388C1B60DD64DF6CC6145E3EFA93F529E5581C37AAA081D26B99DFC20640B5D7431FEDB3DE6A51E1292BEA06584D3E703F243BE87A6B927E9547338F3BB3B0BBA3B6E28FFC5DB430942A113F708D6339C4FAB2B2554C3FE18C65248CACE040639052629B4DA44FE30B2513721C4A708BBB525744E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h0DA22DE05641051C2C238CC47C9700E2678473B8D47BF9818E1510E46AA26B56216EA475F37085D792909E1D835F1143047329782FEFCBF1611BDE6D33423999B171A82A84B1B927823CD895E4924924090FCCE50FCE0ACBF28773B8E09B15BE009A42633356A0402E8489AAE640D1C6E28B193A73324BB381620BEC4478F3F24D7D024BA017B1C4896B3705C04B2709C6318C39FC3132D1D7282AB61892724353890B67A339EBE9DC3DEBBC2FEA3303C243D841C1936DF9C79816922CB81894FAE2A73E157D613C312C5A92555D042DA68588B050DECEF6179D5ED389C1551AE2C41F225294ACB1A41A211595902FEBA23CB27FB67D7FACA0D6593CFDE27E5E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'hA278DE5AF9804BE47F7DEDFEEB7A1C039DF881541FDCDAF063383E031BA59EB4589A3393F58266A49A8DCBE5E2FAB14DBFCDE03425EBDEEC136AAD9F700209AF7BFDCBF40BB09F09615BEFA5F188F68739DA5C4D4538348C19D2E5D5934659F12CDC037C0C170DFEC58E9701620192BC78091566E0FD0DEEB915A7C5B1AA10953DB16E03274185D6CC53A530B26D9D08BB8DFF9A0E46568B2FF1C2B668C9CF662F381E8A5C54192E14B3AF228D68795014CB58C40F7C672ACAFB2D7C7407E59BCD35F7116FB1CF59C938865684AFEDC3BB0AD842EA2F6ACBB0B2765F0111430E1741FD5F09774803F5829321F68B8F45E73ACE078E87489AB861BDFC0717D1B2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'hE7E6228E42BC04F6DC84A40AC911AE81028A19CB81F8AA5A3063D76481768570B40BFE708F054305513794B48929043B5B6562D648BA54D462B75B5FBF567B36EB4AEE7270E6A58A3401CEB91629E40BAC6A4CC7FD70B746CB9C374FB07A78B0E9AA82A35048ECB7D13802EE04C64AA117B8AC0152B807B7AA34F9A1CE1E3DCF1246C147EF77EB373DACD56CA4011962993F65824706B3DACFDF6EED101CC9E0981E6A02A37FFF195C42FC93FAB7B167B61CD5E455615A4DF41A91F423A89C94A31CA479524639E006C812CB98A4F83BDB23C6A234513516E54D364F3679DAD3E1F9B6B0473573D81EA74FB059B34736F54100071E97DE1192805137569F50DD;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N8
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hDA8A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h95BF50481D5480A9021BD7038F534FD60AF47D0237B88F5487DB30D31EC6CE65BFFF9699E7036003F39423131404CAADAFE20F71CB2EFE7D91249AA1EA15852AEE371F8BF7A609559A03CD82430E5D5BB1036159426158C451F2854E17EB2A1900948740B708D8D00139E8E79F2010C41B46C30DB90D5035ABDAD63BA6C21F42B3743D069B508FAD500EC2832E9C0577A830817845AB60C43A082A918A3F615D4F2CAD80B4316F5F080009D70A3BD5E715592227874188627F69505970C1BA2AC99FCA54BAE402D1E07027C2BD6943D06003AAD425B3C9C860CA7837D29BD232DFCB21C0D5B9864D78160A499319BFF6193BFE3CBC99777E850495238C99562F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h3E40EC4B705F7CB17292EB007765DAC095E155BD147EE199492656C4B16B500550DFC8E83AC97FFD4886F7EF486840B4809F5F4A7F2DC2110B7AF04F016614A991C180F99171BFF7B1094EF314AB779353F7A3208A55C513B05F63D3006EEFA1FD4A285E8C7C32CFA9F7B384F9E31B23E6DD85CBD9F441F5C33B0A15F86E247630432E901B1476B9302E597E7CD8AA4FD753F7E098A15F1D7380FAD19C00CB6F92210EB8E429A58993E79DAB4E5C12B7ECE3C1C4627DD733DB93D9E2208E5DC76317620E14D44EA3173900A7DC3991CDA3AEE11E8B11E27D56427DD0F7534D586051D71196455087C12F2272343F75952257485142A4A2F597B8453E3C7A5B6B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h37468D14B0B25FC84E96C0275EA8A91C212B4E5501051D531E69B23BCFEA15A0857FF25456ACC12C655DBF58007FD1A970EC01EB63D9592186B07A2C7BCD2A3826937B588EADD43669BE6216600F866DCE1F727431A06DDB6ACC28DEB7694D8B490DBB3C8B3CAF526C7A91DF9840D342C868D7F63F78E580F4C781B531E38F7C42FA43E344635761ED38229EA5C07C53CE1966D2CC1D2C026840FD2CFD1391E64000170EC02ECCA9E66B0A2FE23E689CF0C82D971812357DD6B84D0DD45EA61BB7C1063D06FCA95ED652E91F65B419E604923BEDA15C6D9CFE568CF5A41D3DEED104B052B4BAF16C71737F9FBBB94824DCA0E5240E9E7F97DE025416B89C6A2E;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h436D8A3A02878CA8E3D4E285F9F0FFAA863F034A274595C1A6C52E6750190139340C3DD5619B75E1E3110F6AFD5AAF2A29800CC20AF08C54544BD57AF5A8F18ED04C5C1EA663794810E971E074063F0AD45885DA3C2B34B62829EAAE3E2B60A3055D1EA59DE4E11B72F460CA49D7A2638602391A9F217751DB59ED6E8E3B99619617991E3FCC1F8A7EF803F8E51D21D81D6BD503C54EFBEE271F1849B4518A3E14E660974A5E51460AB4AA157FF5BE470A1D7E91038655211A26014F46CBF8F7154C0B37C8053EE29CB4F544E53DCBEE8960CFD580D997FD0807F70F49863DBF845C1334B6875A717BCA6AD9754A32712FFBED7F8C6EE1455AA065C7EAF1C07C;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h012CDCEBC293D72C5C70BD895D3B68E11D9BD717C03C9222628905F96BDE6C914918C5A2C5294913C263DE6D2643EE3F8F0B5C868624EEEF8708D5120872E87C852775A34CD4712E039326B2FC9953F40EE249CBDEB0C4EEA880102B678B62F032ADA360F9F201556122EDF0D58A6A60431394FF988B06C0000D03CD97C6141776DC9791C4BAE08743ED4986F40B005980CFE4B30BC57BEE2CE7053D3DA5BA12E9593DA85D7B4BD0C674214851A7F86A0616479D3AE95FBA6ABBE1067F497FB38D04D4BA19C86FEC7CCC9AD682415DD051DF0C74E9A6FF55028945E081942B34964B730FDE5A6A96711A237840ACD83AE501FF055939F10B845BA0D065D9BF0B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h4FAD6597905AF4F1B6A749D4572D8CFF81C8FA5F9A22577D906A98CC0645DE0110C9FEA86B9AD7884C76C913A86617E2BF31B6A8BB04B5E1289899749E2685E42D228C8CC43A4EEDEE679C04AF506D9461F1B81843D14E14EA987EC8FB7C0FCB45823DBBFDB7BCF2EE0FBE00C1FF999379EA6E8D98B39298025DD64809FD04C2B7DF49D227B2502FC8513FB5A53D01D8D2C791E51DF626E79C6114BEABCBAF8FF7330DA237F6069EA60D7736CF00B519CFDBA87631732ADCCB8508C8FB8855C1AFA2184172B153EC3246F10AE058167EED0BBED1770C5453B2CF798AA5F899143F3E4669B368641545A700B40E1FCFE1A4266651BDC869DE30D2994359BD0D95;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h98BBAE851CD45E913AB407142C49BD410E26B854E06D93D9E0E0E018549CB209E2E0F7A4ED2807D108C55C816C2D74CAF300D688109D1CD36FEF825DAE0A73B3C0516E4B8E8705FF290FEA3C8DB6AD739326F48F0CBFE470C302ABC15DBB192D0EDC5D8027614B81A21F228DDB4B1C1FF99E353BE32730A9205FE5A7C39D46DDF580184CFB2DF918B673F8EAA729418F1125D61B9D3141C768887CBB9FBC442A65925E5911B47102C91A08E61D1FD37A77F839D9D052D1A58563A3A880E438AC853934F38FABFB553B82CE1E82BF2A0E28AEDA3FA1D3B807DB501A711C026B7853C18E97653C4902F30A7134F6DA7E20FD1CB88D62F4081A6E7602384910DD0A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h84ADFA0A4D1126853CF4A4E60607F6F572FB66D79D8842C07A589DAAAD2E79859796E278E63A5FAC0B469443FFAE74A18295EE4E1A8BB1E91BE307E87AC24AF639E8F3DDFE77D329C3964FACBB99723610E387D84920070B9E449C9CF8FB5B5E2178DABCB90873241EEDFAF38F27814BACDB269D6DDA6E8F3ADDF05232CC2FB1F7FF6812B3726630C20A4A9CFA71CDB811388D8EE40A2FF640F9841A364B92171F8657408FDDDA7BB14834BE52E710DF9D1A483341311660E502E9224C095270770673C4687368DF29C9FAFEB32DAAA3DDF2EB15201062106EC4B5CA32DFEA4C446C8C829E8A8D5002F5504401FC034262201042A80F9580FFAC9162000002BA;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N10
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h53301E5AEE9D5F03923F510BF9214C0F974CF893C36A21C5ED2C175D4EE1178703BF9C75E8960878CEF8360C5474471C59DD8D74780156961F48121B3AC0B5291FD665EDDE6707A84AF0FEF86592D60D5C2F0B395434C8541062D182C2EB28C3945081E2825DBF64B1916EF7C2F99DB64062B336964E8E69E4330B7D3FCEFBF0BC6785C16F0AF80783170B040DDE102BB9273D8C525AB24B6C32819CAECB18C12D802C2884D8AFB74A205E62CEDEE472F0A2C04EBD8ECFBF54A7FD65BE27A03B17D5130590D23E05FCD43CFCC80328623381697D998DBB492700FFAF3176C9CD7371F0B61F9860A8F9E2229EFD43586ED8684ED0F6C2786FB0FB27BEDE38C121;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'hA3409C8A76E780A35516E74C53986431CA8957B8D18E1B31A395E25CC353ABC320FD8320E3251512B0987642D4B3B9E83A594EA1EDE97E7A53229DA70A2C1088D6E9AF73265AAD1C8EF999B16E1BEBB7C4368541AE1C04076755D382EA79E740AEBBD9820E27BF7BFFCEBEED3AB4309D8C8EE968785E90442D8D16C58C1E4EB7A4CF0CC4931B4F0C31678C21CD8E6A0C0E290F7B78F4739C47F4660A78307D6AFB0071B2BA6BC2364733BF3955721CEB55E8ED3DD36640402EBC356ABC3C4E9F78E7F96AA029F19304076B2A825997895F94F3A0FD617B18E518D61183357D9B3A0F99F23EB07E0E3483F04791D80AFFE2F8CEEF602AB07E5F18C38F4F719067;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'hD88126F9E309F28C3C6F16243491F58AAF14B0EF1835084D942E8A7C459917C8FF1AEB80EE9A8892B3A019B893962587C3849F4BF94FB90CDC38727C655B512C4C9FAB110FDF477C1A554B334ABA6043049A3102AEC039065F8180106392A7CABBD5AABA45E764CACD23972F8BC6F9E1FF74BDD7CC6F8825D262B90F15C7262DDD568A394F24260BABCC67639FF62AD7359471111159832A8E08FD9A0169B8ECE8E0A3F8BF4749247FE3D7AF2E2DAF0F314243103EBF969BAF4AAA5CCB8076E54ABA38E32C8B0E2B00CBDDCE0C591A8F7AED2E2EDF9BBC8B978635EF99BB975A314256A3191EC5BF920F7681ADA03FD205C2B4909BD82BA0AE7DF03904A25B29;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h2AFB46B01ABA152FE8ED21A16DE21D882EA17E3943ECC55A81D1AE1ACD4565EAAAA34976763C50663146553E4331B059604881DF34CE3278D985738BF4976F65354185030313B8CDD985C9296122D9821C54E6A4CA912EFC24585512B3871089124C0FFAA80110C9B2C550C2D42DA008A9543315D205858094DDEF1446A672813DCDFC62B03ADCF95B6B92F0CEA306D5DB238F3AA25BA54B8B10542F4B888E05ADB0B5D3F47BFB81EC4AAADD55CF745B5C60A2BAD47C7E9C0AB23D2313BA4404FE7382B9059891A8FB9C184197ABFB5BC33490484DB9117FE79C9010C4C81E3A13C1FE1A4A092699E0AD99EF8D43D93406228D29DEB27B5DF222F28705C702D0;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'hD44A0A0D0D760E7C2920C68A62F11BF2EA0686954AD2A86269F546531BB54560FCF18CF42178D2E4EA79EC8BD357410022E2C0F2DFD9AE9821DAFEA6CAF97F8F3212931331CAC911AA9250051F0692ACD4446AEBABC6080EEDEBDE0642EFBB5C820B5E70D23EF088A4E2DB25E16F957471A995A0E5BF69B243E432AD8DFB421A773CC09BA239B25158258A9B9D45B489CA7019243195F9CF8342544511308EC61ADF7EFAE728D01B7486E75B3CD6E38C32CA9BB48C21445369E316699E7106C353A0C65A68686BE6E97013224D217771896800B24D6BA5782725172F671438A102D57DF70D960301C62B1094DF806413549BDFC556998D3028013113B7B093D4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hA83CD0092740FB730A25C71BEEFADA67C5053AD4173342B4ECB140F238A3813279328F1B37E08E07B04E08B1F502B0324A91D2524EC75FA4209A52601FBB349388FEE3C58C2FACB3617751CBBA13A68B8EEE445701DDA847E093A0D37B42D7C49585442A407C41C639DADB3E14D3AF3777C27629491E7E2A277E7C08E26AACE404E37F320680DFCC8713309793454CF379BE1EDAEB999D0462278DBDDFE4A1FE82207311629B1EC80CC2AC30C8C823F90A0C40E6CD085115AED0E24AFC85C1E76C95F8F31826D4B8E1AFE21426DC993A905EBBFA27928C8B26B20E460F3643ECA1E7BF6B6C6FF18FD8569472FDFD1CEB4DDC3E8E54F86F7C2A3D7B463B2F512B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h6FF140E4576FC2567EF3824DD18F2B45E1E6B749A885F1B62572E55676A4EB01426849C5CDDB4D507FCA94FFD353B1421F3766D9999A0640876FD7AB312EB8A989E23FF2D60CB5327F8B6ABA773DC0BD66D1EBAFCB30542962341FCD484F28E67D6105380724B37060FE0BC41A6ED00E778400C3EBE8895B0A8AFE540C10CBE8064959E2B746DA82025F7D195C83316EE703F0DEA379233DCB207279B71DD637F3B8839841D3B61D034EE98B5C7B05C760264E81BAE00311934D888171CBD8E17CCE00BC99A1AEF6E56D9407ECF154808000B05C7E49A63802ADE9F5FB88FA3B11462783C509DB655DFF7DAF50FE231B7A91B830491785A95C5893F1101AAE0C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h9323B474D226109003EADBFB438F0F728CC1AC603835126693656A9B349FB3C801D1CF8050F994EFA3E47822B9159793D3F6F9F8EC4D0B7B844CD8CE7434C3FAE40D23656DD8A5AC55D846510943AE62E6E05152FC47B655699D69060EC5C096A47A636FF786C8363260888042FEBF23AB991A0AB6DCA6D86EAEEEB3290013717E3F69008714ED21AAD8E0E0645496D6B1BA0486DBEDE636AD0AD3366E776F3C021E733F24F1B6A85EDDDBDCB0D1EB127EE81DE37E095CBC24370E596C4316D7ACEA9AA05D6D48A124066A8E8035ED22B4C20647897713805C8DA1682BC6B782173F36C9466D354E0DC1F7CACC4776710C271FF6033EB1BAE12F4E82CC54119E;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hD8AA;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N2
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~5 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~5_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19_combout )))))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~5 .lut_mask = 16'h8A80;
defparam \inst|memoInt|ftMem|dataOut~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N3
dffeas \inst|memoInt|ftMem|dataOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[1] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \inst|memoInt|finalPosition~5 (
// Equation(s):
// \inst|memoInt|finalPosition~5_combout  = (!\SW[17]~input_o  & \inst|memoInt|ftMem|dataOut [1])

	.dataa(\SW[17]~input_o ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|dataOut [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~5 .lut_mask = 16'h5050;
defparam \inst|memoInt|finalPosition~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \inst|memoInt|initialPosition[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[1] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \inst|memoInt|addr[1]~0 (
// Equation(s):
// \inst|memoInt|addr[1]~0_combout  = (\inst|memoInt|state.SET_BEGINNING~q  & \inst|memoInt|Add0~2_combout )

	.dataa(\inst|memoInt|state.SET_BEGINNING~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|Add0~2_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr[1]~0 .lut_mask = 16'hAA00;
defparam \inst|memoInt|addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \inst|memoInt|addr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr[1]~0_combout ),
	.asdata(\inst|memoInt|Add1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(\inst|memoInt|state.GET_ADDR~q ),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[1] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[1]~5 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[1]~5_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [1]))

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[1]~5 .lut_mask = 16'h2020;
defparam \inst|memoInt|ftMem|addrOut[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFC316C4A8C40C15EF778A7B0774455084C7449B09791FE754D733D7505B8308A647E153D4FB70C4AF956F45825C5F5AB34EDF3FD202DCBD7C6B280FF28F2D7D160D45E4A40CF6C275E695E7184302A5303A6C380575016572FC0EFEBDD18FDC204C785DEFAF130266476BA9123D6B4C62CC975A46053CBA9D6461D3B85A7D9E56C9063C8F7B35AAE879C54B9F9F17D4E5C2C0FC61010B0AA3A00415F935D876AAD8D11D379D30BF7BC65EE711D961269577DEE561E9787E8E5D88DB4DE7ADC37308CD5E6E284501DC64C75333CF0A42842E06318C31493D0B7837EC7D489CFE77A270D53FFE4B78405499331D38A53C5B552931FA2204677A75DBF8D07B011CD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hD388645EA3E66AD06C077F66995454EDFA8E2E47D5CD13C642FCB0D9C319C6AF8CF4FBC2871022AC3E1CA2BD371607EFCA8743049D88D835885AA9602919B0C79FE80A68376BE891425287FD757F28664854EAC08EB8BCB27F89CF735FF22B8EB37F6F0F0060BC7585B8BB57D24B87D2FEEDB39EDBBA3A700ED71F7213F5EC91C20A91741398F14CD7B3DADF18BFF26FCC57B3C2E1933CAF9453447FCF03476B34DC21CBA23A34460284E1664F30AD86E78B65A0493B5FE2A755FC24FD8F22C150D60B237A1BDBEEA0D165BAA2977DE0073638395E1EA60CC632C2939639D38F8A39EDAC0B22EA957BBC3F130A2F1F207256A37838E12A45AD5B13DF9F5778AE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'h5F173D1C1BFA9EC15138A1A278D6677C71BEC52E081924F404259B9D5E44DAC7E0F5554E4C4B02EABE2A131049510AFF57E503375B817E0E2A1905DA01DEE799C31BD672E8CCAE9857A876BB6AFC22C1C6A88F122615ACAAAB85CA98C226AE8A18139F4145772A0A5DF61DDC5420FEC2EEA9984001E940968259A66288FF3CB27436999181EA537C894525DD528C7A8B938C5D7B45D2CC7D2ACDC3F085344BC2BF4883EA32C547D5D4605032A08E56C81B7D88989B7DF37EF0C3C55C664C24B409587FF8C49134519366BC4663407463479D4F73C883E4B2E3AE23469D4F83A41EFF5EB9B83CB779690049A2E4B95FD0A0778A0766942BAB4E838524E34FAC9A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'h6B42A4AFE50ED542AFF13320B1CF5F5465358A3CEF2A5E2483B9008366DE648197D86874D73305408FC8B7B53B11A37CE140DF7059FE41773E55FF316F79944C725C0358E9488E88DE714DB4CBE80D64DA92105E19E79011B1C02E6D250276A8F72F2BA4D113194643CFFE7F99014CD2EFB0998C684119562EE47D14FEEA02DF5459FDF254E5E716FFFE02A25F650E988C0BBF08358EBD242BDFEF27251BB53D0C2F670581791F54B40035E8294DC509975F0F44DDB48A17D7C72501060D887D4534179DF9E012FC373D70B1BC6F5161CBEE0EF47C23CF5D64C5BFB5D27584210DC0E98F1A68E2ABCF2654BFF8975281F44D01DCF819A6681E3C1B2503D6E349;
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hF5700395F7DE8E7664B89B63331B4E26D507BAC8F1A4EF3B1A86B06098EF493524C11F3E6D8EF9D754E42B04E98DBF7D47EFFADB3E3145FB7AD117BDC77E384770798BA1C9567A676B86A0279344C0C7B899C25023614052EE747C23A829108D7FF1C92EAC32AA30373F882008A949E434A3805CCC889BA76218109CC02531506281A54E1B02AA2297EBCB67DAA9B8A466BC7287AD894DD5BA0D57B5667FF1C13B62087C44C88C1B28802586449DC247C396E0D34D45F890D4184BFE1AB84FFD0C8C45A26AFA8598F35AEA292019BF8187578219E8282F592BBC864FD030CCB1253E508E0DE8BAB51156B573059C4AEB804C4ECC6FECA6E2526830771EB6043B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hCB38580D58776DC9C46AA9E7087DD5553FCFA081EC03434C8AA83A978485014BE80CBFAA9B821032C4CF73AA6D3D922207E06D6AE00361F6CD2729EC1F15B0815C8881F6AFEDD61B09A34555EA7C7A88368988FF4CD878C428C8CA26ECC3AB52562DC4CA1B459A91A441C79CDE72E3B67A1CDD60A8ACD4AAB5E4A391F7D6C9610F77BBB653BAAEA95DCBD44D1B9EF9B7FE00A0E30788CD50008F302215E70AE41A62F012CE2163A246E08358037407731BD4D4CDF6FED384E79A3BD96DE8BEA53C9D5134318C1B3C79CA2F6DC9DA604ADF59065CBA939323EC90650F1FFCD3B2486CAC8979A9DC5E8A524A36D4339E195ABC556FFBC68D3E34ACBB8A9CEF4A27;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'h69259ECE4BDF2F4105E7B19DE6157D786BA3151E8DFE69E679A572C96E1D06F49BA4F9ECC080341948B8927D00ECFC9E62D1EDEE6462C139EF134BA6675B37FB1445CA4384E6FA2F94524E90D75F7D842100C47CCB7FD517B8A840648C371856E0182E5740197CFCBCE51A7119FE7E7C3E43C3597B8D517CBB618EA27F1A7517C86A192BC5D7B57388968D7826AD225F91DD77D3B4AAC34467CE7CD4E02C7124A16D7D39610E527A48F2E1B7C926EF6865472ED7D6BE328746D1F87455BEBCAB30E6D36FE88EB54C1895AB2762CE8FDD6D03160A0F1082C79D6EE4BE6872C4131DBF398E97A8FCF0ECAA0B5E185A03B8BD63ED009087EFD390F3B535A221081A;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'h4A09DA3AD8CD7E11730D378B26F928E33B24B119F51CDC2F3E4A814BC8B73728CC729998FE5F6FE023A0B8C9A3EB8B4692D57E7D1FECBEB6E99ECACB38F82CB58AA81BF22683D339577AA60F6DCE6EC7B9F1D7A9DB3C96AD981849B73300489B8AC265E6D1E25B330CF0F3A1071BF79349503CF51239B55BA48101C1F5CBD24B316AC298C274862B0E950D0EF664C73AF89FB96D716AEF3B58F3F3AC211D3AB07D9FC9F6B7D5ED39ADFE0C239920BB5AA60E70E9136E99C4E0E393A43D15E463BF7D83E010AE94CBBEC8AF58DE3F55E3ED30B63B2A00C859B25290B407D5A1D2B614F5AEBD833ADBAE0E27D1185AEA6B20634023E261CBDD499B931817E38413;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'h220E4765DFAE50CC166360D7B53D662A1DE7814DD0EA9BEF4643B176924C71CD61A3DF09D3F567C3498312638FF3E22842AF85C24F69DC3B27CDC1B2D42C53C8EA771E691283B5C4127552C0EB101EC7F5AD3C330AFC81F4F2AC87EDCDF2B6D5ECDB3F28F71D5283039FBC3312D7AC921652F848F8F5606219AD4931DABEFB9DE40C564C38EC2303E219D828675A63CB1913BC217A9A8EE22B83281806504E37CABE7F7BFB9DCA545C5F3ECAC239FE7F7D4F07526C6AEBBA56A30C3F69DAF3AC65BD058AA6BED278DCF544F9A44772FCC29CF7F07D3D78A2408EDA61F06DD2205D905B89F630619778E584BF0FEDF2EA275CAD4574758B661C4A385E8EC82F9D;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'h5D5BEA19BACA2828670ED33A78973EFDC316DD3B9924F805E25A08FCE66E18551258C06C0BED1D14AD7569B95B6E10F336E3239D0129923EB25869E02A449847E07DE5DDE960C5D5597301EC73AC37B4E74AB12E07D97FAE0EF2C8DFD8AD59EE63DFAE57C2462E84C1E433675F4426DDECE11FFE68E4BB44F11DF22B5DB2A5E2167DC19E6095FF7BF6A7BFEB8F002F6FD9130B1E5D9F65C5F36C0FCDA1941874FE6CE1AB85A1A6EBFA26210AAC1174E16BEDEB70E96BF1E641E729D96F90B78F54A0DD882AB7BD79AE3AC08156660488490EB7286C0DFE77CB3B365A0ED38765241095DCDBBCC1C91D4BA663200F4F101A043EC69CDD3DE49B29F3567BB5E132;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hDD0F80015FDD23A87855351D70F10F136A9DAE71634064645726A276A2727B40EC832178A14077E1A168F2EAE321D3E350CBE5338B4AE7397B0BC7B778353E0D06D2F76A5579CB5CE1F18AA248053A5E697C36B071860C21D8BF803FC7A77C02CE0E6FAC0DEFCF1952844D17CE6C8601F51EE81FC97C57D5C1AC0675AB02E346B5158F46DF60B9AFBFE865CDECA5AAA6F022DE10760611D27957021598DD4045A77E2B0223068E87FDED9A88998D743E4D26165EB3AA514D0479AFBB22D62DC21BB01F125C07C308820980A3DFC2E64DC6D63F0EAA2C5FCF7F3B059B7D46B3002A07DE97A6C7C1E2C592EF5D441F5DBC5AF005452F19DF0E4BA7F51FA8638D39;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'h0F37BA3D827B210103164CE317BEC2814C2C09BE2F04769C101D54AA75474084DC83B780710B04BD8959990275058B106250D205B2340BBFA867D94150C9C1631F02DA56212D252F5B971C2A0EF03207AC886DED346E6AB0611EEB95A1D5DC2C793B1FF2A8970903FE4D91334B2050E3A982AAA98C00D3F016BB2225F50CCE61A88E1FA544EAEB7780186E06C700DB5E8B84C6D41D3A3F6A0FA8B67DE3A7F7E09A76F2A292449E573F4D2C51431EDEA19E209F320135F7134D740DB6E611CA5DC474A6B5A2167FA935B444595A71AEAF70450AE38ED3781F2CCD924008923B90F3E8C4F099660C9B8E399F17A18FA2BA098158ACDA0CA870FDA4E0B80769ED19;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64~portadataout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hEE50;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'h9139F11D2DF330946CD6AD4B13F941DB0A6947E42E8714D02FDA336E8CD444F18E54B4284A0AE92DA987C629FB70BB6FB50DD781B020C21909DFDCC325F77C23136F3A690B3C1519875A5B60D5D97AEB05DB2C137C805C66037D946186870E94D672051E33CAFD6B7BDCAC5DFE8E8FF41CFC43F57703480771CF465F5C80940507BB99BC3672B7595A97F5DB9FFDA6D632037E2C3BB8B1E4BE6E39417C846F472CAB65D892806FF5EE8C63B03E530022A29F52D6B28AC97C7D268BB6305AB44C328600CFC17DE9495E220DCA0D59800970016ABF934C1C93D8AB5F807B19684BA218565657351D5A9D060B22F3E8F76E9FCDE7EFE0011C25EAA8C33A2C8813DD;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'h75707EAF36016428BFDF083AAD8082EB14466018C51749AB90345254642AB48FA4BB8BE88737BF3B840D4349730C00F01F1A25409D5281F21B363142ECC68794D79A4301CF3095611316B2FD90817D8C5D71F1620B7E069042A884F7821E15614196F0CAF42FF495A1B4AC4E7120815C78A5B319C0847E2ED70FAE828E68B68BD4994CCFE8799F89AAE1CDDCA86EE5163A8CAFDCA25995416CDE5086C8C3E03A99CA53F5871711066F4836CF6DA3BB22682511AF6B2DAEFD2C8CE4521B2351FB73A8FD049D8B2C35E58DBEBD70304AA12C432774F31D069C19C528D442FC95604B94A8D97132468DABA30608FED5088601D4FA77C8C91F6A0C848D82260750C9;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hD3785846D47DE95E724BA4DCF58CC7AED452682899DBE8A8CE06530F4A8FF3321935391359965CD60B628E0636B228C6A25FC6D197328EE6A1F263F25223C787A9698C925803C55BCE445F7461332B796EFED94A7CAEED3D22EDB17DB54A27E77370CEAF00070CFC3BCEC2425AB16B676774B2010B35660D7B4B8F62339D37124241B28DE3B3B7DC89CB1C7D89B5FAC13E51B116835177C16F4649717E7EC2E41D356D9F9CC8587D562320465E6956EECFD5D10099A520DDC1AC115FE3BC59E5134F9EFE7666A0CF1B51882597C8BD8E6BB6CA2B2FEBC5AC1F07C93E55A737C7EEC925343634B58F75DE1FBACF4E9339F4EEED1F28E6222F892D7C25426670EB;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'h8510C626A70066A9F2CFAC2D2450F9075D70F79A33519B8A38AF79C7138B8FE3F7F62B82D0183997EC14D404C1D7BA79E4454696CF6F40230B511B95EC5F1289C150C0E51D375345D851C6512D705497D8BFE09FE85A38C7A75DFA18DD1A7D26789C9E614D8B0D4FCB2D46C56BA6F1EC47E2D2E0BD84915A5BA7377339A267995378042AC3BF271252C50C667AEDE97AC87EAFB20EF3E550C263D4F1C5DFDEAB40328A6ABB64DC5200B5D16E15BA43BF12583687BFDBD7AF43A4E3BBDC479C62E44871767ED7FE4DC6927D911A65D2DD605AFD78E19F4AD07601581167F188EABA3B44867940A9736E1FFF38976192E81C3475D0955D91A287ECA9181BA6CD65;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N24
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBC8C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hBEE16F2206A4E4CFFE722AC3EFA256E4A7AD49AB99C76CE58127A5EDE63920F343CCBB66322DADA3317C95FFB1B75E227E022BA601F5D5294041E71F0141D72B1916758B58F407C1209807FE21A45936A878781B602EB2C3B5EAD343327CBB67A6BCD1BEAD908A3120ACC906A8BAD214E3E1FDC56DB624BF2A6B6928BB9C4B36A5393796157E070134B0110F673F57F4E698A0CFBA1198F124E13028AF900F52DBAE7A725DC702D82B68AA9A2891C9128419DA381227700B6CA53F8132F343F562659B40A38B95CFC8462DD225712ADA45F83FAA2387F97ACC240C68C244F47D313D8AE769F60540DF31D0B9440A023E2A19F2DBAE938A49A2C2073B57125742;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h003D091667721A12DF4E3B9BE6910A7B2554101524F7C21CE51006866A7B12B5970A5BD87EF104DC83DE8BBF2E91D0123F88D8DEE603F98370DDF2088C62A7BEBD535382DBFC11FDA0719DB28A7AF73824B569E90F7999C8BD58E4D4E99ECBDC3E5F614D5FB65D2F1612A3B82A74DAB387E9B1625E73D5187D9826D2F5150C35889AFA3238A49656EF3DBDB015435A66195CF2DFEF3FC441AB38B78648360652AD353CB88BA6DD90215721D566699267A071338B99641717524EE39B8F1A2ADCC2CF45E29AEBD3D3CD688B65126F2BE24E54626B3E9B6376FD19837AAA24A92F49CD6F534AE63382D42E21E5610F5F81BBAF55D89581BB7782DB87D48BC753ED;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hCFFC4531412B63D3360D9A136CDC9D434CE6F9CA3BDC83A6A795C4FFC5B9B87ADE18557AA4D4DDE22C11C1D857D3B0E758FB041255AD8146FEF66CC15BD46D8B4C0D27A42419D53A4774CC18A916343567DB7F2E15302AABB6D2FBEDE8FF6171789A2E1B02C922C5270448A53EA1C75319A7F5547E5267B790C365256E6B81B4952F33CE882F6D58F51F49F0809AF0FA4F62DB44F0BACC6DD35A3FD31360E790FCBB64F0A98B626DA6CF7AAAA139438CA437F083FA0649933D4DD254F5F24B0B338832F6D4544E819D4CBA1537BD2B37C7231797FCD55A0AA97F30317E6B54398AD78556346CD64F6B19C596DBB8E624E414B162E9E51F98C0E27A935824F27C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h5A315FEFC0002B22CBCC1D8531FCDA7EF4E8AF3987C95106D836CA3913A5E960B10F883E711D3CE0FDA16E893EF9B824F80675A524C481ECC47D7C8DA957D04000C31CE3423FC0C1082BF7BC58A0D875CF450704EBE43CDA0AC0854A0B9515074BE789494B453244A52AF4107928A38F10E7B0EF1B3DC845206B6EFE57F1869C5E9D810688495D0D947736629E0FCE60AA0076745AEC1A4AD2DD3AB30238F127D6BC57C04F2988DC3BFAD0392421C9FCB1817A1A35DEC464DAC624845D02D687D98278F451D39F511178F346FDEE72C568C02388101A81AAC9A30D2969ADA995F8434260FF3FF619734AAB49C70111668F8265A728B298E8D786568012931F5C;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h8C89CC272CEF7F2B9DAFAB6F022625A95BDC95AA97C89ACA1AAD784C9ABEBB3B0FF4E5958A9542EB0772F562269702CCE24B45010FFFE4FCD43CDE2FB591BD84564160E2B13A2D159A7C6C4FE964E7FA77DCB1AC8759923A3F5657112451F1727E97D62736D25FCAD2B08DD6CBE60D1DC34C9AE007A95640C95D89CE02330AB1A401CF055D7E24F09FD3719D93CB38FA6229FF35FFD4BE2A3D06B1303876CAF19AF6C5AE509B463C21BAF6FC55BB4086AA5D1EDF4D20CF716190C5BCC589717418F15E69F5259F27D3ADB8B45C2DAB10A047A9AEE1B7AE98053A4E3E0D199F5B8F485EF7A5C176AEE72C6046CFA988E1C3D5D69B8C8F6270FE0D6C963FE648FB;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hE353EC307F8F1502B6B3ADCA5806E2429A9568F620B4B824B16DA13614DA7AAA9480EC4BAF486FF42DF3683B695D92547E6AD4E7F2BC75157A6C2A517564C853B097A861ED0D36B6E0C7DD50DF236FBA989F4715B622FD19DA96AC9C89FB58D4B4A8B6D40D9F43ECBCE2158922AB90B6FB07C45A67193513BFC46DEA61F8E99E8045D35C722BF7FD84FE69FC94C55EB813FE3BD1E0511AE52D85601CF389F5221A4273B11083316C7E0D3D2A6C5FF018F5E5E1F0CF99E8D6CD7F98C5DDAF3144A8A971C4F6AAA02EBF90E7E80C0050B498A05A805300BBCECDF6055DDA36E1E77AD9E2949A10449EBEC8CFAA3C98A5BCE140D196DCE68B3E5417302136876645;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h332DCE93CED1A82179233D141F762977283F58011F4A73F6BF678C3CA0CC5F8EEF89F686B61A5B866044BE2A1D98A2DD6DCDA1A7B9C0C77F9A2B4D714E79C71BCED00939C28BDEA2F5ADCE03408C9D946E522FD4D458E29D65C5672F92B595C8C4CA1474FEDD6DF7D78EDE3AD3FBCC5D00655CE8DC5DA37D4C0F4F142E38363D814C20874661F79C0A8DA04EB5C1D281080029AAE609C28F447C23BBF905A921343041205344196464D7589F434DF372E56DCAA9D7289DB5F82DFA0628D594AD9B71335CDC23CB8452ED19500D3EBEF378B7DB042651E5B2154AF890FD6A9549CA63F3576FFDFAD20E876F53FF3AB4B6C9AAE7703BCAAB598DCB7DF8F92DD640;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h6AEB217BD21856BF200ABEF489C574C8E74C31D0105AC39C23A141CEC6DDEE10803FC434387FFF2BA73FDD73C0BC1EE38CDA41D5FC9314D2E6DBE9BCD4022DAE81E75383CB577C2989E42821BCF3D6DFBBBDAD86F8C435AFC11F6DEB9D24E6ECB9288F3B632E21F63395045E583AE77233D126515A59C5A6AC923C51B3F03D54457264DE96C7FB8107174CB6C37F6393ACB24D97E4AE7F0C36EFC188FA06237E137027903472318859141B5CAD23A99DF1DA764B8D0EF778059A7E75092C0F24C31F1CD116EC0E5082204E430FD5B4F058D2B0122A63A654D81D12920EE09EAE72D872E316B1BA70B4BF105BF6A1764D3710D20E889356E5A5C41A57CF47FE93;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hBD36472DA0497D071AFD4834753D4E48A6484620B1B5103C043698D52D544ADB01E0F72C002B81D39DB4D2831D5C1507EC9ABE77F709E26B72869610CFAAEA9084C6C9BFBBCB44A4E4861D91B59B24E551B0C8C6D0ABA9278CA01A5314D9F1405F92775B6E936732DD6AFA48EE3024D62EEA540D0E0718549007C8F4E7B802626C7E3B1FE04AF0770B199A1E8110F110838D191E08191655ECE66B19A1AEC9698A72479A914E3BB21C289E18321B2B6F7B894689743CFFD43874F065E7AB78F7665C4477CCAF915D3601616FA746EC16FB8747A580AF88F0D45B0986765D2804E7C390907F1E9D966905FD54700FE973C9BD732A380C19613B325E69B516192F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h710B15C97B0192DDBC9E9A24F93433381529E47BAB1DB11A10E41D61B8DD85B354F24E777ED5CCEBB23B1D862FC13FDA64511F5B29FA4EDB8E51F6D761210A5506D9AA51806AB436526981A125F95C3823F25F34EA856A5F98D301A7140DC0ABBF60BED84537E79CE474F867DDD87061DBB2497085BAF1FA5CAD3FAB5A0B6399CC472136263FD6439AA66C351882A40939CA6B6322C52EFD6DEE2C3F233B2C8DA02A0FEF207434668CC1E9D2024FCF60AF72001B8BDA4D34616BCB8564CBA77B089BCD253FFA12B15F5FCCF84308C6A6332CCED290367ADD7A840EC65245D32A40702D512073B61118FEC89486425542B07FE49AC4628E0869E6C370DB1CDCD1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hF8B0A0AFD6C35BB1D1E814D6E1BDA981CC91F4050D1705D21A9ECCF02069195FCA3C1D8863961F9E0C05F57F357BB149B58426C5B1C4B3671B3E4B886D8A32966D7470CCCC659BA41D86AE40276CBB65BB8122AD4B57A772E859AAC6A09B6E6DBB82BA7730C4F6FF1C84F9CB974C399F650B8C721629ADFA3F8C0CFC8C94D11F4D54D435327E271BB27D133D3CBB28B108687163378B7864AB34474AE5250C7A5AEAC7234787E52B03D3ED013C9FB77C9CAB6745197746D304AA1FE1AA348879A4BA01A4DF25068C6BB8F7D961431FDBA2E0260C0309CAE1473096A295B8AEEED52CBA6D8489DA7A384F97780BBEE6FD5B627BDA2074FDFBBB79A5AA7C44EBB3;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hE6B0BA2DAB102B20B8C56886B8896AD0B94166E8E631053F0E39E7ACAAF717821A7034EFC93D677D9F53BE2FE135A37F772C46C8144FECB68F11FB2791ECCA0C084C755441F1E0D3CB6E109B7C14084A644B237D08FEFF79E988AA352D94B259E2B41ABB6FB5BA5FCD7521F3FD8F5EFF007BEC5C5FD250641BA6498E5A255EDB6576913DE5CD40E4AB679F89291AC678B13919B07A5B3BA49E2D072001827C86836EC71E7773A485D60DBA760EF0C2E39F9657C888CF88AE39D1448FE00FA0021FA5A281E25AAA426AADFCAA0B92412747A0697E9213AA04048FA6D1C305B07C0456E28F355F13844318E4050B07509C3DDB4C26E5BF3AB19E6E7512000002B2;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hC0F99003AF818D2EAE9199386B0112DA8A8F9301204296346673F164FF608C3C47377675B2000016ECD43B153C1765FFBE26E36081FB547149AEBF282BB885B381C6511036398194B82360072A01EB348D22D61228B3518EE3BCC44398B54CDC0D7022C3D4743F70035F77C294D8A814A19E962CC020DADD8000D1C259831AF7C226FE1BB564326CB910127AFC6A8DD1109F8F0253322268A00AE8E12BE4F662EA71CFCFB89AF04E6EB909D5F0983115631AE04B8118DCAFEA3B55E595C1C7D9BD0C74C54FFA175DFDF42643502C125C5D2B34D9D48B410FC6C7B3F3170644C70D3F66D3D99F074501CF5693136B50FE3715D15B2BA673CBD9423AA2D87A4D7F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h95DB133EE989CD298A7C0FD3CD0A831F387C0837185727B78B7E79D365657AC1CF3EA2944A9B46023B91D8F79D5C288A0C1D1167780369EB31A239E2999D8ED53BE1D30953B987E461B34B114F57AC567277C2A46A851A6DCA4AD04279C04BBEDBEE5FF4F9E14403A1685A3A9D1CD7FAF027E3F738CDBEA014822C36E8C82DA58CCBFCAF7CE370E981F67C6BB34E94E0C94B5B17391A83883D34224C3478EDA499914F8347DACF0EFE34D21AE43C72E900F885517FC348C2C5F48F3E893360DCB8B35C5A7658F7C6D3B88EAF911F8FD857345C63E009004697954611098E9E83667598EF0AF420DB0DADB501EB49D9D872E99662F7444219BFB4018A64040734;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hB7F57AB70995C862EEFBD62B575CFC67DFFE7B7907C79D9369A5CA8446461DB79F92EFCB6C85424A2F0F581B368214954BB26D1F6299DC22B4900AABB27F239EB1BCD6B8B2EE6071185895EEB9BA94927A7AB791C70471515C658B4289D8777965303CE88F1B71CFDEA6BDDFDD0363AAF6AEA26BBC0D3AE0A160774362646F1EE1D80F54D4294B92333995DF34FC7374C6543D5F805675A96545E6D0E9576286C5F99037457676C8C41D3F5776F90F2CCA0FEA2C22BA5B3CC584D15BACF7C16F9D602C029360B4E1684967A78B6B1FE93E80176E8416694D8C7B3F23880208FDA6E0609F1405395AB52AAAC751130BA2FA1170F9831087D5F8BBFE179AF724D7;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h27DBF0924B012270708428052B1EB8CEDDBD53C8059000547CD76761C3C2023D70FC1094999C4F773C5289135F6D9C2A23B6D283B8AAA8C04D3F727E2E07910CC0E60E67D3E3FE1A74DA2B70750CA94D2F800B1FB90D8464610D62B0902B1A489C3E4CDC28826039BB13146A3C2E882430920EA40063300F44CCE1665D3164451397DFEBB5D21643F0F06C0905DE3BE2C69EB920705D5F074FCF06EBA2B5CE096A877C7E14B49CC894EC4B7B7BBE0F86B7274528ED3F21311945F4B6BF679F4419954895E7D9A30ED544B900786A851B8DF7EE5A41B8E9512B64980222050678A9117D12547BCA886361386BA8C579EF62EDEB7AE1940E8D0A369411F584901F;
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N26
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout )))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hBA98;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N12
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hACF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y39_N16
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~4 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~4_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15_combout )))))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~4 .lut_mask = 16'h8A80;
defparam \inst|memoInt|ftMem|dataOut~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y39_N17
dffeas \inst|memoInt|ftMem|dataOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[0] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \inst|memoInt|finalPosition~3 (
// Equation(s):
// \inst|memoInt|finalPosition~3_combout  = (\inst|memoInt|ftMem|dataOut [0] & !\SW[17]~input_o )

	.dataa(\inst|memoInt|ftMem|dataOut [0]),
	.datab(gnd),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~3 .lut_mask = 16'h0A0A;
defparam \inst|memoInt|finalPosition~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \inst|memoInt|initialPosition[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[0] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \inst|memoInt|Selector20~1 (
// Equation(s):
// \inst|memoInt|Selector20~1_combout  = (\inst|memoInt|state.SET_BEGINNING~q  & ((\inst|memoInt|Add0~0_combout ) # ((\inst|memoInt|state.GET_ADDR~q  & \inst|memoInt|Add1~0_combout )))) # (!\inst|memoInt|state.SET_BEGINNING~q  & 
// (\inst|memoInt|state.GET_ADDR~q  & ((\inst|memoInt|Add1~0_combout ))))

	.dataa(\inst|memoInt|state.SET_BEGINNING~q ),
	.datab(\inst|memoInt|state.GET_ADDR~q ),
	.datac(\inst|memoInt|Add0~0_combout ),
	.datad(\inst|memoInt|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector20~1 .lut_mask = 16'hECA0;
defparam \inst|memoInt|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \inst|memoInt|Selector20~0 (
// Equation(s):
// \inst|memoInt|Selector20~0_combout  = (\inst|memoInt|addr [0] & (((\inst|memoInt|state.WAIT_ADDR~q ) # (\inst|memoInt|state.END~q )) # (!\inst|memoInt|state.BEGIN~q )))

	.dataa(\inst|memoInt|addr [0]),
	.datab(\inst|memoInt|state.BEGIN~q ),
	.datac(\inst|memoInt|state.WAIT_ADDR~q ),
	.datad(\inst|memoInt|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector20~0 .lut_mask = 16'hAAA2;
defparam \inst|memoInt|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \inst|memoInt|Selector20~2 (
// Equation(s):
// \inst|memoInt|Selector20~2_combout  = (\inst|memoInt|state.GET_FINAL~q ) # ((\inst|memoInt|Selector20~1_combout ) # ((\inst|memoInt|Selector20~0_combout ) # (\inst|memoInt|state.WAIT_FINAL~q )))

	.dataa(\inst|memoInt|state.GET_FINAL~q ),
	.datab(\inst|memoInt|Selector20~1_combout ),
	.datac(\inst|memoInt|Selector20~0_combout ),
	.datad(\inst|memoInt|state.WAIT_FINAL~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector20~2 .lut_mask = 16'hFFFE;
defparam \inst|memoInt|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \inst|memoInt|addr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[0] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[0]~4 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[0]~4_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|addr [0] & \inst|memoInt|ftMem|state.00~q ))

	.dataa(\inst|memoInt|ftMem|state.END~q ),
	.datab(\inst|memoInt|addr [0]),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[0]~4 .lut_mask = 16'h4040;
defparam \inst|memoInt|ftMem|addrOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h2EC89BA626F94F5CDEB73BA68AF68ABAA2B32FA825C98B02FE678007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0F03FFF8080FC7E0FC1F87C1F07C1F07F0F83E1FC3E0787FC7C0F0FE0E01C3FE1C0387F8700F1FF8E01E3FE38038FFC70073FF1C01C71E38039FF8C3863CF38F1CF1E63E39C39CFC670733F99C1CCFE6603B3FCC8066E3933CDB032DFDAC66D73B53E548134C6AAF1AA756BFA6DAAD42A765729D64F55622EC6E53CA5824A76ABFA361B500AC7D9BFEBE06130E08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE03E03F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFF00C03F87F03F81FC3F81F81F01F83FE0F80F83FC0F00783FF07803C3FF0F003C3FFC7801E1FF87800E1FFC7000F1FFC380071FFE380071FFE38FC71E1E38FC71C0E31FE3180739FF3980391C3998F19B80C99FCDB1E6D9872B3FB6B00A9604AA7E5537B553F2964C9961D24C2A2DCE9A7396B04933B2A9192500AA27B6AFF5B3C2CD8C4BC3DE6F83030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000266;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE01FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FC01FC03F807F00FF00FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'hFF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03FC03F807F00FE01FC03FC03F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE00FE01FC03F807F00FF00FE01FC03F847F80FF18FE01FC63FC4739C7718C639CE739CE318C633CE7398E798CF319E639CC37CC6790CF30DE61BE433C867D84F309F61BE437EC27D04DB05F60B3413E824582DB651A4B34D6299453285359AEA14CA29942BA85750AE515EA95D42BAB57B0AF66AEA13558BD954B74D56912D2258C5B90A760CED19D225A44B58B730CED12D225CDBBA44B4892B16ED2A1BD477AC534F319E77;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h001F398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF003FF001FF801FF800FFC00FFC007FC007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE003FF003FF003FF001FF801FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFC00FFC007FE007FE003FF003FF001FF001FF801FF801FF80;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ) # 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout  & 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hCCE2;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h0FFC00FFC007FE007FE003FE003FF003FF003FF001FF801FF820FFC00FFC30FFC007BE3C7DE1878E1E3CF1C3871F1C78E1C39F9C38F0C18FCE1C78E0C7E70E7C6067E3073E3073F3833F1033F9819F9819DCC0CFCC0CCE406FE446C36026766261B3373B7920939B193DB049C90CBED02DE586DF4814F2834FAC14F941ACD4CACD4CAC56EAC6AE5C2AF54AAF95D68A5EC84DA9032964268CA39694333B5769AB39CAAFB42A72E7316BE1C4405EC63C401FC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE001FFE003FF8007FF000FFE001FFC003FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE0C1FFE003EF8787FF060F1E1E1E3C387878F870F1F1C1C7E3C3C7C7071F8E0E3F181CFE3838FCE07;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h3F8C0E7F3818FE7039FCC067F980CFF30198E6033F9886E3900CCE671306C637199CCC1B389864F36069F6C1B7ED834FDB069FB40D3F4812CEB2699B4ED634BCA82AF937551B5E2E16A2DB9C8597392B2E7516816A2442D6EA0D076D1B4EDA6A82B3B5DB70C985F31878C01FF318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hFF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE10FF803FE187FC01CF1C7BC61CF3C71C71C71E31C79C31E38E78C39F38E78C39F3867CC19F9867CC19F9833E60DF9833E60CFD813F60CCC813F204CEC1BF226C6C0BBB32C2CC99B72424CD997B434E58D79414E58D3D41AF585BD6CAF286BCAEAFA82A6A4A9A92A3A6A8ABAA1AEA8EBAA12F2B4A58D696B1A7;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0FE00007FFFE0000FE0FE000FFFFFE0FF000001FFE0000FC0FC000EFFFFFF01FFFFFC001FFFF03F03F800FC0FE0000FC0FFF0007FFFC001FFFFFE003F80003E01FFFF03E03FFFF800000FFF07F000FFF07F80000007F0007FFF80FFF880000000FFFFC1FC007F8C400000003E03FFC0000673FFFFFFFFF001FE000007E07E07E07F00003FFFFFFE000FFE000FFFFFE07E07F00007F00007E07E001FFF000000FFFFFE000FFFF00E7FFFFF81F00FFFF83F8007E07C07FF8007C07FF80001FFE003F80001FFC03FFFFF01FFFFC00000FE003F83F8007C03FFFFFFE00007FF80001FFC0FC0FE000003F800000FC003FFE000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00007FFFFFFE0000FE300000003F03E01FFFFFE3100000000FFF000FC1FE318000000007F80003FFE338800000000077FFFE01CE73FFFFFFFFFF80F80FFE07E07E07E03E03FFC007F000FFF000FFF001FC0000FFFF80FFFF80FFFFC000007E03FF81F8007E03FFFFFFF001F8003FFFE001F81F00FFFFC0001F00FFFF8007FF83FC000007FF83FC0001F8003BFFFFFC07FFC000007FFFE0FE0FE003FC4000001F01FFE001FFFFCC00000007FF01FFFF83FC6200000003F800FC0FFFCC60000000007FFFE003FCE710000000003F01FFFF8C6300000000000FFF07F8E631000000000003F0007398CEFFFFFFFFFFFF00003F03F03F03F07F07F800000FFF000FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h000FFF88000007F00007F000077880000000FFFFFF00000067BFFFFFFF81F88FFFFFFF81F81F81F8003FF81F81F8007FF8003FFFE07FF8003FFFE43FFFE0FE003BC0001F01FFE0FE001FFFFC000007FF11FC600007CE3BFFFFFCE7FF38FFFFC6039339B39FECE7F13937DFFE183F7F379FC5E7C181E4DB7FFC5E7E169FC537FE020FA14DF8527E14B705E3A06F17C10DF041FC14A0FA2001F9E23E588D9283F0A0001FCDDC1C98F8D98102200003F23C55FF80CC3F23000001F1D835F8051EF6730800007F7FF86383579CE77FFFFC5F2047E7879A560F62B679A87981F4AA825EDA125ED6450BE326433E2C99B26C96A09C13A521F82FAE27D94406F1EB1800;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h01FC4AA6940001DC6E77FFFFFFF80039DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFE0003FFC007FFE0007EFFF800047FF3F0007FF8070FF803EF01F8F8FE31CFFCF819FFF819FE033C800038E67383F8E7EF8C807C003C00187C080C1F80BFC100FC60F07FE0FC0008003212EC02F1FFDE73FA6C21A9BC5A626DC7ABE1F4C03261983A91105F9C9C1CE43BD1E1F00003C7003F631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28~portadataout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hE4AA;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h387FF865C7800F1B387FFC76C780078D9C3FFE1963C001C6CE1FFF8CB9E000F3230FFFC34C7000389987FFF1B638001E6CE3FFF8CB1C00073271FFFE34CE0001CD9C7F0F8D33800073261F81E36CE03C1CC987C03CDB381F839263E00F12CE0FF0E498F001C4B387FC39263C0071ACC1FF86498F001E6B307FE1CB33C001CD661FFE396C700039A8C7FFC76D8E00073538FFF8EDB1C000E6A73FFF0DA670001C94C7FFF1B4CE07C19A9CFFFF3248E0FE19A98F81F32D9C1FE19599F00F32D9C3FE195B9F00F329987FF19533E00F36938FFF19533C00F36B30FFF19563800735B31FFF19573800712931FFF8DD3380039B598FC7C6A998001CD498F81E3559C0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h30E6ACCF807334CC1FC72D4C78039AACC3FE395267001CD76E1FF1DAB67000E6D663FF8C953300072AB61FFC655B3800395933FFF32A9980019B598FFE3254CE0019AACC3FE3B52678038D76607C39A939F83E654CE000725B31FFF8CA99E003CCB670FFE39539F80F1924707F872B31FFFE324CF0001CD671FFF0E498F00079A4707FC1C938F801E34CF01F03899C3FFFE1971E0003C66707FFF0C9C7C003E331E0FFE0F271FF47F1CC780000799C3FFFF0E71F00007CCF07FFF038C3F8001F8CF807FC078E0FF87FF0C7C00000F8F03FFFFE1C3F00003F0F80FFFF01C1FF801FF0FC007FC03E0FFFFFFE07E0000003E03FFFFFC07FC00000FF003FFFF000FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'hFF807FFE0000000001FFFFFFFFFC0000000007FFFFFFFFF8000000000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001FFFF0000FFFF0000FFFF0000FC1F83E0F8078FF870038FFC71E18E0E63F8CC03270E48F1B6036DFCD63D258756E69500AA615A9CDA4CE69C7564A95E6938EB226A9CCDA0C9C0358FCD602CC1919FEDF830C03C10003FF9CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF000001FFFFFC000007F807F03FF81E0003C3E1FC70FFC71C00399E01CCC7FF2661F99338189B1C32D8801B59EC49348C3B5C3CB32606C5522AAE369755;
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h03FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF087FC01FF1C3FC01EF1E3DE30E79E3DE38E38F38E38E38F1C63C618F9873C61CF9833E60CF9C33E60CFCC1BF20CFCC19F306FEC19F3066E409FB026640DF9126340DD933636658DB9612648DB961A7684BDA0A7286BCA0A7AC29EA6D7AC35EA657D41535757D495157B655D5157AA2DC90B6AA29EB0AFAC2AF324BCC92B374E4DD1137445D316F48DBD2F6843DE11871D42DE9782645195745DC892B3B4E1A4E8AC28EBF90E001F9E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000FFF0007FF0007FF0007FF8007FF8003FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE000FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FF8003FFC003FFC001FFE001FFC001FFE001FFE000FFF000FFE040FFF000FFF0707FF00079F0787CF87078787C3C787838387E3C3C7C381C7F1C1C7E181C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h7F1C0E3F1C0E7F8C063F8C063FCE073F8C073FC6033FCE0338E6019FE6219876119C6639983318DC333CD81B3C4C1B3E480D3E6C193F6CC59F240DBF24E69FB404B19666B0D672B0D27290DAF2B052FA905AFAA62A8D37AA856CDB32685378CBA6460A1859FA21C11526638DFE537AECB2432EAE45896ECDF4C8B204C765FC7066C61803FE319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h3FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h1FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC00FF007FC00FF803FE0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h0FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007F801FF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h07FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF8;
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ) # 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76~portadataout  & 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hAAE4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h90B337BF3353FFADCF0173A863AF27F3827E0301C00007FFF319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000001FFFFFFF8001E003F80007E07FFFF1E07FFE70F8000E30C0C1841BC3F86D83F3143187C10CD03FDF3D7FAAD5B48B2ED5341913AA61C394207EA17E8F15A7D89DA19A30F818022001007FFF3B98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'hFF801FF007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF00;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hB8CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~16 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~16_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(\inst|memoInt|fetchReset~0_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~16 .lut_mask = 16'hC088;
defparam \inst|memoInt|ftMem|dataOut~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \inst|memoInt|ftMem|dataOut[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[12] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \inst|memoInt|finalPosition~16 (
// Equation(s):
// \inst|memoInt|finalPosition~16_combout  = (\inst|memoInt|ftMem|dataOut [12] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|dataOut [12]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~16 .lut_mask = 16'h00F0;
defparam \inst|memoInt|finalPosition~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N29
dffeas \inst|memoInt|initialPosition[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[12] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \inst|memoInt|Add0~22 (
// Equation(s):
// \inst|memoInt|Add0~22_combout  = (\inst|memoInt|initialPosition [11] & (\inst|memoInt|Add0~21  & VCC)) # (!\inst|memoInt|initialPosition [11] & (!\inst|memoInt|Add0~21 ))
// \inst|memoInt|Add0~23  = CARRY((!\inst|memoInt|initialPosition [11] & !\inst|memoInt|Add0~21 ))

	.dataa(\inst|memoInt|initialPosition [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~21 ),
	.combout(\inst|memoInt|Add0~22_combout ),
	.cout(\inst|memoInt|Add0~23 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~22 .lut_mask = 16'hA505;
defparam \inst|memoInt|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \inst|memoInt|Add0~24 (
// Equation(s):
// \inst|memoInt|Add0~24_combout  = (\inst|memoInt|initialPosition [12] & ((GND) # (!\inst|memoInt|Add0~23 ))) # (!\inst|memoInt|initialPosition [12] & (\inst|memoInt|Add0~23  $ (GND)))
// \inst|memoInt|Add0~25  = CARRY((\inst|memoInt|initialPosition [12]) # (!\inst|memoInt|Add0~23 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~23 ),
	.combout(\inst|memoInt|Add0~24_combout ),
	.cout(\inst|memoInt|Add0~25 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~24 .lut_mask = 16'h3CCF;
defparam \inst|memoInt|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \inst|memoInt|Add0~26 (
// Equation(s):
// \inst|memoInt|Add0~26_combout  = (\inst|memoInt|initialPosition [13] & (\inst|memoInt|Add0~25  & VCC)) # (!\inst|memoInt|initialPosition [13] & (!\inst|memoInt|Add0~25 ))
// \inst|memoInt|Add0~27  = CARRY((!\inst|memoInt|initialPosition [13] & !\inst|memoInt|Add0~25 ))

	.dataa(gnd),
	.datab(\inst|memoInt|initialPosition [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~25 ),
	.combout(\inst|memoInt|Add0~26_combout ),
	.cout(\inst|memoInt|Add0~27 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~26 .lut_mask = 16'hC303;
defparam \inst|memoInt|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \inst|memoInt|Add1~24 (
// Equation(s):
// \inst|memoInt|Add1~24_combout  = (\inst|memoInt|addr [12] & (\inst|memoInt|Add1~23  $ (GND))) # (!\inst|memoInt|addr [12] & (!\inst|memoInt|Add1~23  & VCC))
// \inst|memoInt|Add1~25  = CARRY((\inst|memoInt|addr [12] & !\inst|memoInt|Add1~23 ))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~23 ),
	.combout(\inst|memoInt|Add1~24_combout ),
	.cout(\inst|memoInt|Add1~25 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~24 .lut_mask = 16'hC30C;
defparam \inst|memoInt|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \inst|memoInt|Add1~26 (
// Equation(s):
// \inst|memoInt|Add1~26_combout  = (\inst|memoInt|addr [13] & (!\inst|memoInt|Add1~25 )) # (!\inst|memoInt|addr [13] & ((\inst|memoInt|Add1~25 ) # (GND)))
// \inst|memoInt|Add1~27  = CARRY((!\inst|memoInt|Add1~25 ) # (!\inst|memoInt|addr [13]))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~25 ),
	.combout(\inst|memoInt|Add1~26_combout ),
	.cout(\inst|memoInt|Add1~27 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~26 .lut_mask = 16'h3C3F;
defparam \inst|memoInt|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \inst|memoInt|addr~14 (
// Equation(s):
// \inst|memoInt|addr~14_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~26_combout ) # ((\inst|memoInt|Add1~26_combout  & \inst|memoInt|addr~7_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|Add1~26_combout  & 
// \inst|memoInt|addr~7_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~26_combout ),
	.datac(\inst|memoInt|Add1~26_combout ),
	.datad(\inst|memoInt|addr~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~14 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \inst|memoInt|addr[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[13] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[13]~3 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[13]~3_combout  = (\inst|memoInt|ftMem|state.00~q  & (!\inst|memoInt|ftMem|state.END~q  & \inst|memoInt|addr [13]))

	.dataa(\inst|memoInt|ftMem|state.00~q ),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|addr [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[13]~3 .lut_mask = 16'h2020;
defparam \inst|memoInt|ftMem|addrOut[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|addrOut[13]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|addrOut~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE01FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FC01FC03F807F00FF00FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'hFF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03FC03F807F00FE01FC03FC03F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE00FE01FC03F807F00FF00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03F807F807F00FE01FC23FC07F8C7F00FE39FE239CE3B8C731CE739CE79CC6319E739CE73CC6798CF31CE619E633CC67986F30DF319E433EC37986F90CF209E413E837D86FB05F60BE413C827906FA05F609E413E997C827904F20DF619EC3398639CC03F807F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h001F398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF003FF001FF801FF800FFC00FFC007FC007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE003FF003FF003FF001FF801FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFC00FFC007FE007FE003FF003FF001FF001FF801FF801FF80;
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h4E58D39234F4CD9DBF2767C899FB067CC18FB067C63873FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0E03FFF8000FC7E0303F0FC0E07C1F83C1F03E0F83C0783E0F01E1FC3C03C7F870070FF1C00E3FE3061CF3C63E3381D8FE6601338CD8034E19B3CCB832E61B70CCDC34F9A300C9FEC60733F90E1C60063FE1C0181F81CFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003F03F01E03F03F03F03E01F07F83E00F87FC1E00787FE1C00387FF1C1E1C787CC3F8E700CE7FC660066387330032783B71E1B70191BF0D380B18F8DBC0998E1C9FF99E038CFF38FC30E00383FE0707F030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C67200000180;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h0FFC00FFC007FE007FE003FE003FF003FF003FF001FF801FF800FFC00FFC00FFC007FE007FE007FE003FF003FF001FF801FF801FF800FF800FFC00FFC007FE007FE003FF003FF003FF001FF001FF801FF820FFC00FFC307FE007BE3C7FE1879E1E3CF0C3871F1C78E1C38F8E38F0C1CFCE1C78E0C7E70E7C7063E7073E3033F3033F3031F3019F9019F9899FD9CD8C9E5869E4824F2C34FA6327B23A3937B1993D099FD819FC808F8C18387FC107FC401FC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE001FFE003FF8007FF000FFE001FFC003FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h000FFE003FF8007FF800FFE001FFC003FF8707FF001F7E1C1FFC3078F0F8F9F0E1E3C3E3C787870F1F8E0E3E381C7C7038F8E073F1C0C7E3018F8E073F180C7F3019FE47331D9E661B3E4816FCB02DD96059F241B3EDC367D90E47231D8E4673018FC6070F0E7C0C1FF8C01FF318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hFF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC30FF003FC30FF803DE38FF843CE3CF38638E3C73C61873C71C71873E71C71C33E30C79C31F30E78C39F3067CC19F3067CC09F3067CC09F3027CC09FB3266CCD9B3366;
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0FE00007FFFE0000FE0FE000FFFFFE0FF000001FFE0000FC0FC000EFFFFFF01FFFFFC001FFFF03F03F800FC0FE0000FC0FFF0007FFFC001FFFFFE003F80003E01FFFF03E03FFFF800000FFF07F000FFF07F80000007F0007FFF80FFF880000000FFFFC1FC007F8C400000003E03FFC0000673FFFFFFFFF001FE000007E07E07E07F00003FFFFFFE000FFE000FFFFFE07E07F00007F00007E07E001FFF000000FFFFFE000FFFF00E7FFFFF81F00FFFF83F8007E07C07FF8007C07FF80001FFE003F80001FFC03FFFFF01FFFFC00000FE003F83F8007C03FFFFFFE00007FF80001FFC0FC0FE000003F800000FC003FFE000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00007FFFFFFE0000FE300000003F03E01FFFFFE3100000000FFF000FC1FE318000000007F80003FFE338800000000077FFFE01CE73FFFFFFFFFF80F80FFE07E07E07E03E03FFC007F000FFF000FFF001FC0000FFFF80FFFF80FFFFC000007E03FF81F8007E03FFFFFFF001F8003FFFE001F81F00FFFFC0001F00FFFF8007FF83FC000007FF83FC0001F8003BFFFFFC07FFC000007FFFE0FE0FE003FC4000001F01FFE001FFFFCC00000007FF01FFFF83FC6200000003F800FC0FFFCC60000000007FFFE003FCE710000000003F01FFFF8C6300000000000FFF07F8E631000000000003F0007398CEFFFFFFFFFFFF00003F03F03F03F07F07F800000FFF000FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h000FFF88000007F00007F00007F880000000FFFFFF00000067BFFFFFFF81F80FFFFFFF81F81F81F8003FF81F81F8007FF8003FFFE07FF8003FFFE03FFFE0FE003FC0001F01FFE0FE001FFFFC000007FF01FFE00007C03BFFFFFC07FF00FFFFFE001F01F01FFC07FF01F01FFFF8007FF01FFC07FF8007C47FFFC07FF11FFCC7FFFE003F31FFCC7FF33FFC0C6000E7FF71FFDEFFF33F06200002100084022180186000003EFFE04007EFFE062000000FA2D9FFFF05D7630000000FEFC3722DA0F27308000000F5D7E2FC20DCE77FFFFFE03D001F5D6676A56A16A32DAFFE07747E2C1D3E2C197B0649030001E40C0DE4051F8304710007E0BFF81F44000EB91800;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h0003919B0C0000038E77FFFFFFF80039DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFE0003FFC007FFE0007EFFF800047FF3F0007FF8070FF803EF01FFF8003FFFFC001FFFF801FE03FC00003F1E0C03FFFFE070FFFC003C001FFC000C1FFF8001FFFC60007FFFFC00080033E1E3FCFFFFE1F6034FE067806C7E1BC7CC000C3FC38047FCE0083FE0FFE3E3FC1E1FF00003FF003F631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout ))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'hEC64;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'hC07FF81C3F800FE3C07FFC0E3F8007F1E03FFE071FC001F8F01FFF8387E000FC3C0FFFC0C3F0003F1E07FFF071F8001F8F03FFF838FC0007C381FFFE0C3E0001F1E07FFF830F80007C381FFFE0E3E0001F0E07FFFC38F80003E383FFFF0E3E0000F8E0FFFFC38F80003E383FFFF063C000078E0FFFFE18F00001F3C3FFFFC31E00003E707FFFF867C000078E0FFFFF0CF80000F1C1FFFFE19F00000E387FFFFC73C00001C70FF83F867C00003C70FF01F867807E03CE1FE01F8C780FF03CE1FC01F8C780FF03CE1F800F8CF01FF038E3F000F8CF03FF038C3F000F8CE07FF839C3E000F8CF07FF81CE3E0007C4F07FFC1C61F0003E6787FFE0E71F0001F3383F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'hFF0730F0000F13C3FFF8318F8000799C3FFFC19C780003CCE1FFFE1CC780001E4E1FFFF0E63C0000E671FFFF8663C00007370FFFFC331E000079387FFFC398F0000799C3FFFC39C780007CCE1FFFC1CE3E0001E33C1FFF839C3E0007C6781FFC0F387F001F8CF807F01E387F807F18F000003C70FFFFFC31F00000F8E0FFFFF863F00001F1C0FFFFE0C3F00003F1E03FFFE070FE0003F87807FFF0383FC003FC3E00FFE00E0FFF47FE0F8000000783FFFFFF07E0000003C0FFFFFFC0FC0000007C07FFFFF80FF000000FC03FFFFF00FFC00001FC00FFFFC00FFF0000FFC0007FE000FFFF803FFE0000000007FFFFFFFFE0000000007FFFFFFFFF0000000000FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'hFFFFFFFE0000000001FFFFFFFFFC0000000007FFFFFFFFF8000000000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001FFFF0000FFFF0000FFFF0000FFFF8000FFFF80007FFF80007E1F81F07C07C3FC3801C7FE3800E3FF183CE38798FE7300CC7F3980EC73D180667B98C0723FD8E0731FDC60F1000C7FF1801C3FE1E01C07C0FFFC10003FF9CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF000001FFFFFC000007FFFFF000001FFFFFC01E007F003F03FFC1E0003C3FFFC781F870F81F1C1FF1C7801C61F3C70C703D9FC390E1F8F66C06610F6799;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h3FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h1FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC00FF007FC00FF803FE0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h0FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007F801FF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h07FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF8;
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h03FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE107F803FE187FC01EE1C7FC21CF1C79C71C71E39C71C71E38E78C39F38E78C39F3863CE19F1863C619F9833E60CF9833E60CFD833E60CFCC1BF206ECC1BF2067C819FA227E889BA72669CB1A72C69EB0A7A429E50D79435F5056D614F284BD31272C69DB9B3676809F3063CF1801FE001F9E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000FFF0007FF0007FF0007FF8007FF8003FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE000FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FF8003FFC003FFC001FFE001FFC001FFE001FFE000FFF000FFE000FFF000FFF0007FF0007FF0007FF8007FF8003FF8003FF8003FFC003FFC001FFC001FFC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h001FFE001FFE000FFE000FFE000FFF000FFF0007FF000FFF0707FF8007DF8787EF8387C787C3E7C3C3C3C7E3C3C3E3C1C7F1C1E3E1C0E3F9E0E3F1C0E3F8E073F8C071F8C031FCC031FCE039FCC031FCE039FCC6198E4799864FC9034FC9016C6D38AC353EAC14BE4612DCD60ACC531A6C6BDA6069FB20E9F238C4023F86020F873E1803FE319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hADA8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'hEF710F803C63FF9C3F0183C00060DFFC0381FF01C00007FFF319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000001FFFFFFF80000003FFFFFFE0000001FF8001F007FFF03F00C07C07C3FF8E03FF0C0F8001F71FC0308307DCD9DB041E4333FE1C339E3E73E0013E7C8F1C103F9C3E03C007F8022001007FFFFB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'hFF801FF007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF00;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'hBC8C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~3 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~3_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.datac(\inst|memoInt|fetchReset~0_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~3 .lut_mask = 16'hE040;
defparam \inst|memoInt|ftMem|dataOut~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \inst|memoInt|ftMem|dataOut[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[13] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \inst|memoInt|finalPosition~2 (
// Equation(s):
// \inst|memoInt|finalPosition~2_combout  = (\inst|memoInt|ftMem|dataOut [13] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [13]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~2 .lut_mask = 16'h00CC;
defparam \inst|memoInt|finalPosition~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N25
dffeas \inst|memoInt|initialPosition[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[13] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \inst|memoInt|Add0~28 (
// Equation(s):
// \inst|memoInt|Add0~28_combout  = (\inst|memoInt|initialPosition [14] & ((GND) # (!\inst|memoInt|Add0~27 ))) # (!\inst|memoInt|initialPosition [14] & (\inst|memoInt|Add0~27  $ (GND)))
// \inst|memoInt|Add0~29  = CARRY((\inst|memoInt|initialPosition [14]) # (!\inst|memoInt|Add0~27 ))

	.dataa(\inst|memoInt|initialPosition [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add0~27 ),
	.combout(\inst|memoInt|Add0~28_combout ),
	.cout(\inst|memoInt|Add0~29 ));
// synopsys translate_off
defparam \inst|memoInt|Add0~28 .lut_mask = 16'h5AAF;
defparam \inst|memoInt|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \inst|memoInt|Add1~28 (
// Equation(s):
// \inst|memoInt|Add1~28_combout  = (\inst|memoInt|addr [14] & (\inst|memoInt|Add1~27  $ (GND))) # (!\inst|memoInt|addr [14] & (!\inst|memoInt|Add1~27  & VCC))
// \inst|memoInt|Add1~29  = CARRY((\inst|memoInt|addr [14] & !\inst|memoInt|Add1~27 ))

	.dataa(gnd),
	.datab(\inst|memoInt|addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~27 ),
	.combout(\inst|memoInt|Add1~28_combout ),
	.cout(\inst|memoInt|Add1~29 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~28 .lut_mask = 16'hC30C;
defparam \inst|memoInt|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \inst|memoInt|addr~17 (
// Equation(s):
// \inst|memoInt|addr~17_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~28_combout ) # ((\inst|memoInt|addr~7_combout  & \inst|memoInt|Add1~28_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|addr~7_combout  & 
// \inst|memoInt|Add1~28_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~28_combout ),
	.datac(\inst|memoInt|addr~7_combout ),
	.datad(\inst|memoInt|Add1~28_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~17 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \inst|memoInt|addr[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[14] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[14]~2 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[14]~2_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|addr [14]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|addr [14]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[14]~2 .lut_mask = 16'h3000;
defparam \inst|memoInt|ftMem|addrOut[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|addrOut[14]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|addrOut~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE01FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FC01FC03F807F00FF10FE01FC03F807F00FF01FE21FC03F807F80FF00FE01FC23FC07F807F00FE01FE03FC43F807F00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'hFF01FE01FC03F8C7F80FF00FE01FC03FC07F887F00FE01FC03FC43F807F18FE01FC23FC03F887F00FE11FE03FC43F807F08FF01FE31FC03F847F80FF10FE01FC63FC4739C7718C639CE739CF319C633CC63986F98CF219E613CC27C86790CF309E613EC37C86FD04F209B61BEC366827D049B0DB6CA34966BAC5328A651AEB35D4299457285750AEA15CE2BD12BA85F56AF6156DD3D524AB9596A92ED28D253CA4B989568CED192627CC4C747566E115122E23DBC7B700B890E0DEDE3DBD83800507FEF5F3F41458008F4E7F9C8007C68E5872F3E29A383FB37F25691241229A5434A077EEACEC2A59A543BF41797F1E0AC9DD5DAC07CECE7D5CF41B96AEA14B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h001F398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF003FF001FF801FF800FFC00FFC007FC007FE007FE007FE003FF003FF001FF801FF820FF800FFC20FFC00FFC107FE007FE003FF003FF003FF001FF801FF801FF820FFC00FFC107FE007FE187FE007FE083FF003FF041FF801FF860FFC00FFC30FFC00FFC107FE007FE1C3FF0C3CF1E1C70E1C78F1E38F1C38F;
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h4BA82AB4AB97CB1E8D1DADECA742539FF0D44C18315A82C70D598007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0201FFFC0007FFF0000FFFE0003FFF80807FFF0001FFFC0403FFF8000FFFE0301FFFC0007FFF0180FFFE0001FFF80C03FFF0000FFFE0601FFFC0007FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hF0380FFFE0003FFF80C07FFF0001FFFC0603FFF8000FEFE0FC1FCFC1F07C1F07F0F83E0FC1E0787FC7C0F0FF0E01E3FE1C0387F8700F1FF8E01E3FE38038FFC70073FF1C01C70F30039F7CE3867039878CE0E63E3380CC7C660331F9980363F3301C9FE4C7193FC98064E7367C49C66CF1260DB7F24C1B4FCD2065B1DA60CA7F6B39A5CEA4F2531953E5AC352FDAB04ABBAAC9AAC6AA7B2A0559F54DCA542B6C564733A6273360A2C1B99EBBC60CC173C1E0B943983EAD86793AE81FCBB3B78C5AED611E8DE27F5212C81F59B52038E75CB7208003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80200FFFFC0000FFFFC01007FFFE00007FFFE01003FFFE00003FFFE00803FFFF00003FFFF00C01FFFF80001FFFF80600FFFFC0000FFFF807007FFFC0000FFFFC03807FFFE00007FFFE01C03FFFF00003FFFF03F01FC7F01F01F01F07FC1F80F83FC1F00F87FF0F807C3FF0F003C3FF87801E3FF87001E3FFC3800E1FFC3800E3C1F38;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h0071F3E387871C079C3C39E0718FE39C01CC7F18C038CFF98C30E67FCCC00CCF7CCC7E2679E663C66607667E36E03367F32601927F92601927F9A4FC9261924FC96C0DADFE528E6A5834A9FA593CAAB0D526352A72B69EA4B869EB09317CFCD89E0817FA49FE5E83D31D229B6EA037BE9E14D5B1723635BE31D8FFFFEE86DEB90D4C0A9739DCC39599D031C03FE3319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C6720000019E;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0FE00007FFFE0000FE0FE000FFFFFE0FF000001FFE0000FC0FC000EFFFFFF01FFFFFC001FFFF03F03F800FC0FE0000FC0FFF0007FFFC001FFFFFE003F80003E01FFFF03E03FFFF800000FFF07F000FFF07F80000007F0007FFF80FFF880000000FFFFC1FC007F8C400000003E03FFC0000673FFFFFFFFF001FE000007E07E07E07F00003FFFFFFE000FFE000FFFFFE07E07F00007F00007E07E001FFF000000FFFFFE000FFFF10E7FFFFF81F00FFFF83F8007E07C07FF8007C07FF80001FFE003B80001FFCC3FFFFF11FFF9C00000EE003F83B8007CE3FFFFFEE00007FB80001FFC0FC0C60000031800000CC003F86000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h001E7FFFFFC6000086300000003F23E71FFFF863100000004FF3000DC186318000000006380013F06338800000003E77FFFE71CE73FFFFFFFFFF98D9CFFE27627627663673F8C006301CFE301CFC30018C003CFFFFBCFFFFBCFFE0C000066673F99988067EF3FFFFFC3001980F3FFC201999993CFFE0C0019B3CFFF080F7F1930C0000F7F1930C0019181F3BFFFFE4E7E0C0001F7FFC6EC64C60020C4000039339F8607DFFC0CC000001E7FB79FFE1B20C6200000012181ECCEFC0CC600000003E7FF060020CE71000000007B379FF808C630000000003EFC13618E631000000000072107E7398CEFFFFFFFFFF8100072372372372376374180007EFC103EF81;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h03CB818800003410003410003498800000FEFFFF010000FE67BFFFFFF0BD9B6FFFFFF0BD0BD099081F3F0BD099081F7E093FBFFC6F7E093FBFFE6B3FF82EC203A4C007D13DF82EC20FDFDC0C0007F7E16D23A003F451BBFFFF8517E146FFE43ACC4C44555B1554CE44D39F01EFC44CD3503CD032FE136A7E03EF41FAD03F25C187F773C804F3013CE880CAFD930033B80CEC823CFE88A47E3335DCED752FFDD50003E0D2A2D345CB2E45C82000FC15575C707CBA858300007EF6E189E9411F847308001F8729583C1AA6BCE77FFF13B794BB6AD01E5876852821B2FFCC22B1249573A8C5265468AC6224DEC70F52B7905DA9262B528FE65551B6B5D937B21800;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h760454227C0076244E77FFFFFC081F39DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFE0003FFC007FFE0E07EFE18FC047C33F1867EF8070FD9F3EF0F073B3DAE33FD0796FEF865FE62DD463126EAB273871B308AFF8504259F9785F40C1F7F11AFBD04616F781F7DF84B87311D647B8A7E329AF0BBE0C2C36F508ED7C31A1D5FA95EC8C64E88E142EBD12DC00D22F03FF33B1F3F631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h8E1C78E1CFC60E7C60E7E3063E3073F3033F3033F9819F9819DCC0CFCC0CCEC04FE446C36226767261A3363A7960939B193DA05BC90CBE9029E5869F5914F2835FA9DAF949AC95EA4D4E8C54F562AF542ADAA157AA154D30B7D24B42D06A6D64A12B13327B64DBAD1DBC9665D20E766799A8B5919BC6963A60C5DE8BDD0B6123B412FB830FBBF10A676E083731458E83A35744B947D1AAFAFA855E25A236E43A22A9E61600885992CE6AD620E2B5C4401FC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE001FFE003FF8007FF000FFE001FFC003FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8207FF001FFE001FFC007FF020FFF001FFC183FF8007FF040FFE003FFC103FF800FFE041FFE003FF8307FF000FFE081FFC007FF8207FF001FFC183FFC007FF060FFE001FFC183FF800FFF0C0FFE003FF8387FF800F1E1E1F3C3C3878FC78F1F1E1E3F1C1C7C7071FCE073F1C1C7F3818FC6073FCC067F381CFF3019FCC0673D80EFF31198660339C8E66199CCC7679B064F360DBE481B3CD834F96069F24097E539A7CB02D9B;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h4F6BB29CA46B7D4CDAF2A1ABF56153CA82A8D5055F548A635C154D573505A65B151C5592B92852F52E4DF2496E64BAE8CD74D099E8A39BD8B39DDC69D18DD1CA0C4074670611B29ADA1FB04DC3188BA2B13004DDA1C6D1455D6B2447112E8E5E7CD42F21B7AD8012D488C01FF318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC10FF803FE10FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hFF803FE007FC01FE007FC01FF087FC01FF083FC01FF003FE00FF003FE00FF843FE00FF841FE007F861FF007FC01FF007FC21FF007FC30FF003FC30FF803FE10FF803FE10FF803FE187FC01FE187FC01FF187FC01FF083FC01FF0C3FE00E70E3DE30E38F38E38E38F1863CE18F9873C61CF9833E60CF9C33E60CFCC13F204FCC19F306FEC19F3066EC09FB026640DF9336344D9D33436E58D39612E485BD61A7284BDA0A7286BCA4A7A82BEA657A83B2A757D5953675655D5157B675CD154AE25E9094CA29EB2B45A19B23641AD39674DB2C69CFDDAEEE88FBDDEE8ABAF1F0F0B72432097B421F0F8FB93A0ACE82FBD09EF0079701E54D783BE632E6AC59A3565;
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hD8AA;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h3FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h1FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC00FF007FC00FF803FE0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h0FF803FE10FF803FE007F803FE007FC01FF007FC01FF007FC01FF083FC00FF003FE00FF803FE00FF803FE00FF861FF007F861FF007FC21FF007FC00FF007FC00FF803FE10FF803FE10FF803FE107F803FE087FC01FF087FC01FF0C7FC01FF0C3FC00FF0C3FE00FF843FE00FF863FE00FF861FF007FC61FF007FC21FF007FC31FF007FC30FF803FE30FF803FE38FF803FE187F803FE187FC01FF1C7FC01FF1C7FC01FF0C3FE00FF0C3FE00FF8E3FE00FF8E3FE00FF861FF007FC61FF007FC31FF007FC30FF003BC30FF803FE38FF803FE38FF803FE187F801DE1C7FC01EF1C7FC01EF1C7FC01FF0C3FE00FF0E3FE00E78E3FE00F78E1FE00F7861FF007B871FF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h87BC71FF007BC70FF003BC38FF8039E38FF843DE38FF843DE387F841CE1C7FC01CF1C7FC21EF1C7FC21E71E3FE00E70E3FE10E78E3DE10F78E1FE10F38F1FF1873C71FF0873C71FF087BC70FF0C79C78F78C39E38F78C39E38FF843CE3C7B861CE3C7BC61CF1C7BC21C71C7BC31E71E3DE30E78E3DE30E78E3CE10E38E1CE18F38F1CF1873C71EF1871C71E70C71C78E70C39C78E78C39E38F78C38E3CF38638E3C73C61CE3C7BC61CF1C79C71C71E79C31C71E39E30E79E39E30E38E3CE38E38F1CE18F38F1CF1873CF1E71C71C71E71C71C78E78C39C78E78C38E38F38E38E3CF38E38E3C73C61CE3C71C71C71E79C71C71E39C71C71E39E30E79E38E38E38;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'hF3CE38E38F1CE38638F1C71871CF1C71C71C79E71C71C78C39E30C7CC39E30E7CE19F3067E619F3067E60DF9027E60CF98377604FD8323204FD9121226CC99A1A22C69CB0B72C69CB093A425E90579435E5257D415F5373D415B57ABECCB917AB6ACA8A78A2AEA8AED232F686A5216F494A2604D5B5A2D6C8B3B299698B3A2D173067CEE77614E5CEF485BC3098485A02092C7DC0DF8FC4D5DF7A1D803FE1B41F8239E2F14CDD81B7607E5AEF96BBA5F3A17FC05421E4E98134E5CCE988A03E362673A3E6736B027A26465ED8402955F7BBFF5A6FCFCB6001F9E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000FFF0F878F07078F0F87CF87078F87C3C78387C787C3E7C383C7C3E3E3C1C3C3C3E1F3E1C1E3E1F0F1E0E1E1E1F0F9F0E0F0F1F8F8F0F0F0F0F87CF8707878FC7C787878787C3C7C383C3C7E3E3C3C3C3C3E1E3E1C1E1E3F1F1E1E1E1E1F0F1F0E0F1F1F8F8F0F0F0F0F878F87078F8FC7C787878787C3C7C3838387E3C3C7E381C7F1C1E7F180C7F9C0E3F1C0E7F8C073F8C063BCC033FCC0338E6033FE66338663198E67998323898727C981B3CD8337ED8093E48197E4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h9CD3F2C0D3329E4BBA4E4B1ADF29994F6B095FB50D4FAD0558D586AFD522A86D92AC553AA82A994C2A3D4996BCD416B6D3E9BEB4D5A3B523514DEB214D14D099F66EB3946F6289EF468BCF4F0BE88773C88F77F67F8864CFA73B7648BC8A35539554F15464081D98180542B71102288A2176A9851957C1973258250E5AD166B354DA1803FE319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91~portadataout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hD9C8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h579E58C6AAFA00E6D10C6B149591286B79463D01C3C007FE3319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000001FF8003F83FE1FC387E0386387FF0DD8701EB30BFE09A8BECEB9EC5BE749730D38D2BBBCC6FFA317BD8B36597CC21EE83F24DB0761C6FC48B2C1FA89CA52641E1D632968282227F9007FFCDB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'hFF801FF007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF00;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'hA67FF9ACDB800C92B67E3C9349800649533C0E6BA4C1E1B5AD9E03B59A61F8CAB2CE00CD95B0FE36D56700769AD8FF994A938019596C7FC6A9498006D1523FF9AB5260F194548FFE6A95987E253527C39BA5643FCD4D59E072495B1FF36756700C9656CFFE49D5B803B595B3FF92F54E00656D4CF0E6BD53801DA6AB380ED7AA61F1B4DB6F00DAF3587F36D949C0195F4B1FE6D92930032BEB47FCCB356E00253D48FFC966AD87C68F2D1FFCAB2490FE6AFAB381CABB5B1FE6A0AA700CA99523FE6A0DA700CA8D167FF2A254E00CAC4B4F072BF55C00CAC6ACE032BF258FC4AF2A9C032BF358FE6C8CADC00948558FF356154C384A1AA8FF9A9ED6C7E2DFEACF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'hCED43AAC7F956154E036B86A47FCA8654C01B4F954F0654DA6E00D90656E032B82AC7E6AC0AAE00941D2E7FB57F2A6004B33547FCA80D57006AE0AB1F9AB02A9C06A8F55C01B6F9567FC97DAA383353CA587C6AFD563FC4B72ADC01B5F2A61032AE548FFE4BE5A780ED5934C7F9B71523FF92B2ACC006562B60B8ED656CFC79A8DB780392DB4C7FE6D9533E0E24D53300066B36E1FE33556C7807352D9C0039AAD98FFE336B67F478DAA6700019AACC3FF8CD698F0078D5338000E34B387FFE3B539F803C6498E0780F359C7FFF0E6CC3E001E24C701F83CCC70FFFF0E4E3F801F8CE3C07FC1C670FFFFC1C61F0000FC67C003803C703FFFFF070FC0000FE0F0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h007F801E07FFFFFE01FE000003FC0080380007FFFFFFFFF8000000000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001FFFF0000FC1F07F0F0071FFCE3E39C1CE7F990064C0DB3F349E6B60D531955F294F2DB0D6585B6FA8D3E4E86FC9A3C3CF1520FA28F6D53235855037C7BA75D6D5E5366CEAC801E97ABDFC74E4D5FE6192EA1CC10003FF9CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF000001FE01FC1FFF8707F871C00719C01CCCE1F24CE0D92CFF355982D5487094591AA55816D2D3D0493F16F40D9B510BB1FB35E54AE5A893D39740908C;
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) 
// # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout ))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hEC64;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~15 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~15_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57_combout ))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datab(\inst|memoInt|fetchReset~0_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~15 .lut_mask = 16'hC808;
defparam \inst|memoInt|ftMem|dataOut~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \inst|memoInt|ftMem|dataOut[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[11] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \inst|memoInt|finalPosition~15 (
// Equation(s):
// \inst|memoInt|finalPosition~15_combout  = (\inst|memoInt|ftMem|dataOut [11] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [11]),
	.datac(\SW[17]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~15 .lut_mask = 16'h0C0C;
defparam \inst|memoInt|finalPosition~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N23
dffeas \inst|memoInt|initialPosition[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[11] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \inst|memoInt|Add1~22 (
// Equation(s):
// \inst|memoInt|Add1~22_combout  = (\inst|memoInt|addr [11] & (!\inst|memoInt|Add1~21 )) # (!\inst|memoInt|addr [11] & ((\inst|memoInt|Add1~21 ) # (GND)))
// \inst|memoInt|Add1~23  = CARRY((!\inst|memoInt|Add1~21 ) # (!\inst|memoInt|addr [11]))

	.dataa(\inst|memoInt|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|memoInt|Add1~21 ),
	.combout(\inst|memoInt|Add1~22_combout ),
	.cout(\inst|memoInt|Add1~23 ));
// synopsys translate_off
defparam \inst|memoInt|Add1~22 .lut_mask = 16'h5A5F;
defparam \inst|memoInt|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \inst|memoInt|addr~12 (
// Equation(s):
// \inst|memoInt|addr~12_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~22_combout ) # ((\inst|memoInt|addr~7_combout  & \inst|memoInt|Add1~22_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|addr~7_combout  & 
// \inst|memoInt|Add1~22_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~22_combout ),
	.datac(\inst|memoInt|addr~7_combout ),
	.datad(\inst|memoInt|Add1~22_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~12 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \inst|memoInt|addr[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[11] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \inst|memoInt|addr~15 (
// Equation(s):
// \inst|memoInt|addr~15_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~24_combout ) # ((\inst|memoInt|Add1~24_combout  & \inst|memoInt|addr~7_combout )))) # (!\inst|memoInt|addr~6_combout  & (\inst|memoInt|Add1~24_combout  & 
// ((\inst|memoInt|addr~7_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add1~24_combout ),
	.datac(\inst|memoInt|Add0~24_combout ),
	.datad(\inst|memoInt|addr~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~15 .lut_mask = 16'hECA0;
defparam \inst|memoInt|addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \inst|memoInt|addr[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[12] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \inst|memoInt|finalPosition[13]~4 (
// Equation(s):
// \inst|memoInt|finalPosition[13]~4_combout  = (\SW[17]~input_o ) # ((\inst|memoInt|state.WAIT_FINAL~q  & \inst|memoInt|ftMem|state.END~q ))

	.dataa(\SW[17]~input_o ),
	.datab(\inst|memoInt|state.WAIT_FINAL~q ),
	.datac(gnd),
	.datad(\inst|memoInt|ftMem|state.END~q ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition[13]~4 .lut_mask = 16'hEEAA;
defparam \inst|memoInt|finalPosition[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \inst|memoInt|finalPosition[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[13] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \inst|memoInt|finalPosition[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[12] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \inst|memoInt|Equal0~8 (
// Equation(s):
// \inst|memoInt|Equal0~8_combout  = (\inst|memoInt|addr [12] & (\inst|memoInt|finalPosition [12] & (\inst|memoInt|finalPosition [13] $ (!\inst|memoInt|addr [13])))) # (!\inst|memoInt|addr [12] & (!\inst|memoInt|finalPosition [12] & 
// (\inst|memoInt|finalPosition [13] $ (!\inst|memoInt|addr [13]))))

	.dataa(\inst|memoInt|addr [12]),
	.datab(\inst|memoInt|finalPosition [13]),
	.datac(\inst|memoInt|finalPosition [12]),
	.datad(\inst|memoInt|addr [13]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~8 .lut_mask = 16'h8421;
defparam \inst|memoInt|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'hFFFFFFFC00000003FFFFFFFE00000001FFFFFFFF00000000FFFFFFFF800000003FFFFFFFC00000001FFFFFFFF00000000FFFFFFFF800000003FFFFFFFC00000001FFFFFFFF000000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFE00000000FFFFFFFF800000003FFFFFFFF000000007FFFFFFFE00000000FFFFFFFFC00000001FFFFFFFF800000003FFFFFFFF000000007FFFFFFFE000000007FFFFFFFE00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000000FFFFFFFFC00000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF0000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFE000000003FFFFFFFFC000000003FFFFFFFF8000000007FFFFFFFF000000000FFFFFFFFE000000001FFFFFFFFC000000001FFFFFFFFF0000000007FFFFFFFF8000000003FFFFFFFFE000000000FFFFFFFFF8000000007FFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFF0000000000FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'hFFFFFFFE0000000001FFFFFFFFFC0000000007FFFFFFFFF8000000000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001FFFF0000FFFF0000FFFF0000FFFF8000FFFF80007FFF80007FFF80007FFFC0003FFFC0003FFFE0001FFFE0001FFFF0000FFFF8000FFFF00007FFF80003FFF80003FFFC0001FFFC0001FFFC0001FFFC0000FFFC10003FF9CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFF0000007FFFFE000001F;
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'hFFFF0000007FFFFC000003FFFFE0000003FFFF01C00007FFF319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000001FFFFFFF80000003FFFFFFE0000001FFFFFFF00000003FFFFFFC0000000FFFFFFC00000007FFFFFF80000001FFFFFFC00000003FFFFFF00000007FFFFFF000000003FFFFF8022001007FFFFB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'hFF801FF007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF00;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h3FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h1FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC00FF007FC00FF803FE0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h0FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007F801FF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h07FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF8;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h03FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FFC01FF007FC01FF007FE00FF003FE00FF803FE00FF803FE00FF801FE001F9E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000FFF0007FF0007FF0007FF8007FF8003FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE000FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FF8003FFC003FFC001FFE001FFC001FFE001FFE000FFF000FFE000FFF000FFF0007FF0007FF0007FF8007FF8003FF8003FF8003FFC003FFC001FFC001FFC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h001FFE001FFE000FFE000FFE000FFF000FFF0007FF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF000FFF800FFF000FFF800FFF8007FF8007FF8007FF8007FFC003FFC003FFC001FFE001FFE001FFE000FFE000FFF000FFE0007FE0007FE0007FE1803FE319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hADA8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127~portadataout )) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ))))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hDDA0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE01FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FC01FC03F807F00FF00FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'hFF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03FC03F807F00FE01FC03FC03F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE00FE01FC03F807F00FF00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F00FF01FE03FC07F807F00FE01FE03FC07F807F00FF00FE01FC03FC07F80FF01FE01FC03F807F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h001F398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF003FF001FF801FF800FFC00FFC007FC007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE003FF003FF003FF001FF801FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFC00FFC007FE007FE003FF003FF001FF001FF801FF801FF80;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h7FC01FF007FC01FF803FE00FF803FE00FF803FE007F803FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0003FFFC0007FFF8001FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003FFFC0007FFF0001FFFE0003FFFC0007FFF8000FFFE0003FFFC0007FFE0000FFFC0003FFF00007FFE0001FFF80001FFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF80001FFFF80001FFFF80001FFFFC0000FFFFE0000FFFFE00007FFFF00003FFFF00003FFFF00001FFFF00001FFFF80000FFFF80000FFFF80000FFFF800007FFF030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000001F8;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hF0AC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h0FFC00FFC007FE007FE003FE003FF003FF003FF001FF801FF800FFC00FFC00FFC007FE007FE007FE003FF003FF001FF801FF801FF800FF800FFC00FFC007FE007FE003FF003FF003FF001FF001FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE007FF003FF003FF003FF003FF801FF801FF801FFC00FFC00FFC007FE007FE003FF003FF003FF801FF801FF800FF800FF8007FC007FC401FC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE001FFE003FF8007FF000FFE001FFC003FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC007FF800FFF001FFC003FF800FFF001FFC003FF8007FF001FFE003FFC007FF800FFF001FFE003FFC007FF8007FE001FFC003FF8007FF000FFC001FF8C01FF318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hFF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803FE00FFC03FF00;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0FE00007FFFE0000FE0FE000FFFFFE0FF000001FFE0000FC0FC000EFFFFFF01FFFFFC001FFFF03F03F800FC0FE0000FC0FFF0007FFFC001FFFFFE003F80003E01FFFF03E03FFFF800000FFF07F000FFF07F80000007F0007FFF80FFF880000000FFFFC1FC007F8C400000003E03FFC0000673FFFFFFFFF001FE000007E07E07E07F00003FFFFFFE000FFE000FFFFFE07E07F00007F00007E07E001FFF000000FFFFFE000FFFF00E7FFFFF81F00FFFF83F8007E07C07FF8007C07FF80001FFE003F80001FFC03FFFFF01FFFFC00000FE003F83F8007C03FFFFFFE00007FF80001FFC0FC0FE000003F800000FC003FFE000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00007FFFFFFE0000FE300000003F03E01FFFFFE3100000000FFF000FC1FE318000000007F80003FFE338800000000077FFFE01CE73FFFFFFFFFF80F80FFE07E07E07E03E03FFC007F000FFF000FFF001FC0000FFFF80FFFF80FFFFC000007E03FF81F8007E03FFFFFFF001F8003FFFE001F81F00FFFFC0001F00FFFF8007FF83FC000007FF83FC0001F8003BFFFFFC07FFC000007FFFE0FE0FE003FC4000001F01FFE001FFFFCC00000007FF01FFFF83FC6200000003F800FC0FFFCC60000000007FFFE003FCE710000000003F01FFFF8C6300000000000FFF07F8E631000000000003F0007398CEFFFFFFFFFFFF00003F03F03F03F07F07F800000FFF000FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h000FFF88000007F00007F00007F880000000FFFFFF00000067BFFFFFFF81F80FFFFFFF81F81F81F8003FF81F81F8007FF8003FFFE07FF8003FFFE03FFFE0FE003FC0001F01FFE0FE001FFFFC000007FF01FFE00007C03BFFFFFC07FF00FFFFFE001F01F01FFC07FF01F01FFFF8007FF01FFC07FF8007C07FFFC07FF01FFC07FFFE003F01FFC07FF03FFC0FE00007FF01FFC0FFF03FFE200003F000FC003F801FE0000000FFFFC0000FFFFE200000003E01FFFFFC1FE3000000000FFF03E03FFE730800000007F000FFE01CE77FFFFFFFFF00007F001F81F81F81F80FFFFFF00007FF8007FFC007E07F000001FC0001FC0001FFF10000003FFFFFC40000FF1800;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00001F83FC0000000E77FFFFFFF80039DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFE0003FFC007FFE0007EFFF800047FF3F0007FF8070FF803EF01FFF8003FFFFC001FFFF801FE03FC00003FFE0003FFFFE000FFFC003C001FFC000C1FFF8001FFFC60007FFFFC00080033FFE000FFFFFFF0007FFFE0000FFFF8000FFFFC0003FFC000FFF80000FFFFE0001FFFF00003FF003F631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout  & 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout  & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout ))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hEC64;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~0 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~0_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3_combout )))))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~0 .lut_mask = 16'h88A0;
defparam \inst|memoInt|ftMem|dataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \inst|memoInt|ftMem|dataOut[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[15] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \inst|memoInt|finalPosition~0 (
// Equation(s):
// \inst|memoInt|finalPosition~0_combout  = (\inst|memoInt|ftMem|dataOut [15] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|dataOut [15]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~0 .lut_mask = 16'h00CC;
defparam \inst|memoInt|finalPosition~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N27
dffeas \inst|memoInt|initialPosition[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|initialPosition[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|initialPosition [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|initialPosition[15] .is_wysiwyg = "true";
defparam \inst|memoInt|initialPosition[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N30
cycloneive_lcell_comb \inst|memoInt|Add0~30 (
// Equation(s):
// \inst|memoInt|Add0~30_combout  = \inst|memoInt|initialPosition [15] $ (!\inst|memoInt|Add0~29 )

	.dataa(\inst|memoInt|initialPosition [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|memoInt|Add0~29 ),
	.combout(\inst|memoInt|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Add0~30 .lut_mask = 16'hA5A5;
defparam \inst|memoInt|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \inst|memoInt|Add1~30 (
// Equation(s):
// \inst|memoInt|Add1~30_combout  = \inst|memoInt|Add1~29  $ (\inst|memoInt|addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|addr [15]),
	.cin(\inst|memoInt|Add1~29 ),
	.combout(\inst|memoInt|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Add1~30 .lut_mask = 16'h0FF0;
defparam \inst|memoInt|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \inst|memoInt|addr~16 (
// Equation(s):
// \inst|memoInt|addr~16_combout  = (\inst|memoInt|addr~6_combout  & ((\inst|memoInt|Add0~30_combout ) # ((\inst|memoInt|Add1~30_combout  & \inst|memoInt|addr~7_combout )))) # (!\inst|memoInt|addr~6_combout  & (((\inst|memoInt|Add1~30_combout  & 
// \inst|memoInt|addr~7_combout ))))

	.dataa(\inst|memoInt|addr~6_combout ),
	.datab(\inst|memoInt|Add0~30_combout ),
	.datac(\inst|memoInt|Add1~30_combout ),
	.datad(\inst|memoInt|addr~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|addr~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|addr~16 .lut_mask = 16'hF888;
defparam \inst|memoInt|addr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \inst|memoInt|addr[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|addr~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|addr[12]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|addr[15] .is_wysiwyg = "true";
defparam \inst|memoInt|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \inst|memoInt|finalPosition[15]~feeder (
// Equation(s):
// \inst|memoInt|finalPosition[15]~feeder_combout  = \inst|memoInt|finalPosition~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|finalPosition[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \inst|memoInt|finalPosition[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[15] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \inst|memoInt|finalPosition[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[14] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \inst|memoInt|Equal0~9 (
// Equation(s):
// \inst|memoInt|Equal0~9_combout  = (\inst|memoInt|addr [15] & (\inst|memoInt|finalPosition [15] & (\inst|memoInt|finalPosition [14] $ (!\inst|memoInt|addr [14])))) # (!\inst|memoInt|addr [15] & (!\inst|memoInt|finalPosition [15] & 
// (\inst|memoInt|finalPosition [14] $ (!\inst|memoInt|addr [14]))))

	.dataa(\inst|memoInt|addr [15]),
	.datab(\inst|memoInt|finalPosition [15]),
	.datac(\inst|memoInt|finalPosition [14]),
	.datad(\inst|memoInt|addr [14]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~9 .lut_mask = 16'h9009;
defparam \inst|memoInt|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N7
dffeas \inst|memoInt|finalPosition[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[1] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \inst|memoInt|finalPosition[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[0] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \inst|memoInt|Equal0~0 (
// Equation(s):
// \inst|memoInt|Equal0~0_combout  = (\inst|memoInt|finalPosition [1] & (\inst|memoInt|addr [1] & (\inst|memoInt|finalPosition [0] $ (!\inst|memoInt|addr [0])))) # (!\inst|memoInt|finalPosition [1] & (!\inst|memoInt|addr [1] & (\inst|memoInt|finalPosition 
// [0] $ (!\inst|memoInt|addr [0]))))

	.dataa(\inst|memoInt|finalPosition [1]),
	.datab(\inst|memoInt|addr [1]),
	.datac(\inst|memoInt|finalPosition [0]),
	.datad(\inst|memoInt|addr [0]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~0 .lut_mask = 16'h9009;
defparam \inst|memoInt|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \inst|memoInt|finalPosition[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[4] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \inst|memoInt|finalPosition[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[5] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \inst|memoInt|Equal0~2 (
// Equation(s):
// \inst|memoInt|Equal0~2_combout  = (\inst|memoInt|addr [4] & (\inst|memoInt|finalPosition [4] & (\inst|memoInt|addr [5] $ (!\inst|memoInt|finalPosition [5])))) # (!\inst|memoInt|addr [4] & (!\inst|memoInt|finalPosition [4] & (\inst|memoInt|addr [5] $ 
// (!\inst|memoInt|finalPosition [5]))))

	.dataa(\inst|memoInt|addr [4]),
	.datab(\inst|memoInt|addr [5]),
	.datac(\inst|memoInt|finalPosition [4]),
	.datad(\inst|memoInt|finalPosition [5]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~2 .lut_mask = 16'h8421;
defparam \inst|memoInt|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \inst|memoInt|finalPosition[3]~feeder (
// Equation(s):
// \inst|memoInt|finalPosition[3]~feeder_combout  = \inst|memoInt|finalPosition~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|finalPosition[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \inst|memoInt|finalPosition[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[3] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \inst|memoInt|finalPosition[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[2] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \inst|memoInt|Equal0~1 (
// Equation(s):
// \inst|memoInt|Equal0~1_combout  = (\inst|memoInt|finalPosition [3] & (\inst|memoInt|addr [3] & (\inst|memoInt|addr [2] $ (!\inst|memoInt|finalPosition [2])))) # (!\inst|memoInt|finalPosition [3] & (!\inst|memoInt|addr [3] & (\inst|memoInt|addr [2] $ 
// (!\inst|memoInt|finalPosition [2]))))

	.dataa(\inst|memoInt|finalPosition [3]),
	.datab(\inst|memoInt|addr [2]),
	.datac(\inst|memoInt|finalPosition [2]),
	.datad(\inst|memoInt|addr [3]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~1 .lut_mask = 16'h8241;
defparam \inst|memoInt|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N17
dffeas \inst|memoInt|finalPosition[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[6] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \inst|memoInt|finalPosition[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[7] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \inst|memoInt|Equal0~3 (
// Equation(s):
// \inst|memoInt|Equal0~3_combout  = (\inst|memoInt|addr [7] & (\inst|memoInt|finalPosition [7] & (\inst|memoInt|addr [6] $ (!\inst|memoInt|finalPosition [6])))) # (!\inst|memoInt|addr [7] & (!\inst|memoInt|finalPosition [7] & (\inst|memoInt|addr [6] $ 
// (!\inst|memoInt|finalPosition [6]))))

	.dataa(\inst|memoInt|addr [7]),
	.datab(\inst|memoInt|addr [6]),
	.datac(\inst|memoInt|finalPosition [6]),
	.datad(\inst|memoInt|finalPosition [7]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~3 .lut_mask = 16'h8241;
defparam \inst|memoInt|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \inst|memoInt|Equal0~4 (
// Equation(s):
// \inst|memoInt|Equal0~4_combout  = (\inst|memoInt|Equal0~0_combout  & (\inst|memoInt|Equal0~2_combout  & (\inst|memoInt|Equal0~1_combout  & \inst|memoInt|Equal0~3_combout )))

	.dataa(\inst|memoInt|Equal0~0_combout ),
	.datab(\inst|memoInt|Equal0~2_combout ),
	.datac(\inst|memoInt|Equal0~1_combout ),
	.datad(\inst|memoInt|Equal0~3_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~4 .lut_mask = 16'h8000;
defparam \inst|memoInt|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y37_N31
dffeas \inst|memoInt|finalPosition[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[11] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \inst|memoInt|finalPosition[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[10] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \inst|memoInt|Equal0~6 (
// Equation(s):
// \inst|memoInt|Equal0~6_combout  = (\inst|memoInt|addr [11] & (\inst|memoInt|finalPosition [11] & (\inst|memoInt|finalPosition [10] $ (!\inst|memoInt|addr [10])))) # (!\inst|memoInt|addr [11] & (!\inst|memoInt|finalPosition [11] & 
// (\inst|memoInt|finalPosition [10] $ (!\inst|memoInt|addr [10]))))

	.dataa(\inst|memoInt|addr [11]),
	.datab(\inst|memoInt|finalPosition [11]),
	.datac(\inst|memoInt|finalPosition [10]),
	.datad(\inst|memoInt|addr [10]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~6 .lut_mask = 16'h9009;
defparam \inst|memoInt|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \inst|memoInt|finalPosition[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[8] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \inst|memoInt|finalPosition[9]~feeder (
// Equation(s):
// \inst|memoInt|finalPosition[9]~feeder_combout  = \inst|memoInt|finalPosition~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~13_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition[9]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|finalPosition[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \inst|memoInt|finalPosition[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|finalPosition[13]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|finalPosition [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|finalPosition[9] .is_wysiwyg = "true";
defparam \inst|memoInt|finalPosition[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \inst|memoInt|Equal0~5 (
// Equation(s):
// \inst|memoInt|Equal0~5_combout  = (\inst|memoInt|addr [8] & (\inst|memoInt|finalPosition [8] & (\inst|memoInt|addr [9] $ (!\inst|memoInt|finalPosition [9])))) # (!\inst|memoInt|addr [8] & (!\inst|memoInt|finalPosition [8] & (\inst|memoInt|addr [9] $ 
// (!\inst|memoInt|finalPosition [9]))))

	.dataa(\inst|memoInt|addr [8]),
	.datab(\inst|memoInt|addr [9]),
	.datac(\inst|memoInt|finalPosition [8]),
	.datad(\inst|memoInt|finalPosition [9]),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~5 .lut_mask = 16'h8421;
defparam \inst|memoInt|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \inst|memoInt|Equal0~7 (
// Equation(s):
// \inst|memoInt|Equal0~7_combout  = (\inst|memoInt|Equal0~6_combout  & \inst|memoInt|Equal0~5_combout )

	.dataa(gnd),
	.datab(\inst|memoInt|Equal0~6_combout ),
	.datac(gnd),
	.datad(\inst|memoInt|Equal0~5_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~7 .lut_mask = 16'hCC00;
defparam \inst|memoInt|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \inst|memoInt|Equal0~10 (
// Equation(s):
// \inst|memoInt|Equal0~10_combout  = (\inst|memoInt|Equal0~8_combout  & (\inst|memoInt|Equal0~9_combout  & (\inst|memoInt|Equal0~4_combout  & \inst|memoInt|Equal0~7_combout )))

	.dataa(\inst|memoInt|Equal0~8_combout ),
	.datab(\inst|memoInt|Equal0~9_combout ),
	.datac(\inst|memoInt|Equal0~4_combout ),
	.datad(\inst|memoInt|Equal0~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Equal0~10 .lut_mask = 16'h8000;
defparam \inst|memoInt|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \inst|memoInt|Selector3~0 (
// Equation(s):
// \inst|memoInt|Selector3~0_combout  = (\inst|memoInt|Equal0~10_combout  & (!\inst|memoInt|always2~0_combout  & (\inst|memoInt|state.WAIT_ADDR~q ))) # (!\inst|memoInt|Equal0~10_combout  & ((\inst|memoInt|state.GET_ADDR~q ) # 
// ((!\inst|memoInt|always2~0_combout  & \inst|memoInt|state.WAIT_ADDR~q ))))

	.dataa(\inst|memoInt|Equal0~10_combout ),
	.datab(\inst|memoInt|always2~0_combout ),
	.datac(\inst|memoInt|state.WAIT_ADDR~q ),
	.datad(\inst|memoInt|state.GET_ADDR~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector3~0 .lut_mask = 16'h7530;
defparam \inst|memoInt|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \inst|memoInt|state.WAIT_ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.WAIT_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.WAIT_ADDR .is_wysiwyg = "true";
defparam \inst|memoInt|state.WAIT_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \inst|memoInt|Selector2~0 (
// Equation(s):
// \inst|memoInt|Selector2~0_combout  = (\inst|memoInt|state.SET_BEGINNING~q ) # ((\inst|memoInt|always2~0_combout  & \inst|memoInt|state.WAIT_ADDR~q ))

	.dataa(gnd),
	.datab(\inst|memoInt|always2~0_combout ),
	.datac(\inst|memoInt|state.WAIT_ADDR~q ),
	.datad(\inst|memoInt|state.SET_BEGINNING~q ),
	.cin(gnd),
	.combout(\inst|memoInt|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|Selector2~0 .lut_mask = 16'hFFC0;
defparam \inst|memoInt|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \inst|memoInt|state.GET_ADDR (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|state.GET_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|state.GET_ADDR .is_wysiwyg = "true";
defparam \inst|memoInt|state.GET_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \inst|memoInt|fetchReset~0 (
// Equation(s):
// \inst|memoInt|fetchReset~0_combout  = (!\inst|memoInt|state.GET_FINAL~q  & (!\inst|memoInt|state.GET_ADDR~q  & (!\inst|memoInt|state.GET_INITIAL~q  & !\SW[17]~input_o )))

	.dataa(\inst|memoInt|state.GET_FINAL~q ),
	.datab(\inst|memoInt|state.GET_ADDR~q ),
	.datac(\inst|memoInt|state.GET_INITIAL~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|fetchReset~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|fetchReset~0 .lut_mask = 16'h0001;
defparam \inst|memoInt|fetchReset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \inst|memoInt|ftMem|state~8 (
// Equation(s):
// \inst|memoInt|ftMem|state~8_combout  = (\inst|memoInt|fetchReset~0_combout  & (\inst|memoInt|ftMem|state.00~q  & !\inst|memoInt|ftMem|state.SET_ADDR~q ))

	.dataa(\inst|memoInt|fetchReset~0_combout ),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|ftMem|state.SET_ADDR~q ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|state~8 .lut_mask = 16'h00A0;
defparam \inst|memoInt|ftMem|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \inst|memoInt|ftMem|state.END (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|state.END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|state.END .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|state.END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \inst|memoInt|ftMem|addrOut[15]~1 (
// Equation(s):
// \inst|memoInt|ftMem|addrOut[15]~1_combout  = (!\inst|memoInt|ftMem|state.END~q  & (\inst|memoInt|ftMem|state.00~q  & \inst|memoInt|addr [15]))

	.dataa(gnd),
	.datab(\inst|memoInt|ftMem|state.END~q ),
	.datac(\inst|memoInt|ftMem|state.00~q ),
	.datad(\inst|memoInt|addr [15]),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|addrOut[15]~1 .lut_mask = 16'h3000;
defparam \inst|memoInt|ftMem|addrOut[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|addrOut[15]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|addrOut~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'hFF8007FC007FF003FF8003FE007FF801FFC001FF003FFE00FFE0007F801FFF003FF0003FC00FFFC01FF8000FF007FFE00FFC0007F803FFF803FE0001FC01FFFE01FF80007F007FFF803FE0001FE01FFFE00FF80003F807FFFC03FC0000FE01FFFF00FF00003F807FFFC03FC0000FE03FFFF80FF00001F80FFFFE03FC00003F01FFFFC07F800007E03FFFF80FF00000FC07FFFF01FE00001F80FFFFF03F800003F03FFFFE07F000007E03FFFFC07F000007E07FFFFC0FE000007C07FFFFC0FE000007C07FFFFC0FE000007C0FFFFFC0FC000007C0FFFFFC0FC000007C1FFFFFC1FC000007C0FFFFFE0FC000003C0FFFFFE07E000001E07FFFFF07E000000F07FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'hFFF83F000000F03FFFFFC1F000000783FFFFFE1F8000003C1FFFFFE0F8000001C1FFFFFF07C000001E0FFFFFF87C000000F0FFFFFFC3E000000707FFFFFC1F000000783FFFFFC1F8000003C1FFFFFE0FC000001F03FFFFFC1FC000003E07FFFFF03F8000007C07FFFFE03F800000F80FFFFFC07F000003F00FFFFF00FF000007E00FFFFE01FF00001FC00FFFFC01FFC0001FF001FFFC007FF8000FF8003FFC003FFF001FFE0000B8000FFFFFFFFF8000000007FFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFC000000000FFFFFFFFFE0000000007FFFFFFFFE0000000007FFFFFFFFF0000000000FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'hFFFFFFFE0000000001FFFFFFFFFC0000000007FFFFFFFFF8000000000C8EE31CC71C70638CCE3398C670138C670398DC6711807118E1DC20F018E71CE338C66319CCE318DC6031CFC00C7318C6318C730C639C030CE7388C6318C6388E00718C6318C6239C630C671C30C71DCE309E038E23863189CE718CE06318C738E61C31C47318C60E39C70E01C14719D8C6388F8E731CE711C20DC718CFE38C618639C0C631C78830C731C6718C7631C08E03C3988C719819CE7318CC6319CE318C318E31CC718CE31818E639C70FC3318C70E31CC6718E0C6318C6318DC631CC67119C633198CE7398C6230CE01C38C4318C70E3318C607E38C7231C0E3038E1C638C1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'hCE1398E7070CE3189C70C738CE318E718C638F8C6318E623FFE0001FFFF0000FFFF0000FFFF0000FFFF8000FFFF80007FFF80007FFF80007FFFC0003FFFC0003FFFE0001FC3E0781F01F0FF0F80F87F0F80307F8780783F83C0381F83E03C1F01FFFC0001FFFC0001FFFC0000FFFC10003FF9CE73811CE7218C7631CE0C7119C70798E718C61C31CE318E0C638E018C638CE739C638C711DCC78731C631CE339CC6319846338471838C631880E007184E739C6701D86C6338C631188E61C631CFFFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FFFFF000001FFFFFC000007FE07F007E01FE00FC07FE07E003F03FFC1E000701FFF078001E0FFF81E;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h03FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FE10FF803FE00FF803DE00F78438E18E38E38E38E18F3863CE1CF1873C60CF9831E70E78C30E38E38E3863CE08FF803FE00FF801FE001F9E318CE38E7063988E631C638C670CF18E30398E618C718E718E31CE38C3E18F18C6318C630E31;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h1CE7318CE7398CE318C639C6318E061E31C66639C1C7E3018C6631CCE631CC63F09C6318C638C718E731CC71C7198CE3399CE31C318E73039C6071018663987F86798E718E77FF000FFF0007FF0007FF0007FF8007FF8003FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE000FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF0007FF8007FF8007FF8007FF8003FFC003FF8003FFC003FFC001FFE001FFC001FFE001FFE000FFF000FFE000FFF000FFF0007FF0007FF0007FF8007FF8003FF8003FF8003FFC003FFC001FFC001FFC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h001FFE001FFE000FFE000FFE000FFF000FFF0007FF000FFF0007FF8007FF8007FF8007FF8003FFC003FFC003FFC003FFC001FFE001FFE001FFE001FFE000FFF000FFF000FFF000FFF000FFF800FFF000FFF800F9F8707878787038FC7038FE701CFF300CFF300C7F980E3F18063F9C061F8C061F8E071F0E0E0707FE0007FE0007FE1803FE319CC67338C709C631C1C63E38F1861C718E38E4398E0E2318F18E738C4E738CC623C11C6718E638E18C1C711C1F8E318C631CE338C76338CE0E39C79C39C6318C631818C6318C718C63E199CE73988C6318CC4E31C71C6318C70C3E018CE33988E2638F9C6E1F308E6739CC630E38E71CE3238E319C6718C07186;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h2339C6318E73018C06331CE3831E038C606318C72338CE318CE10420718E639C63198C6318C706398C63198871070E1861C218078730CE3388647318C463818638E318C638E18E6318C31C630C719FF03F01F01DFEE7F9FFFFC0FFF8007FF03F03F03F01FFC07FFFC0FFF8007FF800FE003F01FFC07FFFC07FFFE00007FF03FFC0FC003E01FFFFFC0FFF03FFE0000FFF03F03FF807FE01FFFFFC0FFF001FC007F000FC1FC007F00003FFFF00003FFC00007FFFFF07F800001FE000007F07F00077FFFFFE2000000FFF00007E07E019FFFFFFF80FFFFFE000FFE07E07E03FF81F80FFFF81FFE000FFE07FF8007E07FF00FFFF81FFC03FFFE001F8007C07FF81FF;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h3FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h1FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC00FF007FC00FF803FE0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h0FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007F801FF0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h07FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF8;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0] & (\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78~portadataout  & 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hAEA4;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h000F007FC07C007C00FE03FFFFE0000003FFFF01C00007FFF319CC6318C4301CE307C41C7008E38C730C63C4718C7E639CC730318C63918C38639CCE2739CC671918E7391C461111C078E31E38CE631C21CC731C718E719C6318E60070C38E311CE0000001FFFFFFF80000003FFFFFFE0000001FFFFFFF00000003FFF3FFC003C000FFC00FC007FFE07E0000F80FFFF21E00001C0CFFFE03C0001F01FFFC07F70E3F00063C003FFFFF8022001007FFFFB98C46309E38C71C318FE1863018C73980C631CE10E31CE3183808E318C63039C4C639CE738C1CC7031C63871CE38C6318C63319C66339CE730E00380738E3389C63B8C738C037018CE639CE3399C670;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'hE318CE319CC73138E38C6319CE231198E31C18C6311CE0238C7318E4718639CE23398E71871C3711C61CE39C718E31F18E63311CCE639CE6398E738CE6318E30319C6339CC6319C70E0631DC7087618C4E31C8CE11CE03C398E6339CE06331CE318E38C739C78CE3398CE739CC63C719CE3E39838E301F871C67318CC671E38E07E18C7C60738C71E1C738C4631C638701FF007FC01FF007FC01FF007FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FC00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'hFF007FC00FF807FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF803FC00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'hFF801FF007F801FF007FC01FF007FC01FF007FC00FF803FE00FF803FE00FF803FE007F803FE007FC01FF007FC01FF007FC01FF003FE01FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007F801FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007F801FE007FC01FF007FC01FF007FC01FF003FE00FF003FE00FF803FE00FF803FE00FF801FF007FC01FF007FC01FF007FC00FF007FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF007FC01FF00;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hBC8C;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~7_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'hE0FE00007FFFE003F800FE000FFFFFE0FE00007FFFE0000FE0FE000FFFFFE0FF000001FFE0000FC0FC000EFFFFFF01FFFFFC001FFFF03F03F800FC0FE0000FC0FFF0007FFFC001FFFFFE003F80003E01FFFF03E03FFFF800000FFF07F000FFF07F80000007F0007FFF80FFF880000000FFFFC1FC007F8C400000003E03FFC0000673FFFFFFFFF001FE000007E07E07E07F00003FFFFFFE000FFE000FFFFFE07E07F00007F00007E07E001FFF000000FFFFFE000FFFF00E7FFFFF81F00FFFF83F8007E07C07FF8007C07FF80001FFE003F80001FFC03FFFFF01FFFFC00000FE003F83F8007C03FFFFFFE00007FF80001FFC0FC0FE000003F800000FC003FFE000;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00007FFFFFFE0000FE300000003F03E01FFFFFE3100000000FFF000FC1FE318000000007F80003FFE338800000000077FFFE01CE73FFFFFFFFFF80F80FFE07E07E07E03E03FFC007F000FFF000FFF001FC0000FFFF80FFFF80FFFFC000007E03FF81F8007E03FFFFFFF001F8003FFFE001F81F00FFFFC0001F00FFFF8007FF83FC000007FF83FC0001F8003BFFFFFC07FFC000007FFFE0FE0FE003FC4000001F01FFE001FFFFCC00000007FF01FFFF83FC6200000003F800FC0FFFCC60000000007FFFE003FCE710000000003F01FFFF8C6300000000000FFF07F8E631000000000003F0007398CEFFFFFFFFFFFF00003F03F03F03F07F07F800000FFF000FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h000FFF88000007F00007F00007F880000000FFFFFF00000067BFFFFFFF81F80FFFFFFF81F81F81F8003FF81F81F8007FF8003FFFE07FF8003FFFE03FFFE0FE003FC0001F01FFE0FE001FFFFC000007FF01FFE00007C03BFFFFFC07FF00FFFFFE001F01F01FFC07FF01F01FFFF8007FF01FFC07FF8007C07FFFC07FF01FFC07FFFE003F01FFC07FF03FFC0FE00007FF01FFC0FFF03FFE200003F000FC003F801FE0000000FFFFC0000FFFFE200000003E21FFFFFC18E3000000000FFF03E23F0E730800000006301CFFEF1CE77FFFFFFFC300006301999999D99DDBCFFFF81001F7E081F7E0C0F426410000190400190C007DF81100001F3FFFE0C40000C71800;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00001F83FC0000000E77FFFFFFF80039DEE31B89C0E31C18C318E1CE7198EC62338CC063398C63038C631C387318E318E2388CE7318C631C18E47389CC6339C631C0318C6318E0C71839C73878638C318C46308C638738E718C7107083870388C718C718E31198C738C718C21C21B0C7BFFC00007FFFE0003FFC007FFE0007EFFF800047FF3F0007FF8070FF803EF01FFF8003FFFFC001FFFF801FE03FC00003FFE0003FFFFE000FFFC003C001FFC000C1FFF8001FFFC60007FFFFC00080033FFE000FFFFFFF1FC701FE07F8F81F8380FFFFC0003FFC000FFF80000FFFFE0001FFFF00003FF003F631998C67038CE3318C63818CE238C31DC6719CE7118E31CC;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h71CE107801C4318E6318C700E318C7188E718C631CE719CC6318C6731CE619C639CE639C7003000718C6319C631188E6338CE36318E66718E3863398E271871CE3318C66318C631CC631CC23080C731C3C238C406319CC66318CE10E338C6739CE066398C6319C700031CC66339C62719CC6719CE339C671881CE7398CC3038CF06738C7381C639CC718C238E718C670E31C670E118E38E038CE0CE3380E31C639C71DC630838C6318C639C63A19C631C711C661C639C60E671871C738C39C738CE318C71C7198C738E30E639C631CC63871CC67319C63E1C0FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE01FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03F807F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FC01FC03F807F00FF00FE01FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'hFF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03FC03F807F00FE01FC03FC03F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FE01FE01FC03F807F00FE00FE01FC03F807F00FF00FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FC03F807F807F00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F80FF00FE01FC03FC07F807F00FE01FE03FC03F807F00FF01FE01FC03F807F00FF01FE03FC07F807F00FE01FE03FC07F807F00E700FE01FC03FC07F80FF01FE01FC03F807F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h001F398C63318E6318C638C638C6398E07318E4E31C1C471C619C63398E731CC31C631C0E318E631C71C7318E7318C6321871CE31C718E40711CE738C71C71C61C718E731C631C6211C863181C463198C46319CE30398630638C63B886631C639C4E0738E7318C7338F186731C38801FF801FF801FF800FFC00FFC007FE007FE003FF003FF003FF003FF001FF801FF800FFC00FFC007FC007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE003FF003FF003FF001FF801FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FFC00FFC00FFC00FFC007FE007FE003FF003FF001FF001FF801FF801FF80;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1648w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h71C71C71C70C31E38038E00F7803FE00FF803FE007F803FE007F8007E6CC60C318C61C238C67318EC738DE0C704718C71998E639C46631CE718E31C618C738CE3187CC33039C61E718C70631C718E2338CE3018E78C601E3A18438E318C67318C6398078E318E0763988C63838C66339CE6318C78E11E1C43001C38C718C73038CC631818C73800E03C718C731CE39C6318C60333FF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0003FFF00007FFE0001FFFC0003FFF0000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80003FFF0000FFFE0001FFFC0007FF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0001FFF80007FFF0000FFFE0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0001FFFC0007FFF0000FFFE0003FFF80007FFF0000FFFC0001FFF80007FFF0000FFFE0003FFF80007FFF0001FFFC0003FFF8000FFFE0003FFFC0007FFF8001FFFE0003FFF8000FFFE0003FFFC0007FFF0001FFFE0003F9FC0C07C1F07E1F01E1FE3C03C7FC70078FF0C00E1FE3803C3FC70060FF0E01C1F83C0701E07FFE0001FFF80001FFE08003FF9CC631C39C638E0F19C66318C63181CE718C63398C6631DC66719C663398E6738C4E6398C1C6739CE631;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h11CE3E01C38C7184638E119CE319CC63198E39C62139CE718C70E1C6318C0E7388CC7398CE631CC7018CC639CC631C18F0078E019C67398C673188CE39C6318E6318C67801FFFF80000FFFFC0000FFFF800007FFFC00007FFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF80001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003FFFF00003FFFF00001FFFF80001FFFF80000FFFFC0000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00003FFFF00003FFFF00001FFFF00001FFFF00001FFFF80001FFFF80000FFFFC0000FFFFC00007FFFE00007FFFE00003FFFE00003FFFE00003F;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFF00003FFFF00001FFFF80001FFFF80000FFFF80000FFFF800007FFFC0000FFFFC00007FFFE00007FFFE00007FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF00003FFFF80001FFFF80001FFFF80001FE1FC0780FC07E0FF0F803E1FF87C00F0FFC380070FFE3800707FF1C00707FF1C00787FE0E00781FC0F00F803C0FFFF800007FFF030003FFF319CE63B1980C6638CE718E186303018E6139CE6318E638C731998E6331CC731861E0718C6301C01C738E1C06318C62339C6398471C46318E61C0C60388E318CE318DCE339CE321318E060C71CC639C7E21C61C38C238E0381C618C71C31870C6318CC7318CE6339CCE63188C672000001E6;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # 
// ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1] & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout  & 
// !\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hAAD8;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(\inst|memoInt|ftMem|addrOut~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\inst|memoInt|rom|altsyncram_component|auto_generated|rden_decode|w_anode1695w[3]~4_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\inst|memoInt|ftMem|addrOut[12]~16_combout ,\inst|memoInt|ftMem|addrOut[11]~15_combout ,\inst|memoInt|ftMem|addrOut[10]~14_combout ,\inst|memoInt|ftMem|addrOut[9]~13_combout ,\inst|memoInt|ftMem|addrOut[8]~12_combout ,\inst|memoInt|ftMem|addrOut[7]~11_combout ,
\inst|memoInt|ftMem|addrOut[6]~10_combout ,\inst|memoInt|ftMem|addrOut[5]~9_combout ,\inst|memoInt|ftMem|addrOut[4]~8_combout ,\inst|memoInt|ftMem|addrOut[3]~7_combout ,\inst|memoInt|ftMem|addrOut[2]~6_combout ,\inst|memoInt|ftMem|addrOut[1]~5_combout ,
\inst|memoInt|ftMem|addrOut[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .init_file = "initialization.hex";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "audioProcessor:inst|controllerMemory:memoInt|romMemory:rom|altsyncram:altsyncram_component|altsyncram_cjt3:auto_generated|ALTSYNCRAM";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h0FFC00FFC007FE007FE003FE003FF003FF003FF001FF801FF800FFC00FFC00FFC007FE007FE007FE003FF003FF001FF801FF801FF800FF800FFC00FFC007FE007FE003FF003FF003FF001FF001FF801FF800FFC00FFC007FE007FE007FE007FE003FF003FF001FF801FF800FF800FFC00FFC00FFC007FE007FE007FF003FF003FF003FF003FF801FF801F7801E3C70E1C78E1C7C70E3C7061C3871C3C7083E78C1F7801FF800FF800FF8007FC007FC401FC67319C80C47318C66338C63987C4719C63E398CE339C638318E300C619C70218C61B1CC718718318638398E739CE319CC66398C711C67398C7184E398CC6319CE71C1C6198E30380C31C63391CE71;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h881C738E3C719C633984E738CFC6718C631D01C6318E7198C6318E1E00FF800FFE001FFE003FF8007FF000FFE001FFC003FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC003FF800FFE001FFE003FF8007FF000FFE001FFC007FF8007FF001FFC003FFC007FF000FFE001FFC003FF800FFF;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h000FFE003FF8007FF800FFE001FFC003FF8007FF001FFE001FFC007FF000FFF001FFC003FF8007FF000FFE003FFC007FF800FFF001FFC003FF800FFF001FFC003FF80078F0E1E1E1E3C1C7E7038FCE071F9E0E3E3C1C3C7838F078E0E1F1C183FF8007FF000FFC001FF8C01FF318CE63318C7C638E718E18C718E71C0C0E718C660318E731CC631888E73918C718738C6311C0F08719C631C738E27187018E31E39C638311C0E31CE739C6318C6718C6318CC6199CE31C0471C718C671CE3198E38C303C8C338CE711CC6318ECE318C738E31C607318E7188C0FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hFF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE007F801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FE007FC01FF007FC01FF003FC01FF003FE00FF003FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF801FE00FF801FF007FC01FF007FC01FF007FC00FF003FC00FF803FE00FF803FE00FF803FE007FC01FF007FC01FF007FC01FF003FC01FF003FE00FF803FE00FF803FE00FF803FE00FF803FE00FF803CE18F3C63CF18;
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N6
cycloneive_lcell_comb \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7_combout  = (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ) # 
// ((!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30~portadataout  & 
// \inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datac(\inst|memoInt|rom|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hB8CC;
defparam \inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \inst|memoInt|ftMem|dataOut~2 (
// Equation(s):
// \inst|memoInt|ftMem|dataOut~2_combout  = (\inst|memoInt|fetchReset~0_combout  & ((\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & (\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5_combout )) # 
// (!\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2] & ((\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7_combout )))))

	.dataa(\inst|memoInt|rom|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.datac(\inst|memoInt|fetchReset~0_combout ),
	.datad(\inst|memoInt|rom|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|ftMem|dataOut~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut~2 .lut_mask = 16'hD080;
defparam \inst|memoInt|ftMem|dataOut~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N11
dffeas \inst|memoInt|ftMem|dataOut[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|ftMem|dataOut~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|ftMem|dataOut[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|ftMem|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|ftMem|dataOut[14] .is_wysiwyg = "true";
defparam \inst|memoInt|ftMem|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \inst|memoInt|finalPosition~1 (
// Equation(s):
// \inst|memoInt|finalPosition~1_combout  = (\inst|memoInt|ftMem|dataOut [14] & !\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|ftMem|dataOut [14]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\inst|memoInt|finalPosition~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|finalPosition~1 .lut_mask = 16'h00F0;
defparam \inst|memoInt|finalPosition~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \inst|memoInt|dataOut[14]~feeder (
// Equation(s):
// \inst|memoInt|dataOut[14]~feeder_combout  = \inst|memoInt|finalPosition~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~1_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|dataOut[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|dataOut[14]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|dataOut[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \inst|memoInt|dataOut[9]~0 (
// Equation(s):
// \inst|memoInt|dataOut[9]~0_combout  = (\SW[17]~input_o ) # ((\inst|memoInt|always2~0_combout  & \inst|memoInt|state.WAIT_ADDR~q ))

	.dataa(\SW[17]~input_o ),
	.datab(\inst|memoInt|always2~0_combout ),
	.datac(\inst|memoInt|state.WAIT_ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|dataOut[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|dataOut[9]~0 .lut_mask = 16'hEAEA;
defparam \inst|memoInt|dataOut[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \inst|memoInt|dataOut[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|dataOut[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[14] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \inst|memoInt|dataOut[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[13] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \inst|memoInt|dataOut[12]~feeder (
// Equation(s):
// \inst|memoInt|dataOut[12]~feeder_combout  = \inst|memoInt|finalPosition~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|memoInt|finalPosition~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|memoInt|dataOut[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|dataOut[12]~feeder .lut_mask = 16'hF0F0;
defparam \inst|memoInt|dataOut[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \inst|memoInt|dataOut[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|dataOut[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[12] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \inst|memoInt|dataOut[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[10] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \inst|memoInt|dataOut[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[9] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \inst|memoInt|dataOut[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[8] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \inst|memoInt|dataOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[7] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \inst|memoInt|dataOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[5] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N5
dffeas \inst|memoInt|dataOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[1] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \inst|memoInt|dataOut[15]~feeder (
// Equation(s):
// \inst|memoInt|dataOut[15]~feeder_combout  = \inst|memoInt|finalPosition~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|memoInt|finalPosition~0_combout ),
	.cin(gnd),
	.combout(\inst|memoInt|dataOut[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|memoInt|dataOut[15]~feeder .lut_mask = 16'hFF00;
defparam \inst|memoInt|dataOut[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \inst|memoInt|dataOut[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|dataOut[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[15] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \inst|memoInt|dataOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[6] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \inst|memoInt|dataOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[3] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \inst|codecInt|dataBuffer[19]~1 (
// Equation(s):
// \inst|codecInt|dataBuffer[19]~1_combout  = (\inst|codecInt|lrck_counter[2]~15_combout ) # ((\inst|codecInt|lrck_counter [4] & !\inst|codecInt|lrck_last~q ))

	.dataa(\inst|codecInt|lrck_counter[2]~15_combout ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer[19]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[19]~1 .lut_mask = 16'hAEAE;
defparam \inst|codecInt|dataBuffer[19]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \inst|memoInt|dataOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|memoInt|finalPosition~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[0] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \inst|codecInt|dataBuffer~32 (
// Equation(s):
// \inst|codecInt|dataBuffer~32_combout  = (!\SW[17]~input_o  & (\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [0] & !\inst|codecInt|lrck_last~q )))

	.dataa(\SW[17]~input_o ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|dataOut [0]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~32 .lut_mask = 16'h0040;
defparam \inst|codecInt|dataBuffer~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \inst|codecInt|dataBuffer~33 (
// Equation(s):
// \inst|codecInt|dataBuffer~33_combout  = (\inst|codecInt|dataBuffer~32_combout ) # ((!\inst|codecInt|dataBuffer[19]~1_combout  & \inst|codecInt|dataBuffer [0]))

	.dataa(gnd),
	.datab(\inst|codecInt|dataBuffer[19]~1_combout ),
	.datac(\inst|codecInt|dataBuffer [0]),
	.datad(\inst|codecInt|dataBuffer~32_combout ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~33 .lut_mask = 16'hFF30;
defparam \inst|codecInt|dataBuffer~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N7
dffeas \inst|codecInt|dataBuffer[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[0] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \inst|codecInt|dataBuffer~31 (
// Equation(s):
// \inst|codecInt|dataBuffer~31_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [0]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [1])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [0]))))

	.dataa(\inst|memoInt|dataOut [1]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|codecInt|dataBuffer [0]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~31 .lut_mask = 16'hFB08;
defparam \inst|codecInt|dataBuffer~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \inst|codecInt|dataBuffer[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[1] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \inst|memoInt|dataOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[2] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \inst|codecInt|dataBuffer~30 (
// Equation(s):
// \inst|codecInt|dataBuffer~30_combout  = (\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [1])) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & ((\inst|memoInt|dataOut [2]))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [1]))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|dataBuffer [1]),
	.datac(\inst|memoInt|dataOut [2]),
	.datad(\inst|codecInt|lrck_counter [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~30 .lut_mask = 16'hD8CC;
defparam \inst|codecInt|dataBuffer~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \inst|codecInt|dataBuffer[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[2] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \inst|codecInt|dataBuffer~29 (
// Equation(s):
// \inst|codecInt|dataBuffer~29_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [2]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [3])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [2]))))

	.dataa(\inst|memoInt|dataOut [3]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|codecInt|dataBuffer [2]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~29 .lut_mask = 16'hFB08;
defparam \inst|codecInt|dataBuffer~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \inst|codecInt|dataBuffer[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[3] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \inst|memoInt|dataOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[4] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \inst|codecInt|dataBuffer~28 (
// Equation(s):
// \inst|codecInt|dataBuffer~28_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [3])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & ((\inst|memoInt|dataOut [4]))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [3]))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|dataBuffer [3]),
	.datad(\inst|memoInt|dataOut [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~28 .lut_mask = 16'hF4B0;
defparam \inst|codecInt|dataBuffer~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \inst|codecInt|dataBuffer[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[4] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \inst|codecInt|dataBuffer~27 (
// Equation(s):
// \inst|codecInt|dataBuffer~27_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [4])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [5])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [4])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|dataOut [5]),
	.datad(\inst|codecInt|dataBuffer [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~27 .lut_mask = 16'hFB40;
defparam \inst|codecInt|dataBuffer~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \inst|codecInt|dataBuffer[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[5] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \inst|codecInt|dataBuffer~26 (
// Equation(s):
// \inst|codecInt|dataBuffer~26_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [5])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [6])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [5])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|memoInt|dataOut [6]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|dataBuffer [5]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~26 .lut_mask = 16'hEF40;
defparam \inst|codecInt|dataBuffer~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \inst|codecInt|dataBuffer[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[6] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \inst|codecInt|dataBuffer~25 (
// Equation(s):
// \inst|codecInt|dataBuffer~25_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [6])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [7])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [6])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|dataOut [7]),
	.datad(\inst|codecInt|dataBuffer [6]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~25 .lut_mask = 16'hFB40;
defparam \inst|codecInt|dataBuffer~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \inst|codecInt|dataBuffer[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[7] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \inst|codecInt|dataBuffer~24 (
// Equation(s):
// \inst|codecInt|dataBuffer~24_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [7])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [8])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [7])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|memoInt|dataOut [8]),
	.datac(\inst|codecInt|dataBuffer [7]),
	.datad(\inst|codecInt|lrck_counter [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~24 .lut_mask = 16'hE4F0;
defparam \inst|codecInt|dataBuffer~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \inst|codecInt|dataBuffer[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[8] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \inst|codecInt|dataBuffer~23 (
// Equation(s):
// \inst|codecInt|dataBuffer~23_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [8]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [9])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [8]))))

	.dataa(\inst|memoInt|dataOut [9]),
	.datab(\inst|codecInt|dataBuffer [8]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~23 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \inst|codecInt|dataBuffer[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[9] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \inst|codecInt|dataBuffer~22 (
// Equation(s):
// \inst|codecInt|dataBuffer~22_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [9]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [10])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [9]))))

	.dataa(\inst|memoInt|dataOut [10]),
	.datab(\inst|codecInt|dataBuffer [9]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~22 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \inst|codecInt|dataBuffer[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[10] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \inst|memoInt|dataOut[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|memoInt|finalPosition~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|memoInt|dataOut[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|memoInt|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|memoInt|dataOut[11] .is_wysiwyg = "true";
defparam \inst|memoInt|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \inst|codecInt|dataBuffer~21 (
// Equation(s):
// \inst|codecInt|dataBuffer~21_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [10])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [11]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [10]))))

	.dataa(\inst|codecInt|lrck_counter [4]),
	.datab(\inst|codecInt|lrck_last~q ),
	.datac(\inst|codecInt|dataBuffer [10]),
	.datad(\inst|memoInt|dataOut [11]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~21 .lut_mask = 16'hF2D0;
defparam \inst|codecInt|dataBuffer~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \inst|codecInt|dataBuffer[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[11] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \inst|codecInt|dataBuffer~20 (
// Equation(s):
// \inst|codecInt|dataBuffer~20_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [11])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [12]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [11]))

	.dataa(\inst|codecInt|dataBuffer [11]),
	.datab(\inst|memoInt|dataOut [12]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~20 .lut_mask = 16'hAACA;
defparam \inst|codecInt|dataBuffer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \inst|codecInt|dataBuffer[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[12] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \inst|codecInt|dataBuffer~19 (
// Equation(s):
// \inst|codecInt|dataBuffer~19_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [12]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [13])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [12]))))

	.dataa(\inst|memoInt|dataOut [13]),
	.datab(\inst|codecInt|dataBuffer [12]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~19 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \inst|codecInt|dataBuffer[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[13] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \inst|codecInt|dataBuffer~18 (
// Equation(s):
// \inst|codecInt|dataBuffer~18_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [13]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [14])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [13]))))

	.dataa(\inst|memoInt|dataOut [14]),
	.datab(\inst|codecInt|dataBuffer [13]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~18 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \inst|codecInt|dataBuffer[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[14] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \inst|codecInt|dataBuffer~17 (
// Equation(s):
// \inst|codecInt|dataBuffer~17_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [14]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [15])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [14]))))

	.dataa(\inst|memoInt|dataOut [15]),
	.datab(\inst|codecInt|dataBuffer [14]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~17 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \inst|codecInt|dataBuffer[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[15] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \inst|codecInt|dataBuffer~16 (
// Equation(s):
// \inst|codecInt|dataBuffer~16_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [15])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [0]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [15]))

	.dataa(\inst|codecInt|dataBuffer [15]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|memoInt|dataOut [0]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~16 .lut_mask = 16'hAEA2;
defparam \inst|codecInt|dataBuffer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \inst|codecInt|dataBuffer[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[16] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \inst|codecInt|dataBuffer~15 (
// Equation(s):
// \inst|codecInt|dataBuffer~15_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [16]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [1])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [16]))))

	.dataa(\inst|memoInt|dataOut [1]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|codecInt|dataBuffer [16]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~15 .lut_mask = 16'hFB08;
defparam \inst|codecInt|dataBuffer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \inst|codecInt|dataBuffer[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[17] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \inst|codecInt|dataBuffer~14 (
// Equation(s):
// \inst|codecInt|dataBuffer~14_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [17])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [2]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [17]))

	.dataa(\inst|codecInt|dataBuffer [17]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|memoInt|dataOut [2]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~14 .lut_mask = 16'hAEA2;
defparam \inst|codecInt|dataBuffer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \inst|codecInt|dataBuffer[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[18] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \inst|codecInt|dataBuffer~13 (
// Equation(s):
// \inst|codecInt|dataBuffer~13_combout  = (\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [18])) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & ((\inst|memoInt|dataOut [3]))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [18]))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|dataBuffer [18]),
	.datac(\inst|memoInt|dataOut [3]),
	.datad(\inst|codecInt|lrck_counter [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~13 .lut_mask = 16'hD8CC;
defparam \inst|codecInt|dataBuffer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \inst|codecInt|dataBuffer[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[19] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \inst|codecInt|dataBuffer~12 (
// Equation(s):
// \inst|codecInt|dataBuffer~12_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [19])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [4]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [19]))

	.dataa(\inst|codecInt|dataBuffer [19]),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|memoInt|dataOut [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~12 .lut_mask = 16'hAEA2;
defparam \inst|codecInt|dataBuffer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \inst|codecInt|dataBuffer[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[20] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \inst|codecInt|dataBuffer~11 (
// Equation(s):
// \inst|codecInt|dataBuffer~11_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [20])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [5])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [20])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|dataOut [5]),
	.datad(\inst|codecInt|dataBuffer [20]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~11 .lut_mask = 16'hFB40;
defparam \inst|codecInt|dataBuffer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \inst|codecInt|dataBuffer[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[21] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \inst|codecInt|dataBuffer~10 (
// Equation(s):
// \inst|codecInt|dataBuffer~10_combout  = (\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [21])) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & ((\inst|memoInt|dataOut [6]))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [21]))))

	.dataa(\inst|codecInt|dataBuffer [21]),
	.datab(\inst|memoInt|dataOut [6]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|codecInt|lrck_counter [4]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~10 .lut_mask = 16'hACAA;
defparam \inst|codecInt|dataBuffer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \inst|codecInt|dataBuffer[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[22] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \inst|codecInt|dataBuffer~9 (
// Equation(s):
// \inst|codecInt|dataBuffer~9_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [22])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [7])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [22])))))

	.dataa(\inst|codecInt|lrck_last~q ),
	.datab(\inst|codecInt|lrck_counter [4]),
	.datac(\inst|memoInt|dataOut [7]),
	.datad(\inst|codecInt|dataBuffer [22]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~9 .lut_mask = 16'hFB40;
defparam \inst|codecInt|dataBuffer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \inst|codecInt|dataBuffer[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[23] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \inst|codecInt|dataBuffer~8 (
// Equation(s):
// \inst|codecInt|dataBuffer~8_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [23]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [8])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [23]))))

	.dataa(\inst|codecInt|lrck_counter [4]),
	.datab(\inst|memoInt|dataOut [8]),
	.datac(\inst|codecInt|lrck_last~q ),
	.datad(\inst|codecInt|dataBuffer [23]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~8 .lut_mask = 16'hFD08;
defparam \inst|codecInt|dataBuffer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \inst|codecInt|dataBuffer[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[24] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \inst|codecInt|dataBuffer~7 (
// Equation(s):
// \inst|codecInt|dataBuffer~7_combout  = (\inst|codecInt|lrck_last~q  & (((\inst|codecInt|dataBuffer [24])))) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & (\inst|memoInt|dataOut [9])) # (!\inst|codecInt|lrck_counter [4] & 
// ((\inst|codecInt|dataBuffer [24])))))

	.dataa(\inst|memoInt|dataOut [9]),
	.datab(\inst|codecInt|lrck_last~q ),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|dataBuffer [24]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~7 .lut_mask = 16'hEF20;
defparam \inst|codecInt|dataBuffer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \inst|codecInt|dataBuffer[25] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[25] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \inst|codecInt|dataBuffer~6 (
// Equation(s):
// \inst|codecInt|dataBuffer~6_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [25]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [10])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [25]))))

	.dataa(\inst|memoInt|dataOut [10]),
	.datab(\inst|codecInt|dataBuffer [25]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~6 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \inst|codecInt|dataBuffer[26] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[26] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \inst|codecInt|dataBuffer~5 (
// Equation(s):
// \inst|codecInt|dataBuffer~5_combout  = (\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [26])) # (!\inst|codecInt|lrck_last~q  & ((\inst|codecInt|lrck_counter [4] & ((\inst|memoInt|dataOut [11]))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [26]))))

	.dataa(\inst|codecInt|dataBuffer [26]),
	.datab(\inst|codecInt|lrck_last~q ),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|memoInt|dataOut [11]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~5 .lut_mask = 16'hBA8A;
defparam \inst|codecInt|dataBuffer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \inst|codecInt|dataBuffer[27] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[27] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \inst|codecInt|dataBuffer~4 (
// Equation(s):
// \inst|codecInt|dataBuffer~4_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [27]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [12])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [27]))))

	.dataa(\inst|memoInt|dataOut [12]),
	.datab(\inst|codecInt|dataBuffer [27]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~4 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \inst|codecInt|dataBuffer[28] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[28] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \inst|codecInt|dataBuffer~3 (
// Equation(s):
// \inst|codecInt|dataBuffer~3_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [28]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [13])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [28]))))

	.dataa(\inst|memoInt|dataOut [13]),
	.datab(\inst|codecInt|dataBuffer [28]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~3 .lut_mask = 16'hCCAC;
defparam \inst|codecInt|dataBuffer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N13
dffeas \inst|codecInt|dataBuffer[29] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[29] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \inst|codecInt|dataBuffer~2 (
// Equation(s):
// \inst|codecInt|dataBuffer~2_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & ((\inst|codecInt|dataBuffer [29]))) # (!\inst|codecInt|lrck_last~q  & (\inst|memoInt|dataOut [14])))) # (!\inst|codecInt|lrck_counter [4] & 
// (((\inst|codecInt|dataBuffer [29]))))

	.dataa(\inst|codecInt|lrck_counter [4]),
	.datab(\inst|codecInt|lrck_last~q ),
	.datac(\inst|memoInt|dataOut [14]),
	.datad(\inst|codecInt|dataBuffer [29]),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~2 .lut_mask = 16'hFD20;
defparam \inst|codecInt|dataBuffer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \inst|codecInt|dataBuffer[30] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[30] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \inst|codecInt|dataBuffer~0 (
// Equation(s):
// \inst|codecInt|dataBuffer~0_combout  = (\inst|codecInt|lrck_counter [4] & ((\inst|codecInt|lrck_last~q  & (\inst|codecInt|dataBuffer [30])) # (!\inst|codecInt|lrck_last~q  & ((\inst|memoInt|dataOut [15]))))) # (!\inst|codecInt|lrck_counter [4] & 
// (\inst|codecInt|dataBuffer [30]))

	.dataa(\inst|codecInt|dataBuffer [30]),
	.datab(\inst|memoInt|dataOut [15]),
	.datac(\inst|codecInt|lrck_counter [4]),
	.datad(\inst|codecInt|lrck_last~q ),
	.cin(gnd),
	.combout(\inst|codecInt|dataBuffer~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|codecInt|dataBuffer~0 .lut_mask = 16'hAACA;
defparam \inst|codecInt|dataBuffer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \inst|codecInt|dataBuffer[31] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|codecInt|dataBuffer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[17]~input_o ),
	.sload(gnd),
	.ena(\inst|codecInt|dataBuffer[19]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|codecInt|dataBuffer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|codecInt|dataBuffer[31] .is_wysiwyg = "true";
defparam \inst|codecInt|dataBuffer[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
