<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_i2cm.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_i2cm.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__i2cm_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_i2cm.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_I2CM_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_I2CM_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the I2CM register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a62d869434c657a38d238e4ec259cab69">   46</a></span>&#160;<span class="preprocessor">#define I2CM_SA                 0x40020000  // I2C master slave address This </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                            <span class="comment">// register consists of eight bits, </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                            <span class="comment">// seven address bits (A6-A0), and </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                            <span class="comment">// a receive and send bit, which </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                            <span class="comment">// determines if the next operation </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                            <span class="comment">// is a receive (high) or transmit </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                            <span class="comment">// (low). </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#af10a388b5b556ccb05a689a1a7f9a341">   53</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL               0x40020004  // I2C master control and status </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                            <span class="comment">// This register accesses status </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// bits when read and control bits </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                            <span class="comment">// when written. When read, the </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// status register indicates the </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                            <span class="comment">// state of the I2C bus controller. </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// When written, the control </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// register configures the I2C </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// controller operation. The START </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                            <span class="comment">// bit generates the START or </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// REPEATED START condition. The </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                            <span class="comment">// STOP bit determines if the cycle </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                            <span class="comment">// stops at the end of the data </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// cycle or continues on to a </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                            <span class="comment">// repeated START condition. To </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// generate a single transmit </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                            <span class="comment">// cycle, the I2C master slave </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                            <span class="comment">// address (I2CMSA) register is </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// written with the desired </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// address, the R/S bit is cleared, </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// and this register is written </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// with ACK = X (0 or 1), STOP = 1, </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// START = 1, and RUN = 1 to </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// perform the operation and stop. </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// When the operation is completed </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// (or aborted due an error), an </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// interrupt becomes active and the </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// data may be read from the I2CMDR </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// register. When the I2C module </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// operates in master receiver </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// mode, the ACK bit is normally </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// set, causing the I2C bus </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// controller to automatically </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// transmit an acknowledge after </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// each byte. This bit must be </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// cleared when the I2C bus </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// controller requires no further </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// data to be transmitted from the </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// slave transmitter. </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a25af316fd2d03799708d429f89962d33">   92</a></span>&#160;<span class="preprocessor">#define I2CM_STAT               0x40020004  // I2C master control and status </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// This register accesses status </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// bits when read and control bits </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// when written. When read, the </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// status register indicates the </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// state of the I2C bus controller. </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                            <span class="comment">// When written, the control </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// register configures the I2C </span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// controller operation. The START </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// bit generates the START or </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// REPEATED START condition. The </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// STOP bit determines if the cycle </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// stops at the end of the data </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// cycle or continues on to a </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// repeated START condition. To </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                            <span class="comment">// generate a single transmit </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// cycle, the I2C master slave </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                            <span class="comment">// address (I2CMSA) register is </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// written with the desired </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// address, the R/S bit is cleared, </span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// and this register is written </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// with ACK = X (0 or 1), STOP = 1, </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// START = 1, and RUN = 1 to </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// perform the operation and stop. </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// When the operation is completed </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// (or aborted due an error), an </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// interrupt becomes active and the </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// data may be read from the I2CMDR </span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// register. When the I2C module </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// operates in master receiver </span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                            <span class="comment">// mode, the ACK bit is normally </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                            <span class="comment">// set, causing the I2C bus </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                            <span class="comment">// controller to automatically </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// transmit an acknowledge after </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                            <span class="comment">// each byte. This bit must be </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// cleared when the I2C bus </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// controller requires no further </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// data to be transmitted from the </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// slave transmitter. </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aaf1a98124cd370981f329c2dce1363b4">  131</a></span>&#160;<span class="preprocessor">#define I2CM_DR                 0x40020008  // I2C master data This register </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// contains the data to be </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// transmitted when in the master </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// transmit state and the data </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// received when in the master </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// receive state. </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a2026d4ee44af54c91240298cbbfb2491">  137</a></span>&#160;<span class="preprocessor">#define I2CM_TPR                0x4002000C  // I2C master timer period This </span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                                            <span class="comment">// register specifies the period of </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// the SCL clock. </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a7df10eb898e08324e4d5d313a3f3d544">  140</a></span>&#160;<span class="preprocessor">#define I2CM_IMR                0x40020010  // I2C master interrupt mask This </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// register controls whether a raw </span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// interrupt is promoted to a </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// controller interrupt. </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ae558c6536a1068b42684a8a58c88fb7e">  144</a></span>&#160;<span class="preprocessor">#define I2CM_RIS                0x40020014  // I2C master raw interrupt status </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// This register specifies whether </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// an interrupt is pending. </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a6893555e7045fe94e192b1a765f35b2a">  147</a></span>&#160;<span class="preprocessor">#define I2CM_MIS                0x40020018  // I2C master masked interrupt </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// status This register specifies </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// whether an interrupt was </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// signaled. </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aedcc0720745e7636ffd068fe3087d4eb">  151</a></span>&#160;<span class="preprocessor">#define I2CM_ICR                0x4002001C  // I2C master interrupt clear This </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// register clears the raw and </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// masked interrupts. </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a4479001a44d00b37ca8e94c144a905f2">  154</a></span>&#160;<span class="preprocessor">#define I2CM_CR                 0x40020020  // I2C master configuration This </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// register configures the mode </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// (master or slave) and sets the </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// interface for test mode </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                            <span class="comment">// loopback. </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_SA register.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aa48847639705a51420a7b741c62de5e7">  166</a></span>&#160;<span class="preprocessor">#define I2CM_SA_SA_M            0x000000FE  // I2C slave address </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a0d909b20b1fcadd41d72dadf633082f7">  167</a></span>&#160;<span class="preprocessor">#define I2CM_SA_SA_S            1</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a919a7ee471162807afaf54171c2e58e9">  168</a></span>&#160;<span class="preprocessor">#define I2CM_SA_RS              0x00000001  // Receive and send The R/S bit </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// specifies if the next operation </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// is a receive (high) or transmit </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="comment">// (low). 0: Transmit 1: Receive </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a81d6d7a794ec6e05890f32ace2acf14e">  172</a></span>&#160;<span class="preprocessor">#define I2CM_SA_RS_M            0x00000001</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a397641707e8dbb6732e40ab098d4a2ad">  173</a></span>&#160;<span class="preprocessor">#define I2CM_SA_RS_S            0</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_CTRL register.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aa19ab300be3856ad531703037d8228cb">  179</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_ACK           0x00000008  // Data acknowledge enable 0: The </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// received data byte is not </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// acknowledged automatically by </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// the master. 1: The received data </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// byte is acknowledged </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                            <span class="comment">// automatically by the master. </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a5e9a2e4310e83a2252ebde4a18afd83b">  185</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_ACK_M         0x00000008</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a35fc941cf3c3b1cacdd06bc4f7da4d94">  186</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_ACK_S         3</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ad63185e6a516c6b72f7b543e1d78ff4c">  187</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_STOP          0x00000004  // Generate STOP 0: The controller </span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                            <span class="comment">// does not generate the STOP </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// condition. 1: The controller </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// generates the STOP condition. </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#af06d87f4318805681223fc20331e2c86">  191</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_STOP_M        0x00000004</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a39e090bc7d19cb414f3942d39351797f">  192</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_STOP_S        2</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a99db444912466b0894a79be4b7d26020">  193</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_START         0x00000002  // Generate START 0: The </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// controller does not generate the </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// START condition. 1: The </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// controller generates the START </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// condition. </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#af0cf4d025c1eb6605469ec24046f4925">  198</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_START_M       0x00000002</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aa101e10c2ab22ac734c662eb3e2bdbab">  199</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_START_S       1</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a8be70649f026bbef93d7a98ca6bbef2e">  200</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_RUN           0x00000001  // I2C master enable 0: The master </span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// is disabled. 1: The master is </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// enabled to transmit or receive </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// data. When the BUSY bit is set, </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// the other status bits are not </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// valid. </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a01d2fd5e2c2e6b39a78f3b6bb601f142">  206</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_RUN_M         0x00000001</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a63a2fde21519261c72be9551cef72518">  207</a></span>&#160;<span class="preprocessor">#define I2CM_CTRL_RUN_S         0</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_STAT register.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a4d236569bd9c14882b1b39d04d5d8512">  213</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSBSY        0x00000040  // Bus busy 0: The I2C bus is </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// idle. 1: The I2C bus is busy. </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                            <span class="comment">// The bit changes based on the </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                                            <span class="comment">// START and STOP conditions. </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a05484bbd0ad145cb27cac3caa884fefe">  217</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSBSY_M      0x00000040</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#abe593f5ce9e0074c491cc01da74a8bea">  218</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSBSY_S      6</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ab41b9f15f1696927ac819f865076d566">  219</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_IDLE          0x00000020  // I2C idle 0: The I2C controller </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                            <span class="comment">// is not idle. 1: The I2C </span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                            <span class="comment">// controller is idle. </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aa8f91dd27b0fee1a48d404a9c5643877">  222</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_IDLE_M        0x00000020</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aedb9c96995ba67574dd1fcfa3e36f607">  223</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_IDLE_S        5</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a4fb5e48bb9b0f3b61584f8ecb6138f32">  224</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ARBLST        0x00000010  // Arbitration lost 0: The I2C </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// controller won arbitration. 1: </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                            <span class="comment">// The I2C controller lost </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// arbitration. </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a3c2722e5c44d0d75b52c792209cd6d7a">  228</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ARBLST_M      0x00000010</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aa14d3c8e5782355a1581090151c720e6">  229</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ARBLST_S      4</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a2761c5c504fb6ab550af50ef79fc5e7d">  230</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_DATACK        0x00000008  // Acknowledge data 0: The </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                            <span class="comment">// transmited data was </span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                            <span class="comment">// acknowledged. 1: The transmited </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                            <span class="comment">// data was not acknowledged. </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a727c6952a1eeea05cb0e995b6cda0b23">  234</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_DATACK_M      0x00000008</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a04b6f1330359180b5ad9852af79e3ae2">  235</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_DATACK_S      3</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a28fc2484e9853794d4bdeed79d5b46cf">  236</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ADRACK        0x00000004  // Acknowledge address 0: The </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                                            <span class="comment">// transmited address was </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                            <span class="comment">// acknowledged. 1: The transmited </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                            <span class="comment">// address was not acknowledged. </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ae6ebde6acad61e991b8b9871e3765625">  240</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ADRACK_M      0x00000004</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a404699504471a935e2e2e510c5bcf5b0">  241</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ADRACK_S      2</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a39123ceb6d47b0b2cc8231972f508196">  242</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ERROR         0x00000002  // Error 0: No error was detected </span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                            <span class="comment">// on the last operation. 1: An </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                            <span class="comment">// error occurred on the last </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                                            <span class="comment">// operation. </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ad8ff4b2e69abb8c9b8be87893b074fd4">  246</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ERROR_M       0x00000002</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a01d2a85547d717db4bb6e79fc516b079">  247</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_ERROR_S       1</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a2bffabff2606025f49ecc8dfca1d92c8">  248</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSY          0x00000001  // I2C busy 0: The controller is </span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="comment">// idle. 1: The controller is busy. </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                            <span class="comment">// When the BUSY bit is set, the </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                            <span class="comment">// other status bits are not valid. </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a43821847454788311a22e25c0c5979b7">  252</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSY_M        0x00000001</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#af82d3ccb0cf3a5d2c59aea803442b59e">  253</a></span>&#160;<span class="preprocessor">#define I2CM_STAT_BUSY_S        0</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_DR register.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a26ecc3b83ce4743b97aeb7f99be95237">  259</a></span>&#160;<span class="preprocessor">#define I2CM_DR_DATA_M          0x000000FF  // Data transferred Data </span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                            <span class="comment">// transferred during transaction </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a9c4edb369ea58a92762c539559e7733e">  261</a></span>&#160;<span class="preprocessor">#define I2CM_DR_DATA_S          0</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_TPR register.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ad9299eb98155058b879bb43290c2f745">  267</a></span>&#160;<span class="preprocessor">#define I2CM_TPR_TPR_M          0x0000007F  // SCL clock period This field </span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="comment">// specifies the period of the SCL </span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                            <span class="comment">// clock. SCL_PRD = 2 * </span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                                            <span class="comment">// (1+TPR)*(SCL_LP + </span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="comment">// SCL_HP)*CLK_PRD where: SCL_PRD </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                            <span class="comment">// is the SCL line period (I2C </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                            <span class="comment">// clock). TPR is the timer period </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                                            <span class="comment">// register value (range of 1 to </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                                            <span class="comment">// 127) SCL_LP is the SCL low </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                                            <span class="comment">// period (fixed at 6). SCL_HP is </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                            <span class="comment">// the SCL high period (fixed at </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                                            <span class="comment">// 4). CLK_PRD is the system clock </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                            <span class="comment">// period in ns. </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a32d87c7395c55aedb02748c0d3c352a6">  280</a></span>&#160;<span class="preprocessor">#define I2CM_TPR_TPR_S          0</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_IMR register.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a20b2d0bc6b7a6bd2c30a5e60efadf91f">  286</a></span>&#160;<span class="preprocessor">#define I2CM_IMR_IM             0x00000001  // Interrupt mask 1: The master </span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                            <span class="comment">// interrupt is sent to the </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                            <span class="comment">// interrupt controller when the </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                                            <span class="comment">// RIS bit in the I2CMRIS register </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                                            <span class="comment">// is set. 0: The RIS interrupt is </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                                            <span class="comment">// suppressed and not sent to the </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <span class="comment">// interrupt controller. </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a087663c6589a82fb7afd8ddf43930192">  293</a></span>&#160;<span class="preprocessor">#define I2CM_IMR_IM_M           0x00000001</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a28422026fc082b294f9273237e828530">  294</a></span>&#160;<span class="preprocessor">#define I2CM_IMR_IM_S           0</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_RIS register.</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a43cb9430560560d07fe10b0bcc4a947e">  300</a></span>&#160;<span class="preprocessor">#define I2CM_RIS_RIS            0x00000001  // Raw interrupt status 1: A </span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                                            <span class="comment">// master interrupt is pending. 0: </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                            <span class="comment">// No interrupt This bit is cleared </span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// by writing 1 to the IC bit in </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                                            <span class="comment">// the I2CMICR register. </span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a55602f5142ebfa9ee2e662d26821e974">  305</a></span>&#160;<span class="preprocessor">#define I2CM_RIS_RIS_M          0x00000001</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a73c140e6555962607f3de3383fcc6112">  306</a></span>&#160;<span class="preprocessor">#define I2CM_RIS_RIS_S          0</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_MIS register.</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a9f102e5c49be759fa43fbc98f2b1fbc4">  312</a></span>&#160;<span class="preprocessor">#define I2CM_MIS_MIS            0x00000001  // Masked interrupt status 1: An </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// unmasked master interrupt is </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                            <span class="comment">// pending. 0: An interrupt has not </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// occurred or is masked. This bit </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                                            <span class="comment">// is cleared by writing 1 to the </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// IC bit in the I2CMICR register. </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#ad9dd4858cfe376e60b5b3fc7f0568a86">  318</a></span>&#160;<span class="preprocessor">#define I2CM_MIS_MIS_M          0x00000001</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a1656c6b9fb8d989a774651621dce72ab">  319</a></span>&#160;<span class="preprocessor">#define I2CM_MIS_MIS_S          0</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_ICR register.</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a34be95f7058b3af8d64d32380e666282">  325</a></span>&#160;<span class="preprocessor">#define I2CM_ICR_IC             0x00000001  // Interrupt clear Writing 1 to </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                            <span class="comment">// this bit clears the RIS bit in </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                            <span class="comment">// the I2CMRIS register and the MIS </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                            <span class="comment">// bit in the I2CMMIS register. </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                                            <span class="comment">// Reading this register returns no </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;                                            <span class="comment">// meaningful data. </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a235b1c921e70a0a4997b9bc93520eae4">  331</a></span>&#160;<span class="preprocessor">#define I2CM_ICR_IC_M           0x00000001</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a7c8fabda4a077fa959545cc7e6829000">  332</a></span>&#160;<span class="preprocessor">#define I2CM_ICR_IC_S           0</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// The following are defines for the bit fields in the I2CM_CR register.</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#afcc1f8548ed538ebbca37409a98d2ee1">  338</a></span>&#160;<span class="preprocessor">#define I2CM_CR_SFE             0x00000020  // I2C slave function enable 1: </span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                            <span class="comment">// Slave mode is enabled. 0: Slave </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// mode is disabled. </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aaae398a9dd45ab6de4f76623541df84a">  341</a></span>&#160;<span class="preprocessor">#define I2CM_CR_SFE_M           0x00000020</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aad5395f77c2418bca270f6d4056aee35">  342</a></span>&#160;<span class="preprocessor">#define I2CM_CR_SFE_S           5</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aaf18c5663872b75b67867c36280ae3ca">  343</a></span>&#160;<span class="preprocessor">#define I2CM_CR_MFE             0x00000010  // I2C master function enable 1: </span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// Master mode is enabled. 0: </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                            <span class="comment">// Master mode is disabled. </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a3bbe06ecdd1f088b9b574739870583a8">  346</a></span>&#160;<span class="preprocessor">#define I2CM_CR_MFE_M           0x00000010</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#aedb958230c7b138caa231e548560f324">  347</a></span>&#160;<span class="preprocessor">#define I2CM_CR_MFE_S           4</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a55928b3eab03f9e9769071e32fa96992">  348</a></span>&#160;<span class="preprocessor">#define I2CM_CR_LPBK            0x00000001  // I2C loopback 1: The controller </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                                            <span class="comment">// in a test mode loopback </span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                                            <span class="comment">// configuration. 0: Normal </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                                            <span class="comment">// operation </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a5bf7dac576ff5b2b32b0ff76ee7374ba">  352</a></span>&#160;<span class="preprocessor">#define I2CM_CR_LPBK_M          0x00000001</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="hw__i2cm_8h.html#a248e65160a6dafa8b25a984759f0c00f">  353</a></span>&#160;<span class="preprocessor">#define I2CM_CR_LPBK_S          0</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif // __HW_I2CM_H__</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
