read -sv run_verilog_mid/adder_32b_14_80_dff972477a378a56ba117724aa210604.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_14_80_dff972477a378a56ba117724aa210604_yosys.v
