set ::env(PROJECT_NAME) corrtop
set ::env(DESIGN_TOP) corrtop_ent
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/bluetooth/rtl/HEC_gen
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/bluetooth/rtl/HEC_gen/HEC_gen.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
