// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _k2c_matmul_HH_
#define _k2c_matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "WebModel_fadd_32ncud.h"
#include "WebModel_fmul_32ndEe.h"
#include "WebModel_mul_64s_bkb.h"
#include "WebModel_mul_64nseOg.h"
#include "WebModel_mul_128nfYi.h"
#include "WebModel_mac_mulag8j.h"
#include "WebModel_mac_mulahbi.h"
#include "WebModel_mul_mul_ibs.h"

namespace ap_rtl {

struct k2c_matmul : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<32> > C_d0;
    sc_in< sc_lv<32> > C_q0;
    sc_out< sc_lv<15> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_lv<15> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_in< sc_lv<32> > A_q1;
    sc_in< sc_lv<64> > B_offset;
    sc_in< sc_lv<64> > outrows;
    sc_in< sc_lv<64> > outcols;
    sc_in< sc_lv<64> > innerdim;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    k2c_matmul(sc_module_name name);
    SC_HAS_PROCESS(k2c_matmul);

    ~k2c_matmul();

    sc_trace_file* mVcdFile;

    WebModel_fadd_32ncud<1,5,32,32,32>* WebModel_fadd_32ncud_U6;
    WebModel_fmul_32ndEe<1,3,32,32,32>* WebModel_fmul_32ndEe_U7;
    WebModel_mul_64s_bkb<1,2,64,64,64>* WebModel_mul_64s_bkb_U8;
    WebModel_mul_64nseOg<1,2,64,64,128>* WebModel_mul_64nseOg_U9;
    WebModel_mul_128nfYi<1,2,128,64,192>* WebModel_mul_128nfYi_U10;
    WebModel_mac_mulag8j<1,1,16,16,16,16>* WebModel_mac_mulag8j_U11;
    WebModel_mac_mulag8j<1,1,16,16,16,16>* WebModel_mac_mulag8j_U12;
    WebModel_mac_mulahbi<1,1,16,16,16,16>* WebModel_mac_mulahbi_U13;
    WebModel_mul_mul_ibs<1,1,16,16,16>* WebModel_mul_mul_ibs_U14;
    WebModel_mul_mul_ibs<1,1,16,16,16>* WebModel_mul_mul_ibs_U15;
    sc_signal< sc_lv<13> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<192> > indvar_flatten3_reg_131;
    sc_signal< sc_lv<64> > k_reg_143;
    sc_signal< sc_lv<128> > indvar_flatten_reg_154;
    sc_signal< sc_lv<64> > i_reg_165;
    sc_signal< sc_lv<64> > j_reg_176;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > grp_fu_197_p2;
    sc_signal< sc_lv<64> > tmp_reg_474;
    sc_signal< sc_lv<15> > a10_fu_213_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<16> > tmp_32_fu_219_p1;
    sc_signal< sc_lv<16> > tmp_32_reg_487;
    sc_signal< sc_lv<1> > exitcond3_fu_208_p2;
    sc_signal< sc_lv<128> > grp_fu_228_p2;
    sc_signal< sc_lv<128> > bound_reg_502;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > tmp_31_fu_234_p1;
    sc_signal< sc_lv<16> > tmp_31_reg_508;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<16> > tmp_30_fu_249_p1;
    sc_signal< sc_lv<16> > tmp_30_reg_524;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<192> > grp_fu_243_p2;
    sc_signal< sc_lv<192> > bound5_reg_531;
    sc_signal< sc_lv<1> > exitcond_mid_fu_252_p2;
    sc_signal< sc_lv<1> > exitcond_mid_reg_536;
    sc_signal< sc_lv<16> > tmp_33_fu_257_p1;
    sc_signal< sc_lv<16> > tmp_33_reg_541;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > tmp_34_fu_261_p1;
    sc_signal< sc_lv<16> > tmp_34_reg_546;
    sc_signal< sc_lv<16> > grp_fu_421_p3;
    sc_signal< sc_lv<16> > sum_reg_551;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten3_fu_265_p2;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_556;
    sc_signal< sc_lv<1> > exitcond_flatten3_reg_556_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_270_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_560;
    sc_signal< sc_lv<64> > i_mid_fu_275_p3;
    sc_signal< sc_lv<64> > i_mid_reg_568;
    sc_signal< sc_lv<16> > tmp_35_fu_289_p1;
    sc_signal< sc_lv<16> > tmp_35_reg_574;
    sc_signal< sc_lv<1> > exitcond_mid3_fu_298_p3;
    sc_signal< sc_lv<1> > exitcond_mid3_reg_580;
    sc_signal< sc_lv<64> > k_mid2_fu_305_p3;
    sc_signal< sc_lv<64> > k_mid2_reg_587;
    sc_signal< sc_lv<64> > j_mid2_fu_319_p3;
    sc_signal< sc_lv<64> > j_mid2_reg_592;
    sc_signal< sc_lv<16> > tmp_37_fu_327_p1;
    sc_signal< sc_lv<16> > tmp_37_reg_597;
    sc_signal< sc_lv<128> > indvar_flatten_op_fu_331_p2;
    sc_signal< sc_lv<128> > indvar_flatten_op_reg_603;
    sc_signal< sc_lv<16> > k_cast_mid2_fu_337_p3;
    sc_signal< sc_lv<16> > k_cast_mid2_reg_608;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<16> > grp_fu_428_p3;
    sc_signal< sc_lv<16> > tmp1_mid2_reg_613;
    sc_signal< sc_lv<16> > tmp_36_fu_347_p1;
    sc_signal< sc_lv<16> > tmp_36_reg_618;
    sc_signal< sc_lv<64> > i_mid2_fu_351_p3;
    sc_signal< sc_lv<64> > i_mid2_reg_624;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<16> > outrowidx_fu_440_p2;
    sc_signal< sc_lv<16> > outrowidx_reg_639;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<192> > indvar_flatten_next3_fu_382_p2;
    sc_signal< sc_lv<192> > indvar_flatten_next3_reg_644;
    sc_signal< sc_lv<32> > B_load_3_reg_649;
    sc_signal< sc_lv<32> > B_load_reg_654;
    sc_signal< sc_lv<16> > outrowidx_mid1_fu_444_p2;
    sc_signal< sc_lv<16> > outrowidx_mid1_reg_659;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<15> > C_addr_3_reg_664;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<64> > j_1_fu_410_p2;
    sc_signal< sc_lv<64> > j_1_reg_669;
    sc_signal< sc_lv<128> > indvar_flatten_next_fu_415_p3;
    sc_signal< sc_lv<128> > indvar_flatten_next_reg_674;
    sc_signal< sc_lv<32> > grp_fu_193_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_679;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_lv<15> > a_reg_120;
    sc_signal< sc_lv<192> > ap_phi_mux_indvar_flatten3_phi_fu_135_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > ap_phi_mux_k_phi_fu_147_p4;
    sc_signal< sc_lv<128> > ap_phi_mux_indvar_flatten_phi_fu_158_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_i_phi_fu_169_p4;
    sc_signal< sc_lv<64> > ap_phi_mux_j_phi_fu_180_p4;
    sc_signal< sc_lv<64> > a_cast_fu_203_p1;
    sc_signal< sc_lv<64> > sum_cast_mid2_fu_368_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > sum3_cast_fu_377_p1;
    sc_signal< sc_lv<64> > sum2_cast_fu_405_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<32> > grp_fu_187_p2;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > cast_fu_222_p0;
    sc_signal< sc_lv<64> > cast2_fu_225_p0;
    sc_signal< sc_lv<64> > grp_fu_228_p0;
    sc_signal< sc_lv<64> > grp_fu_228_p1;
    sc_signal< sc_lv<128> > grp_fu_243_p0;
    sc_signal< sc_lv<64> > grp_fu_243_p1;
    sc_signal< sc_lv<64> > tmp_30_fu_249_p0;
    sc_signal< sc_lv<64> > exitcond_mid_fu_252_p0;
    sc_signal< sc_lv<64> > k_s_fu_283_p2;
    sc_signal< sc_lv<64> > exitcond_fu_293_p1;
    sc_signal< sc_lv<1> > exitcond_fu_293_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_313_p2;
    sc_signal< sc_lv<64> > i_4_fu_342_p2;
    sc_signal< sc_lv<16> > grp_fu_434_p3;
    sc_signal< sc_lv<16> > sum_cast_mid219_v_fu_357_p3;
    sc_signal< sc_lv<16> > sum_cast_mid2_v_fu_362_p3;
    sc_signal< sc_lv<16> > sum3_fu_373_p2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<16> > outrowidx_mid_fu_388_p3;
    sc_signal< sc_lv<16> > outrowidx_mid2_fu_394_p3;
    sc_signal< sc_lv<16> > sum2_fu_400_p2;
    sc_signal< sc_lv<16> > grp_fu_421_p0;
    sc_signal< sc_lv<16> > grp_fu_421_p2;
    sc_signal< sc_lv<16> > grp_fu_428_p0;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<13> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<128> > grp_fu_228_p00;
    sc_signal< sc_lv<128> > grp_fu_228_p10;
    sc_signal< sc_lv<192> > grp_fu_243_p00;
    sc_signal< sc_lv<192> > grp_fu_243_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<13> ap_ST_fsm_state1;
    static const sc_lv<13> ap_ST_fsm_state2;
    static const sc_lv<13> ap_ST_fsm_state3;
    static const sc_lv<13> ap_ST_fsm_state4;
    static const sc_lv<13> ap_ST_fsm_state5;
    static const sc_lv<13> ap_ST_fsm_state6;
    static const sc_lv<13> ap_ST_fsm_pp0_stage0;
    static const sc_lv<13> ap_ST_fsm_pp0_stage1;
    static const sc_lv<13> ap_ST_fsm_pp0_stage2;
    static const sc_lv<13> ap_ST_fsm_pp0_stage3;
    static const sc_lv<13> ap_ST_fsm_pp0_stage4;
    static const sc_lv<13> ap_ST_fsm_pp0_stage5;
    static const sc_lv<13> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<128> ap_const_lv128_lc_2;
    static const sc_lv<192> ap_const_lv192_lc_2;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_C;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_C_address0();
    void thread_C_ce0();
    void thread_C_d0();
    void thread_C_we0();
    void thread_a10_fu_213_p2();
    void thread_a_cast_fu_203_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter0();
    void thread_ap_block_state11_pp0_stage4_iter0();
    void thread_ap_block_state12_pp0_stage5_iter0();
    void thread_ap_block_state13_pp0_stage0_iter1();
    void thread_ap_block_state14_pp0_stage1_iter1();
    void thread_ap_block_state15_pp0_stage2_iter1();
    void thread_ap_block_state16_pp0_stage3_iter1();
    void thread_ap_block_state17_pp0_stage4_iter1();
    void thread_ap_block_state18_pp0_stage5_iter1();
    void thread_ap_block_state7_pp0_stage0_iter0();
    void thread_ap_block_state8_pp0_stage1_iter0();
    void thread_ap_block_state9_pp0_stage2_iter0();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_169_p4();
    void thread_ap_phi_mux_indvar_flatten3_phi_fu_135_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_158_p4();
    void thread_ap_phi_mux_j_phi_fu_180_p4();
    void thread_ap_phi_mux_k_phi_fu_147_p4();
    void thread_ap_ready();
    void thread_cast2_fu_225_p0();
    void thread_cast_fu_222_p0();
    void thread_exitcond3_fu_208_p2();
    void thread_exitcond_flatten3_fu_265_p2();
    void thread_exitcond_flatten_fu_270_p2();
    void thread_exitcond_fu_293_p1();
    void thread_exitcond_fu_293_p2();
    void thread_exitcond_mid3_fu_298_p3();
    void thread_exitcond_mid_fu_252_p0();
    void thread_exitcond_mid_fu_252_p2();
    void thread_grp_fu_228_p0();
    void thread_grp_fu_228_p00();
    void thread_grp_fu_228_p1();
    void thread_grp_fu_228_p10();
    void thread_grp_fu_243_p0();
    void thread_grp_fu_243_p00();
    void thread_grp_fu_243_p1();
    void thread_grp_fu_243_p10();
    void thread_grp_fu_421_p0();
    void thread_grp_fu_421_p2();
    void thread_grp_fu_428_p0();
    void thread_i_4_fu_342_p2();
    void thread_i_mid2_fu_351_p3();
    void thread_i_mid_fu_275_p3();
    void thread_indvar_flatten_next3_fu_382_p2();
    void thread_indvar_flatten_next_fu_415_p3();
    void thread_indvar_flatten_op_fu_331_p2();
    void thread_j_1_fu_410_p2();
    void thread_j_mid2_fu_319_p3();
    void thread_k_cast_mid2_fu_337_p3();
    void thread_k_mid2_fu_305_p3();
    void thread_k_s_fu_283_p2();
    void thread_outrowidx_mid2_fu_394_p3();
    void thread_outrowidx_mid_fu_388_p3();
    void thread_sum2_cast_fu_405_p1();
    void thread_sum2_fu_400_p2();
    void thread_sum3_cast_fu_377_p1();
    void thread_sum3_fu_373_p2();
    void thread_sum_cast_mid219_v_fu_357_p3();
    void thread_sum_cast_mid2_fu_368_p1();
    void thread_sum_cast_mid2_v_fu_362_p3();
    void thread_tmp_30_fu_249_p0();
    void thread_tmp_30_fu_249_p1();
    void thread_tmp_31_fu_234_p1();
    void thread_tmp_32_fu_219_p1();
    void thread_tmp_33_fu_257_p1();
    void thread_tmp_34_fu_261_p1();
    void thread_tmp_35_fu_289_p1();
    void thread_tmp_36_fu_347_p1();
    void thread_tmp_37_fu_327_p1();
    void thread_tmp_7_fu_313_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
