Protel Design System Design Rule Check
PCB File : C:\Users\Admin\Documents\GitHub\Altium-Designs\CPRacing Designs\PDC\Final_PDC.PcbDoc
Date     : 12/27/2018
Time     : 6:53:03 PM

WARNING: Multilayer Pads with 0 size Hole found
   Pad U5-6(2260.369mil,923.812mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=6.5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=787.402mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2616.551mil,795.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2726.787mil,783.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,827.185mil)(2616.551mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2616.551mil,838.997mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C1-1(2645.095mil,811.437mil) on Top Layer And Track (2671.669mil,783.879mil)(2671.669mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.367mil < 10mil) Between Pad C11-1(3461.208mil,876.279mil) on Bottom Layer And Text "R39" (3485.531mil,839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C11-1(3461.208mil,876.279mil) on Bottom Layer And Track (3441.522mil,854.233mil)(3441.522mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C11-1(3461.208mil,876.279mil) on Bottom Layer And Track (3441.522mil,854.233mil)(3449.396mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C11-1(3461.208mil,876.279mil) on Bottom Layer And Track (3473.018mil,854.233mil)(3480.892mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C11-1(3461.208mil,876.279mil) on Bottom Layer And Track (3480.892mil,854.233mil)(3480.892mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2616.551mil,783.879mil)(2726.787mil,783.879mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2616.551mil,838.997mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2671.669mil,783.879mil)(2671.669mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2726.787mil,783.879mil)(2726.787mil,795.689mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C1-2(2698.245mil,811.437mil) on Top Layer And Track (2726.787mil,827.185mil)(2726.787mil,838.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4213.176mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4213.176mil,932.973mil)(4221.05mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4244.672mil,932.973mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C12-1(4232.86mil,910.925mil) on Bottom Layer And Track (4252.546mil,854.233mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Text "R42" (4257.531mil,839mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4213.176mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4213.176mil,854.233mil)(4221.05mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4244.672mil,854.233mil)(4252.546mil,854.233mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C12-2(4232.86mil,876.279mil) on Bottom Layer And Track (4252.546mil,854.233mil)(4252.546mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C13-1(4618.688mil,910.925mil) on Bottom Layer And Track (4599.002mil,854.233mil)(4599.002mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-1(4618.688mil,910.925mil) on Bottom Layer And Track (4599.002mil,932.973mil)(4606.876mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C13-1(4618.688mil,910.925mil) on Bottom Layer And Track (4630.498mil,932.973mil)(4638.372mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C13-1(4618.688mil,910.925mil) on Bottom Layer And Track (4638.372mil,854.233mil)(4638.372mil,932.973mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C15-1(4185.616mil,2326.673mil) on Bottom Layer And Track (4165.932mil,2269.981mil)(4165.932mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-1(4185.616mil,2326.673mil) on Bottom Layer And Track (4165.932mil,2348.721mil)(4173.806mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C15-1(4185.616mil,2326.673mil) on Bottom Layer And Track (4197.428mil,2348.721mil)(4205.302mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C15-1(4185.616mil,2326.673mil) on Bottom Layer And Track (4205.302mil,2269.981mil)(4205.302mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C16-1(4556.088mil,2331.595mil) on Bottom Layer And Track (4536.404mil,2274.901mil)(4536.404mil,2353.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C16-1(4556.088mil,2331.595mil) on Bottom Layer And Track (4536.404mil,2353.641mil)(4544.278mil,2353.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C16-1(4556.088mil,2331.595mil) on Bottom Layer And Track (4567.9mil,2353.641mil)(4575.774mil,2353.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C16-1(4556.088mil,2331.595mil) on Bottom Layer And Track (4575.774mil,2274.901mil)(4575.774mil,2353.641mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4913.964mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4921.838mil,2269.981mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4945.46mil,2269.981mil)(4953.334mil,2269.981mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C17-1(4933.648mil,2292.027mil) on Bottom Layer And Track (4953.334mil,2269.981mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4913.964mil,2269.981mil)(4913.964mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4913.964mil,2348.721mil)(4921.838mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4945.46mil,2348.721mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C17-2(4933.648mil,2326.673mil) on Bottom Layer And Track (4953.334mil,2269.981mil)(4953.334mil,2348.721mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,1043.299mil)(1518.254mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,933.063mil)(1506.444mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1506.444mil,988.181mil)(1561.562mil,988.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1549.75mil,1043.299mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C19-1(1534.002mil,1014.755mil) on Top Layer And Track (1561.562mil,933.063mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,933.063mil)(1506.444mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,933.063mil)(1518.254mil,933.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1506.444mil,988.181mil)(1561.562mil,988.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1549.75mil,933.063mil)(1561.562mil,933.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C19-2(1534.002mil,961.605mil) on Top Layer And Track (1561.562mil,933.063mil)(1561.562mil,1043.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1083.063mil)(1506.444mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1138.181mil)(1561.562mil,1138.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1506.444mil,1193.299mil)(1518.254mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1549.75mil,1193.299mil)(1561.562mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C20-2(1534.002mil,1164.755mil) on Top Layer And Track (1561.562mil,1083.063mil)(1561.562mil,1193.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,1028.929mil)(1625.144mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,1040.739mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1625.144mil,997.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1735.38mil,985.621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C21-1(1653.688mil,1013.181mil) on Top Layer And Track (1680.262mil,985.621mil)(1680.262mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1625.144mil,1040.739mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1625.144mil,985.621mil)(1735.38mil,985.621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1680.262mil,985.621mil)(1680.262mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1735.38mil,1028.929mil)(1735.38mil,1040.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C21-2(1706.836mil,1013.181mil) on Top Layer And Track (1735.38mil,985.621mil)(1735.38mil,997.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,739.559mil)(1506.444mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,794.677mil)(1561.562mil,794.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1506.444mil,849.795mil)(1518.254mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1549.75mil,849.795mil)(1561.562mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C22-1(1534.002mil,821.251mil) on Top Layer And Track (1561.562mil,739.559mil)(1561.562mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C22-2(1534.002mil,768.101mil) on Top Layer And Track (1506.444mil,739.559mil)(1506.444mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C22-2(1534.002mil,768.101mil) on Top Layer And Track (1506.444mil,739.559mil)(1518.254mil,739.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C22-2(1534.002mil,768.101mil) on Top Layer And Track (1506.444mil,794.677mil)(1561.562mil,794.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C22-2(1534.002mil,768.101mil) on Top Layer And Track (1549.75mil,739.559mil)(1561.562mil,739.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C22-2(1534.002mil,768.101mil) on Top Layer And Track (1561.562mil,739.559mil)(1561.562mil,849.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C25-2(1605.006mil,4130.288mil) on Bottom Layer And Track (1576.463mil,4102.728mil)(1576.463mil,4114.54mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C25-2(1605.006mil,4130.288mil) on Bottom Layer And Track (1576.463mil,4102.728mil)(1686.698mil,4102.728mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C25-2(1605.006mil,4130.288mil) on Bottom Layer And Track (1576.463mil,4146.036mil)(1576.463mil,4157.846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C25-2(1605.006mil,4130.288mil) on Bottom Layer And Track (1576.463mil,4157.846mil)(1686.698mil,4157.846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C25-2(1605.006mil,4130.288mil) on Bottom Layer And Track (1631.581mil,4102.728mil)(1631.581mil,4157.846mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C26-1(1867.801mil,4458.042mil) on Bottom Layer And Track (1840.243mil,4429.5mil)(1840.243mil,4539.736mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C26-1(1867.801mil,4458.042mil) on Bottom Layer And Track (1840.243mil,4429.5mil)(1852.053mil,4429.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C26-1(1867.801mil,4458.042mil) on Bottom Layer And Track (1840.243mil,4484.618mil)(1895.361mil,4484.618mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C26-1(1867.801mil,4458.042mil) on Bottom Layer And Track (1883.549mil,4429.5mil)(1895.361mil,4429.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C26-1(1867.801mil,4458.042mil) on Bottom Layer And Track (1895.361mil,4429.5mil)(1895.361mil,4539.736mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4607.981mil)(3806.703mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4663.099mil)(3861.823mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3806.703mil,4718.217mil)(3818.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3850.011mil,4718.217mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-1(3834.263mil,4689.675mil) on Top Layer And Track (3861.823mil,4607.981mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4607.981mil)(3806.703mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4607.981mil)(3818.515mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3806.703mil,4663.099mil)(3861.823mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3850.011mil,4607.981mil)(3861.823mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C4-2(3834.263mil,4636.525mil) on Top Layer And Track (3861.823mil,4607.981mil)(3861.823mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C5-1(4040.955mil,4689.675mil) on Top Layer And Track (4013.397mil,4607.981mil)(4013.397mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad C5-1(4040.955mil,4689.675mil) on Top Layer And Track (4013.397mil,4663.099mil)(4068.515mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C5-1(4040.955mil,4689.675mil) on Top Layer And Track (4013.397mil,4718.217mil)(4025.207mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Pad C5-1(4040.955mil,4689.675mil) on Top Layer And Track (4056.703mil,4718.217mil)(4068.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C5-1(4040.955mil,4689.675mil) on Top Layer And Track (4068.515mil,4607.981mil)(4068.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4607.981mil)(4013.397mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4607.981mil)(4025.207mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4013.397mil,4663.099mil)(4068.515mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4056.703mil,4607.981mil)(4068.515mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C5-2(4040.955mil,4636.525mil) on Top Layer And Track (4068.515mil,4607.981mil)(4068.515mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad C6-2(3903.161mil,4636.525mil) on Top Layer And Track (3875.601mil,4607.981mil)(3875.601mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C6-2(3903.161mil,4636.525mil) on Top Layer And Track (3875.601mil,4607.981mil)(3887.413mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad C6-2(3903.161mil,4636.525mil) on Top Layer And Track (3875.601mil,4663.099mil)(3930.719mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad C6-2(3903.161mil,4636.525mil) on Top Layer And Track (3918.909mil,4607.981mil)(3930.719mil,4607.981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad C6-2(3903.161mil,4636.525mil) on Top Layer And Track (3930.719mil,4607.981mil)(3930.719mil,4718.217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2331.076mil,2070.169mil)(2331.076mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2331.076mil,2148.909mil)(2338.95mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2362.572mil,2148.909mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C7-1(2350.762mil,2126.861mil) on Top Layer And Track (2370.446mil,2070.169mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2331.076mil,2070.169mil)(2331.076mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2331.076mil,2070.169mil)(2338.95mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2362.572mil,2070.169mil)(2370.446mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C7-2(2350.762mil,2092.215mil) on Top Layer And Track (2370.446mil,2070.169mil)(2370.446mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1764.745mil,2070.169mil)(1764.745mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1764.745mil,2070.169mil)(1772.619mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1796.241mil,2070.169mil)(1804.115mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C8-2(1784.431mil,2092.217mil) on Top Layer And Track (1804.115mil,2070.169mil)(1804.115mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C9-1(2889.218mil,2126.861mil) on Top Layer And Track (2869.534mil,2070.169mil)(2869.534mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(2889.218mil,2126.861mil) on Top Layer And Track (2869.534mil,2148.909mil)(2877.407mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(2889.218mil,2126.861mil) on Top Layer And Track (2901.03mil,2148.909mil)(2908.903mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C9-1(2889.218mil,2126.861mil) on Top Layer And Track (2908.903mil,2070.169mil)(2908.903mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad C9-2(2889.218mil,2092.215mil) on Top Layer And Track (2869.534mil,2070.169mil)(2869.534mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C9-2(2889.218mil,2092.215mil) on Top Layer And Track (2869.534mil,2070.169mil)(2877.407mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.282mil < 10mil) Between Pad C9-2(2889.218mil,2092.215mil) on Top Layer And Track (2901.03mil,2070.169mil)(2908.903mil,2070.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.135mil < 10mil) Between Pad C9-2(2889.218mil,2092.215mil) on Top Layer And Track (2908.903mil,2070.169mil)(2908.903mil,2148.909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad D3-1(715.044mil,4182.129mil) on Bottom Layer And Track (736.698mil,4209.689mil)(736.698mil,4249.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(640.24mil,4182.129mil) on Bottom Layer And Text "R18" (667.8mil,4150.563mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.542mil < 10mil) Between Pad D3-2(640.24mil,4182.129mil) on Bottom Layer And Track (618.586mil,4209.689mil)(618.586mil,4249.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.58mil < 10mil) Between Pad LED1-2(1429.672mil,1088.967mil) on Top Layer And Text "*" (1409.672mil,1103.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.58mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.136mil < 10mil) Between Pad LED1-2(1429.672mil,1088.967mil) on Top Layer And Track (1394.672mil,1123.693mil)(1464.672mil,1123.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.136mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED1-2(1429.672mil,1088.967mil) on Top Layer And Track (1394.672mil,962.669mil)(1394.672mil,1123.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED1-2(1429.672mil,1088.967mil) on Top Layer And Track (1464.672mil,962.669mil)(1464.672mil,1123.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-1(1074.41mil,3732.442mil) on Top Layer And Track (1039.41mil,3696.694mil)(1039.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-1(1074.41mil,3732.442mil) on Top Layer And Track (1109.41mil,3696.694mil)(1109.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.579mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Text "*" (1054.411mil,3837.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1039.41mil,3696.694mil)(1039.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1039.41mil,3857.718mil)(1109.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad LED2-2(1074.41mil,3822.994mil) on Top Layer And Track (1109.41mil,3696.694mil)(1109.41mil,3857.718mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Track (2464.176mil,3776.547mil)(2464.176mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Track (2464.176mil,3826.547mil)(2519.294mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Track (2464.176mil,3876.547mil)(2471.734mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Track (2511.734mil,3876.547mil)(2519.294mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R10-1(2491.734mil,3852.139mil) on Top Layer And Track (2519.294mil,3776.547mil)(2519.294mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R10-2(2491.734mil,3800.957mil) on Top Layer And Track (2464.176mil,3776.547mil)(2464.176mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(2491.734mil,3800.957mil) on Top Layer And Track (2464.176mil,3776.547mil)(2471.734mil,3776.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R10-2(2491.734mil,3800.957mil) on Top Layer And Track (2464.176mil,3826.547mil)(2519.294mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R10-2(2491.734mil,3800.957mil) on Top Layer And Track (2511.734mil,3776.547mil)(2519.294mil,3776.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R10-2(2491.734mil,3800.957mil) on Top Layer And Track (2519.294mil,3776.547mil)(2519.294mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3759.619mil)(2535.042mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3759.619mil)(2542.916mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2535.042mil,3826.547mil)(2605.908mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2598.034mil,3759.619mil)(2605.908mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-1(2570.474mil,3792.099mil) on Top Layer And Track (2605.908mil,3759.619mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3759.619mil)(2535.042mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3826.547mil)(2605.908mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2535.042mil,3893.477mil)(2542.916mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2598.034mil,3893.477mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R11-2(2570.474mil,3860.997mil) on Top Layer And Track (2605.908mil,3759.619mil)(2605.908mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1236.305mil)(2792.931mil,1243.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1236.305mil)(2892.931mil,1236.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1283.863mil)(2792.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2792.931mil,1291.423mil)(2892.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R13-1(2817.341mil,1263.863mil) on Top Layer And Track (2842.931mil,1236.305mil)(2842.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R13-2(2868.521mil,1263.863mil) on Top Layer And Track (2792.931mil,1236.305mil)(2892.931mil,1236.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R13-2(2868.521mil,1263.863mil) on Top Layer And Track (2792.931mil,1291.423mil)(2892.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R13-2(2868.521mil,1263.863mil) on Top Layer And Track (2842.931mil,1236.305mil)(2842.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(2868.521mil,1263.863mil) on Top Layer And Track (2892.931mil,1236.305mil)(2892.931mil,1243.863mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R13-2(2868.521mil,1263.863mil) on Top Layer And Track (2892.931mil,1283.863mil)(2892.931mil,1291.423mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R15-1(2592.931mil,992.211mil) on Top Layer And Track (2565.373mil,1017.801mil)(2620.491mil,1017.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R15-1(2592.931mil,992.211mil) on Top Layer And Track (2565.373mil,967.801mil)(2565.373mil,1067.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-1(2592.931mil,992.211mil) on Top Layer And Track (2565.373mil,967.801mil)(2572.931mil,967.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R15-1(2592.931mil,992.211mil) on Top Layer And Track (2612.931mil,967.801mil)(2620.491mil,967.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R15-1(2592.931mil,992.211mil) on Top Layer And Track (2620.491mil,967.801mil)(2620.491mil,1067.801mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (413.862mil,4014.019mil)(413.862mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (413.862mil,4064.019mil)(468.98mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (413.862mil,4114.019mil)(421.422mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (461.422mil,4114.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (468.98mil,4014.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (470.162mil,4084.019mil)(470.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-1(441.422mil,4089.609mil) on Bottom Layer And Track (470.162mil,4091.579mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4014.019mil)(413.862mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4014.019mil)(421.422mil,4014.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (413.862mil,4064.019mil)(468.98mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (461.422mil,4014.019mil)(468.98mil,4014.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (468.98mil,4014.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (470.162mil,4036.459mil)(470.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.087mil < 10mil) Between Pad R17-2(441.422mil,4038.429mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.087mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R19-1(874.492mil,4089.609mil) on Bottom Layer And Track (846.934mil,4014.019mil)(846.934mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R19-1(874.492mil,4089.609mil) on Bottom Layer And Track (846.934mil,4064.019mil)(902.052mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(874.492mil,4089.609mil) on Bottom Layer And Track (846.934mil,4114.019mil)(854.492mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R19-1(874.492mil,4089.609mil) on Bottom Layer And Track (894.492mil,4114.019mil)(902.052mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R19-1(874.492mil,4089.609mil) on Bottom Layer And Track (902.052mil,4014.019mil)(902.052mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (470.162mil,4091.579mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (520.162mil,4036.459mil)(520.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (570.162mil,4036.459mil)(570.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-1(545.752mil,4064.019mil) on Bottom Layer And Track (570.162mil,4084.019mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (413.862mil,4064.019mil)(468.98mil,4064.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (468.98mil,4014.019mil)(468.98mil,4114.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(470.162mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4036.459mil)(570.162mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4084.019mil)(470.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (470.162mil,4091.579mil)(570.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R20-2(494.572mil,4064.019mil) on Bottom Layer And Track (520.162mil,4036.459mil)(520.162mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3759.619mil)(1668.901mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3759.619mil)(1676.775mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1668.901mil,3826.547mil)(1739.767mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1731.893mil,3759.619mil)(1739.767mil,3759.619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R2-1(1704.333mil,3792.099mil) on Top Layer And Track (1739.767mil,3759.619mil)(1739.767mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4036.459mil)(706.382mil,4044.019mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4036.459mil)(806.382mil,4036.459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4084.019mil)(706.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (706.382mil,4091.579mil)(806.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R21-2(730.792mil,4064.019mil) on Bottom Layer And Track (756.382mil,4036.459mil)(756.382mil,4091.579mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R2-2(1704.333mil,3860.997mil) on Top Layer And Track (1668.901mil,3759.619mil)(1668.901mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R2-2(1704.333mil,3860.997mil) on Top Layer And Track (1668.901mil,3826.547mil)(1739.767mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(1704.333mil,3860.997mil) on Top Layer And Track (1668.901mil,3893.477mil)(1676.775mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R2-2(1704.333mil,3860.997mil) on Top Layer And Track (1731.893mil,3893.477mil)(1739.767mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R2-2(1704.333mil,3860.997mil) on Top Layer And Track (1739.767mil,3759.619mil)(1739.767mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4168.121mil,4592.017mil)(4268.121mil,4592.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4168.121mil,4647.135mil)(4268.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4218.121mil,4592.017mil)(4218.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4268.121mil,4592.017mil)(4268.121mil,4599.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-1(4243.711mil,4619.577mil) on Top Layer And Track (4268.121mil,4639.577mil)(4268.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(4192.531mil,4619.577mil) on Top Layer And Track (4168.121mil,4592.017mil)(4168.121mil,4599.577mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R23-2(4192.531mil,4619.577mil) on Top Layer And Track (4168.121mil,4592.017mil)(4268.121mil,4592.017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R23-2(4192.531mil,4619.577mil) on Top Layer And Track (4168.121mil,4639.577mil)(4168.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R23-2(4192.531mil,4619.577mil) on Top Layer And Track (4168.121mil,4647.135mil)(4268.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R23-2(4192.531mil,4619.577mil) on Top Layer And Track (4218.121mil,4592.017mil)(4218.121mil,4647.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R24-1(4119.697mil,4688.691mil) on Top Layer And Track (4092.137mil,4613.099mil)(4092.137mil,4713.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R24-1(4119.697mil,4688.691mil) on Top Layer And Track (4092.137mil,4663.099mil)(4147.255mil,4663.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R24-1(4119.697mil,4688.691mil) on Top Layer And Track (4092.137mil,4713.099mil)(4099.697mil,4713.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R24-1(4119.697mil,4688.691mil) on Top Layer And Track (4139.697mil,4713.099mil)(4147.255mil,4713.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R24-1(4119.697mil,4688.691mil) on Top Layer And Track (4147.255mil,4613.099mil)(4147.255mil,4713.099mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1992.492mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1858.634mil,2196.682mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1925.564mil,2125.816mil)(1925.564mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1992.492mil,2125.816mil)(1992.492mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-1(1960.012mil,2161.248mil) on Top Layer And Track (1992.492mil,2188.808mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1858.634mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2125.816mil)(1992.492mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2188.808mil)(1858.634mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1858.634mil,2196.682mil)(1992.492mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R26-2(1891.114mil,2161.248mil) on Top Layer And Track (1925.564mil,2125.816mil)(1925.564mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1892.546mil,2066.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1982.546mil,2061.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2096.989mil)(1892.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1892.546mil,2101.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R27-1(1914.908mil,2081.989mil) on Top Layer And Track (1937.546mil,2061.989mil)(1937.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1892.546mil,2061.989mil)(1982.546mil,2061.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1892.546mil,2101.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1937.546mil,2061.989mil)(1937.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1982.546mil,2061.989mil)(1982.546mil,2066.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R27-2(1960.184mil,2081.989mil) on Top Layer And Track (1982.546mil,2096.989mil)(1982.546mil,2101.989mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R29-1(1416.061mil,2161.25mil) on Top Layer And Track (1314.682mil,2125.816mil)(1448.541mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R29-1(1416.061mil,2161.25mil) on Top Layer And Track (1314.682mil,2196.682mil)(1448.541mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R29-1(1416.061mil,2161.25mil) on Top Layer And Track (1381.612mil,2125.816mil)(1381.612mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-1(1416.061mil,2161.25mil) on Top Layer And Track (1448.541mil,2125.816mil)(1448.541mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-1(1416.061mil,2161.25mil) on Top Layer And Track (1448.541mil,2188.808mil)(1448.541mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-2(1347.162mil,2161.25mil) on Top Layer And Track (1314.682mil,2125.816mil)(1314.682mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R29-2(1347.162mil,2161.25mil) on Top Layer And Track (1314.682mil,2125.816mil)(1448.541mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-2(1347.162mil,2161.25mil) on Top Layer And Track (1314.682mil,2188.808mil)(1314.682mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R29-2(1347.162mil,2161.25mil) on Top Layer And Track (1314.682mil,2196.682mil)(1448.541mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R29-2(1347.162mil,2161.25mil) on Top Layer And Track (1381.612mil,2125.816mil)(1381.612mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2125.816mil)(2402.586mil,2133.69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2125.816mil)(2536.444mil,2125.816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2188.808mil)(2402.586mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2402.586mil,2196.682mil)(2536.444mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R32-2(2435.066mil,2161.25mil) on Top Layer And Track (2469.516mil,2125.816mil)(2469.516mil,2196.682mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R33-1(2458.688mil,2086.614mil) on Top Layer And Track (2436.326mil,2066.614mil)(2436.326mil,2071.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R33-1(2458.688mil,2086.614mil) on Top Layer And Track (2436.326mil,2066.614mil)(2526.326mil,2066.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R33-1(2458.688mil,2086.614mil) on Top Layer And Track (2436.326mil,2101.614mil)(2436.326mil,2106.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R33-1(2458.688mil,2086.614mil) on Top Layer And Track (2481.326mil,2066.614mil)(2481.326mil,2106.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(3080.396mil,2125.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (2946.538mil,2196.684mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3013.468mil,2125.818mil)(3013.468mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3080.396mil,2125.818mil)(3080.396mil,2133.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(3047.916mil,2161.25mil) on Top Layer And Track (3080.396mil,2188.81mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(2946.538mil,2133.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2125.818mil)(3080.396mil,2125.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2188.81mil)(2946.538mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (2946.538mil,2196.684mil)(3080.396mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R35-2(2979.018mil,2161.25mil) on Top Layer And Track (3013.468mil,2125.818mil)(3013.468mil,2196.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.29mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Track (2980.278mil,2065.297mil)(2980.278mil,2070.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.289mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Track (2980.278mil,2065.297mil)(3070.278mil,2065.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.29mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Track (2980.278mil,2100.297mil)(2980.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.289mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Track (2980.278mil,2105.297mil)(3070.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.92mil < 10mil) Between Pad R36-1(3002.642mil,2085.297mil) on Top Layer And Track (3025.278mil,2065.297mil)(3025.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R36-2(3047.916mil,2085.297mil) on Top Layer And Track (2980.278mil,2065.297mil)(3070.278mil,2065.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R36-2(3047.916mil,2085.297mil) on Top Layer And Track (2980.278mil,2105.297mil)(3070.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R36-2(3047.916mil,2085.297mil) on Top Layer And Track (3025.278mil,2065.297mil)(3025.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R36-2(3047.916mil,2085.297mil) on Top Layer And Track (3070.278mil,2065.297mil)(3070.278mil,2070.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R36-2(3047.916mil,2085.297mil) on Top Layer And Track (3070.278mil,2100.297mil)(3070.278mil,2105.297mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,588.879mil)(3441.522mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,655.807mil)(3512.388mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3441.522mil,722.737mil)(3449.396mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3447.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3477.192mil,723.799mil)(3482.192mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3482.192mil,723.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3504.514mil,722.737mil)(3512.388mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R38-1(3476.956mil,690.257mil) on Bottom Layer And Track (3512.388mil,588.879mil)(3512.388mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.772mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Text "R38" (3515.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,723.799mil)(3442.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,768.799mil)(3482.192mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3442.192mil,813.799mil)(3447.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3477.192mil,813.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R39-1(3462.192mil,791.437mil) on Bottom Layer And Track (3482.192mil,723.799mil)(3482.192mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3776.549mil)(1873.622mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3826.549mil)(1928.74mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1873.622mil,3876.549mil)(1881.182mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1921.182mil,3876.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-1(1901.182mil,3852.139mil) on Top Layer And Track (1928.74mil,3776.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3776.549mil)(1873.622mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3776.549mil)(1881.182mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1873.622mil,3826.549mil)(1928.74mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1921.182mil,3776.549mil)(1928.74mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R4-2(1901.182mil,3800.957mil) on Top Layer And Track (1928.74mil,3776.549mil)(1928.74mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.587mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Text "R41" (4286.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,723.799mil)(4213.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,768.799mil)(4253.844mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4213.844mil,813.799mil)(4218.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4248.844mil,813.799mil)(4253.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R42-1(4233.844mil,791.437mil) on Bottom Layer And Track (4253.844mil,723.799mil)(4253.844mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,588.879mil)(4599.002mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,655.807mil)(4669.868mil,655.807mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.002mil,722.737mil)(4606.876mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.408mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4599.672mil,723.799mil)(4604.672mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.408mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4634.672mil,723.799mil)(4639.672mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.952mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4639.672mil,723.799mil)(4639.672mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.952mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4661.994mil,722.737mil)(4669.868mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R44-1(4634.436mil,690.257mil) on Bottom Layer And Track (4669.868mil,588.879mil)(4669.868mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Text "R47" (3901.531mil,746mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.436mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3827.348mil,588.879mil)(3827.348mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.436mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.763mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3827.348mil,722.737mil)(3835.222mil,722.737mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3828.018mil,723.799mil)(3828.018mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3828.018mil,723.799mil)(3833.018mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3828.018mil,768.799mil)(3868.018mil,768.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3863.018mil,723.799mil)(3868.018mil,723.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R48-2(3848.018mil,746.161mil) on Bottom Layer And Track (3868.018mil,723.799mil)(3868.018mil,813.799mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Text "R51" (4209.531mil,2471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2466.241mil)(4150.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2466.241mil)(4158.058mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4150.184mil,2533.169mil)(4221.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4213.176mil,2466.241mil)(4221.05mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R50-1(4185.616mil,2498.721mil) on Bottom Layer And Track (4221.05mil,2466.241mil)(4221.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3759.617mil)(1983.86mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3759.617mil)(1991.734mil,3759.617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (1983.86mil,3826.547mil)(2054.726mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (2046.852mil,3759.617mil)(2054.726mil,3759.617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R5-1(2019.292mil,3792.097mil) on Top Layer And Track (2054.726mil,3759.617mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Text "C15" (4208.531mil,2372mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4165.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4170.616mil,2354.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4165.616mil,2399.901mil)(4205.616mil,2399.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4200.616mil,2354.901mil)(4205.616mil,2354.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-1(4185.616mil,2377.263mil) on Bottom Layer And Track (4205.616mil,2354.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.986mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Text "C15" (4208.531mil,2372mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.986mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2354.901mil)(4165.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2399.901mil)(4205.616mil,2399.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4165.616mil,2444.901mil)(4170.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4200.616mil,2444.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R51-2(4185.616mil,2422.539mil) on Bottom Layer And Track (4205.616mil,2354.901mil)(4205.616mil,2444.901mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3759.617mil)(1983.86mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3826.547mil)(2054.726mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (1983.86mil,3893.475mil)(1991.734mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (2046.852mil,3893.475mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R5-2(2019.292mil,3860.995mil) on Top Layer And Track (2054.726mil,3759.617mil)(2054.726mil,3893.475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Text "R54" (4579.531mil,2486mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2466.239mil)(4525.184mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2466.239mil)(4533.058mil,2466.239mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4525.184mil,2533.169mil)(4596.05mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4588.176mil,2466.239mil)(4596.05mil,2466.239mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R53-1(4560.616mil,2498.721mil) on Bottom Layer And Track (4596.05mil,2466.239mil)(4596.05mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.435mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Text "C16" (4578.531mil,2377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.435mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4536.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4541.088mil,2370.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4536.088mil,2415.059mil)(4576.088mil,2415.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4571.088mil,2370.059mil)(4576.088mil,2370.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-1(4556.088mil,2392.421mil) on Bottom Layer And Track (4576.088mil,2370.059mil)(4576.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4536.088mil,2370.059mil)(4536.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4536.088mil,2460.059mil)(4541.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R54-2(4556.088mil,2437.697mil) on Bottom Layer And Track (4571.088mil,2460.059mil)(4576.088mil,2460.059mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R57-2(4933.648mil,2433.367mil) on Bottom Layer And Track (4913.648mil,2365.729mil)(4913.648mil,2455.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R57-2(4933.648mil,2433.367mil) on Bottom Layer And Track (4913.648mil,2410.729mil)(4953.648mil,2410.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R57-2(4933.648mil,2433.367mil) on Bottom Layer And Track (4913.648mil,2455.729mil)(4918.648mil,2455.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R57-2(4933.648mil,2433.367mil) on Bottom Layer And Track (4948.648mil,2455.729mil)(4953.648mil,2455.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R57-2(4933.648mil,2433.367mil) on Bottom Layer And Track (4953.648mil,2365.729mil)(4953.648mil,2455.729mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Text "R60" (3839.531mil,2459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3761.013mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3768.887mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3761.013mil,2533.169mil)(3831.879mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3824.005mil,2466.241mil)(3831.879mil,2466.241mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R59-1(3796.445mil,2498.721mil) on Bottom Layer And Track (3831.879mil,2466.241mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2466.241mil)(3761.013mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2533.169mil)(3831.879mil,2533.169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3761.013mil,2600.099mil)(3768.887mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3824.005mil,2600.099mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R59-2(3796.445mil,2567.617mil) on Bottom Layer And Track (3831.879mil,2466.241mil)(3831.879mil,2600.099mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Text "C18" (3838.531mil,2355mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Track (3796.128mil,2343.091mil)(3796.128mil,2433.091mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Track (3796.128mil,2343.091mil)(3801.128mil,2343.091mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Track (3796.128mil,2388.091mil)(3836.128mil,2388.091mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Track (3831.128mil,2343.091mil)(3836.128mil,2343.091mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R60-1(3816.128mil,2365.453mil) on Bottom Layer And Track (3836.128mil,2343.091mil)(3836.128mil,2433.091mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R6-1(1822.443mil,3800.957mil) on Top Layer And Track (1794.885mil,3776.547mil)(1794.885mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(1822.443mil,3800.957mil) on Top Layer And Track (1794.885mil,3776.547mil)(1802.443mil,3776.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R6-1(1822.443mil,3800.957mil) on Top Layer And Track (1794.885mil,3826.547mil)(1850.003mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R6-1(1822.443mil,3800.957mil) on Top Layer And Track (1842.443mil,3776.547mil)(1850.003mil,3776.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R6-1(1822.443mil,3800.957mil) on Top Layer And Track (1850.003mil,3776.547mil)(1850.003mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R61-1(1902.112mil,1077.551mil) on Top Layer And Track (1866.68mil,1045.071mil)(1866.68mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-1(1902.112mil,1077.551mil) on Top Layer And Track (1866.68mil,1045.071mil)(1874.554mil,1045.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R61-1(1902.112mil,1077.551mil) on Top Layer And Track (1866.68mil,1111.999mil)(1937.546mil,1111.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-1(1902.112mil,1077.551mil) on Top Layer And Track (1929.672mil,1045.071mil)(1937.546mil,1045.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R61-1(1902.112mil,1077.551mil) on Top Layer And Track (1937.546mil,1045.071mil)(1937.546mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1045.071mil)(1866.68mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1111.999mil)(1937.546mil,1111.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1866.68mil,1178.929mil)(1874.554mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1929.672mil,1178.929mil)(1937.546mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R61-2(1902.112mil,1146.449mil) on Top Layer And Track (1937.546mil,1045.071mil)(1937.546mil,1178.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R6-2(1822.443mil,3852.139mil) on Top Layer And Track (1794.885mil,3776.547mil)(1794.885mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R6-2(1822.443mil,3852.139mil) on Top Layer And Track (1794.885mil,3826.547mil)(1850.003mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R6-2(1822.443mil,3852.139mil) on Top Layer And Track (1794.885mil,3876.547mil)(1802.443mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R6-2(1822.443mil,3852.139mil) on Top Layer And Track (1842.443mil,3876.547mil)(1850.003mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R6-2(1822.443mil,3852.139mil) on Top Layer And Track (1850.003mil,3776.547mil)(1850.003mil,3876.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R62-1(1902.112mil,826.962mil) on Top Layer And Track (1866.678mil,794.481mil)(1866.678mil,928.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R62-1(1902.112mil,826.962mil) on Top Layer And Track (1866.678mil,794.481mil)(1874.552mil,794.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R62-1(1902.112mil,826.962mil) on Top Layer And Track (1866.678mil,861.409mil)(1937.544mil,861.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R62-1(1902.112mil,826.962mil) on Top Layer And Track (1929.67mil,794.481mil)(1937.544mil,794.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R62-1(1902.112mil,826.962mil) on Top Layer And Track (1937.544mil,794.481mil)(1937.544mil,928.34mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R64-2(2940.291mil,1102.784mil) on Top Layer And Track (2904.857mil,1001.405mil)(2904.857mil,1135.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R64-2(2940.291mil,1102.784mil) on Top Layer And Track (2904.857mil,1068.335mil)(2975.725mil,1068.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R64-2(2940.291mil,1102.784mil) on Top Layer And Track (2904.857mil,1135.265mil)(2912.731mil,1135.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R64-2(2940.291mil,1102.784mil) on Top Layer And Track (2967.851mil,1135.265mil)(2975.725mil,1135.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R64-2(2940.291mil,1102.784mil) on Top Layer And Track (2975.725mil,1001.405mil)(2975.725mil,1135.265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4417.491mil)(688.939mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4417.491mil)(696.813mil,4417.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (688.939mil,4484.421mil)(759.805mil,4484.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (751.931mil,4417.491mil)(759.805mil,4417.491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R65-1(724.373mil,4449.971mil) on Top Layer And Track (759.805mil,4417.491mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4417.491mil)(688.939mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4484.421mil)(759.805mil,4484.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (688.939mil,4551.349mil)(696.813mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (751.931mil,4551.349mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R65-2(724.373mil,4518.869mil) on Top Layer And Track (759.805mil,4417.491mil)(759.805mil,4551.349mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,3907.638mil)(1038.978mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,3974.568mil)(1109.844mil,3974.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1038.978mil,4041.498mil)(1046.852mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1101.97mil,4041.498mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R67-1(1074.41mil,4009.016mil) on Top Layer And Track (1109.844mil,3907.638mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3907.638mil)(1038.978mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3907.638mil)(1046.852mil,3907.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1038.978mil,3974.568mil)(1109.844mil,3974.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1101.97mil,3907.638mil)(1109.844mil,3907.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R67-2(1074.41mil,3940.12mil) on Top Layer And Track (1109.844mil,3907.638mil)(1109.844mil,4041.498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R71-1(1504.061mil,4769.284mil) on Bottom Layer And Track (1468.629mil,4736.802mil)(1468.629mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-1(1504.061mil,4769.284mil) on Bottom Layer And Track (1468.629mil,4736.802mil)(1476.503mil,4736.802mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R71-1(1504.061mil,4769.284mil) on Bottom Layer And Track (1468.629mil,4803.732mil)(1539.495mil,4803.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-1(1504.061mil,4769.284mil) on Bottom Layer And Track (1531.62mil,4736.802mil)(1539.495mil,4736.802mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R71-1(1504.061mil,4769.284mil) on Bottom Layer And Track (1539.495mil,4736.802mil)(1539.495mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R71-2(1504.061mil,4838.18mil) on Bottom Layer And Track (1468.629mil,4736.802mil)(1468.629mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.857mil < 10mil) Between Pad R71-2(1504.061mil,4838.18mil) on Bottom Layer And Track (1468.629mil,4803.732mil)(1539.495mil,4803.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.857mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-2(1504.061mil,4838.18mil) on Bottom Layer And Track (1468.629mil,4870.662mil)(1476.503mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.941mil < 10mil) Between Pad R71-2(1504.061mil,4838.18mil) on Bottom Layer And Track (1531.62mil,4870.662mil)(1539.495mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R71-2(1504.061mil,4838.18mil) on Bottom Layer And Track (1539.495mil,4736.802mil)(1539.495mil,4870.662mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3759.619mil)(2259.451mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.86mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3826.547mil)(2330.317mil,3826.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.86mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2259.451mil,3893.477mil)(2267.325mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2322.443mil,3893.477mil)(2330.317mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R8-2(2294.885mil,3860.997mil) on Top Layer And Track (2330.317mil,3759.619mil)(2330.317mil,3893.477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3776.549mil)(2112.805mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3776.549mil)(2120.363mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2112.805mil,3826.549mil)(2167.923mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.832mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2160.363mil,3776.549mil)(2167.923mil,3776.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.832mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-1(2140.363mil,3800.957mil) on Top Layer And Track (2167.923mil,3776.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3776.549mil)(2112.805mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3826.549mil)(2167.923mil,3826.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2112.805mil,3876.549mil)(2120.363mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2160.363mil,3876.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.907mil < 10mil) Between Pad R9-2(2140.363mil,3852.139mil) on Top Layer And Track (2167.923mil,3776.549mil)(2167.923mil,3876.549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.764mil < 10mil) Between Pad T8-mb(3088.468mil,2328.051mil) on Top Layer And Text "R35" (2931.068mil,2207.383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.764mil]
Rule Violations :489

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (7.65mil < 10mil) Between Text "*" (1847.171mil,4386.508mil) on Bottom Overlay And Track (1827.17mil,4331.508mil)(1827.17mil,4401.508mil) on Bottom Overlay Silk Text to Silk Clearance [7.65mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (1847.171mil,4386.508mil) on Bottom Overlay And Track (1827.17mil,4401.508mil)(1988.195mil,4401.508mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.812mil < 10mil) Between Text "C18" (3838.531mil,2355mil) on Bottom Overlay And Track (3796.128mil,2343.091mil)(3796.128mil,2433.091mil) on Bottom Overlay Silk Text to Silk Clearance [9.812mil]
   Violation between Silk To Silk Clearance Constraint: (9.373mil < 10mil) Between Text "C18" (3838.531mil,2355mil) on Bottom Overlay And Track (3796.128mil,2343.091mil)(3801.128mil,2343.091mil) on Bottom Overlay Silk Text to Silk Clearance [9.373mil]
   Violation between Silk To Silk Clearance Constraint: (8.979mil < 10mil) Between Text "C18" (3838.531mil,2355mil) on Bottom Overlay And Track (3796.128mil,2388.091mil)(3836.128mil,2388.091mil) on Bottom Overlay Silk Text to Silk Clearance [8.979mil]
   Violation between Silk To Silk Clearance Constraint: (9.409mil < 10mil) Between Text "C18" (3838.531mil,2355mil) on Bottom Overlay And Track (3831.128mil,2343.091mil)(3836.128mil,2343.091mil) on Bottom Overlay Silk Text to Silk Clearance [9.409mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R41" (4286.531mil,746mil) on Bottom Overlay And Track (4213.844mil,768.799mil)(4253.844mil,768.799mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.064mil < 10mil) Between Text "R41" (4286.531mil,746mil) on Bottom Overlay And Track (4253.844mil,723.799mil)(4253.844mil,813.799mil) on Bottom Overlay Silk Text to Silk Clearance [2.064mil]
   Violation between Silk To Silk Clearance Constraint: (9.362mil < 10mil) Between Text "R47" (3901.531mil,746mil) on Bottom Overlay And Track (3828.018mil,723.799mil)(3828.018mil,813.799mil) on Bottom Overlay Silk Text to Silk Clearance [9.362mil]
   Violation between Silk To Silk Clearance Constraint: (5.823mil < 10mil) Between Text "R47" (3901.531mil,746mil) on Bottom Overlay And Track (3828.018mil,768.799mil)(3868.018mil,768.799mil) on Bottom Overlay Silk Text to Silk Clearance [5.823mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R47" (3901.531mil,746mil) on Bottom Overlay And Track (3868.018mil,723.799mil)(3868.018mil,813.799mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=3937.008mil) (Prefered=1968.504mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01