module PC(
	input [31:0] w_PCp4,
	input clk,               
   input rst,
	output w_PC
);

  always @(posedge clk or negedge rst)begin
		if (!rst) begin
            w_PC = 32'h0;
       
      end else begin
            w_PC = ;
			 end
    end
  