-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rshiftWordByOctet is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_exh2rethShiftFifo_8_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    rx_exh2rethShiftFifo_8_empty_n : IN STD_LOGIC;
    rx_exh2rethShiftFifo_8_read : OUT STD_LOGIC;
    rx_exh2rethShiftFifo_6_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rx_exh2rethShiftFifo_6_empty_n : IN STD_LOGIC;
    rx_exh2rethShiftFifo_6_read : OUT STD_LOGIC;
    rx_exh2rethShiftFifo_7_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_exh2rethShiftFifo_7_empty_n : IN STD_LOGIC;
    rx_exh2rethShiftFifo_7_read : OUT STD_LOGIC;
    rx_exh2rethShiftFifo_4_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_exh2rethShiftFifo_4_empty_n : IN STD_LOGIC;
    rx_exh2rethShiftFifo_4_read : OUT STD_LOGIC;
    rx_rethSift2mergerFi_8_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    rx_rethSift2mergerFi_8_full_n : IN STD_LOGIC;
    rx_rethSift2mergerFi_8_write : OUT STD_LOGIC;
    rx_rethSift2mergerFi_6_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    rx_rethSift2mergerFi_6_full_n : IN STD_LOGIC;
    rx_rethSift2mergerFi_6_write : OUT STD_LOGIC;
    rx_rethSift2mergerFi_7_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_rethSift2mergerFi_7_full_n : IN STD_LOGIC;
    rx_rethSift2mergerFi_7_write : OUT STD_LOGIC;
    rx_rethSift2mergerFi_4_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    rx_rethSift2mergerFi_4_full_n : IN STD_LOGIC;
    rx_rethSift2mergerFi_4_write : OUT STD_LOGIC );
end;


architecture behav of rshiftWordByOctet is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op7 : STD_LOGIC;
    signal fsmState_1_load_load_fu_158_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_74_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op7_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal io_acc_block_signal_op42 : STD_LOGIC;
    signal fsmState_1_load_reg_279 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_283 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_firstWord_1_load_reg_308 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op42_write_state2 : BOOLEAN;
    signal io_acc_block_signal_op52 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal fsmState_1 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal prevWord_data_V_19 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal rs_firstWord_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal rx_exh2rethShiftFifo_8_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_exh2rethShiftFifo_6_blk_n : STD_LOGIC;
    signal rx_exh2rethShiftFifo_7_blk_n : STD_LOGIC;
    signal rx_exh2rethShiftFifo_4_blk_n : STD_LOGIC;
    signal rx_rethSift2mergerFi_8_blk_n : STD_LOGIC;
    signal rx_rethSift2mergerFi_6_blk_n : STD_LOGIC;
    signal rx_rethSift2mergerFi_7_blk_n : STD_LOGIC;
    signal rx_rethSift2mergerFi_4_blk_n : STD_LOGIC;
    signal tmp_data_V_25_reg_287 : STD_LOGIC_VECTOR (511 downto 0);
    signal tmp_keep_V_25_reg_293 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_last_V_21_fu_170_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_reg_303 : STD_LOGIC_VECTOR (0 downto 0);
    signal rs_firstWord_1_load_load_fu_178_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_312 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sendWord_last_V_0_i_reg_118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_rs_firstWord_5_new_0_reg_129 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_230_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_Result_18_fu_261_p3 : STD_LOGIC_VECTOR (511 downto 0);
    signal p_Result_17_fu_242_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_19_fu_270_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_31_i_fu_182_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln647_fu_227_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_fu_140_p4 : STD_LOGIC_VECTOR (383 downto 0);
    signal trunc_ln647_7_fu_239_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_149_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_195 : BOOLEAN;
    signal ap_condition_182 : BOOLEAN;
    signal ap_condition_111 : BOOLEAN;
    signal ap_condition_206 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    fsmState_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_111)) then
                if ((fsmState_1_load_load_fu_158_p1 = ap_const_lv1_1)) then 
                    fsmState_1 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_182)) then 
                    fsmState_1 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                fsmState_1_load_reg_279 <= fsmState_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_283 = ap_const_lv1_1) and (fsmState_1_load_reg_279 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                prevWord_data_V_19 <= tmp_data_V_25_reg_287;
                prevWord_keep_V_16 <= tmp_keep_V_25_reg_293;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (fsmState_1 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rs_firstWord_1 <= ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (fsmState_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rs_firstWord_1_load_reg_308 <= rs_firstWord_1;
                tmp_data_V_25_reg_287 <= rx_exh2rethShiftFifo_8_dout;
                tmp_dest_V_reg_303 <= rx_exh2rethShiftFifo_4_dout;
                tmp_keep_V_25_reg_293 <= rx_exh2rethShiftFifo_6_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (rs_firstWord_1_load_load_fu_178_p1 = ap_const_lv1_0) and (fsmState_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_last_V_reg_312 <= tmp_last_V_fu_192_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((fsmState_1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_reg_283 <= tmp_nbreadreq_fu_74_p6;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op42, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, io_acc_block_signal_op52)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_1_load_reg_279 = ap_const_lv1_1) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op42, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, io_acc_block_signal_op52)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_1_load_reg_279 = ap_const_lv1_1) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, io_acc_block_signal_op7, ap_predicate_op7_read_state1, io_acc_block_signal_op42, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, io_acc_block_signal_op52)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((fsmState_1_load_reg_279 = ap_const_lv1_1) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op7, ap_predicate_op7_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((io_acc_block_signal_op7 = ap_const_logic_0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(io_acc_block_signal_op42, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, io_acc_block_signal_op52)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((fsmState_1_load_reg_279 = ap_const_lv1_1) and (io_acc_block_signal_op52 = ap_const_logic_0)) or ((io_acc_block_signal_op42 = ap_const_logic_0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_111_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_111 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_182_assign_proc : process(tmp_nbreadreq_fu_74_p6, fsmState_1, tmp_last_V_21_fu_170_p1, ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4)
    begin
                ap_condition_182 <= ((tmp_last_V_21_fu_170_p1 = ap_const_lv1_1) and (tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 = ap_const_lv1_0) and (fsmState_1 = ap_const_lv1_0));
    end process;


    ap_condition_195_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_74_p6, fsmState_1, ap_block_pp0_stage0)
    begin
                ap_condition_195 <= ((tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (fsmState_1 = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_206_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_206 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4_assign_proc : process(tmp_last_V_21_fu_170_p1, ap_phi_reg_pp0_iter0_rs_firstWord_5_new_0_reg_129, ap_condition_195)
    begin
        if ((ap_const_boolean_1 = ap_condition_195)) then
            if ((tmp_last_V_21_fu_170_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4 <= ap_const_lv1_0;
            elsif ((tmp_last_V_21_fu_170_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_5_new_0_reg_129;
            end if;
        else 
            ap_phi_mux_rs_firstWord_5_new_0_phi_fu_132_p4 <= ap_phi_reg_pp0_iter0_rs_firstWord_5_new_0_reg_129;
        end if; 
    end process;


    ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4_assign_proc : process(rs_firstWord_1_load_load_fu_178_p1, tmp_last_V_fu_192_p2, ap_phi_reg_pp0_iter0_sendWord_last_V_0_i_reg_118, ap_condition_195)
    begin
        if ((ap_const_boolean_1 = ap_condition_195)) then
            if ((rs_firstWord_1_load_load_fu_178_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 <= tmp_last_V_fu_192_p2;
            elsif ((rs_firstWord_1_load_load_fu_178_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 <= ap_phi_reg_pp0_iter0_sendWord_last_V_0_i_reg_118;
            end if;
        else 
            ap_phi_mux_sendWord_last_V_0_i_phi_fu_121_p4 <= ap_phi_reg_pp0_iter0_sendWord_last_V_0_i_reg_118;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_rs_firstWord_5_new_0_reg_129 <= "X";
    ap_phi_reg_pp0_iter0_sendWord_last_V_0_i_reg_118 <= "X";

    ap_predicate_op42_write_state2_assign_proc : process(fsmState_1_load_reg_279, tmp_reg_283, rs_firstWord_1_load_reg_308)
    begin
                ap_predicate_op42_write_state2 <= ((tmp_reg_283 = ap_const_lv1_1) and (rs_firstWord_1_load_reg_308 = ap_const_lv1_0) and (fsmState_1_load_reg_279 = ap_const_lv1_0));
    end process;


    ap_predicate_op7_read_state1_assign_proc : process(tmp_nbreadreq_fu_74_p6, fsmState_1)
    begin
                ap_predicate_op7_read_state1 <= ((tmp_nbreadreq_fu_74_p6 = ap_const_lv1_1) and (fsmState_1 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    fsmState_1_load_load_fu_158_p1 <= fsmState_1;
    grp_fu_140_p4 <= prevWord_data_V_19(511 downto 128);
    grp_fu_149_p4 <= prevWord_keep_V_16(63 downto 16);
    io_acc_block_signal_op42 <= (rx_rethSift2mergerFi_8_full_n and rx_rethSift2mergerFi_7_full_n and rx_rethSift2mergerFi_6_full_n and rx_rethSift2mergerFi_4_full_n);
    io_acc_block_signal_op52 <= (rx_rethSift2mergerFi_8_full_n and rx_rethSift2mergerFi_7_full_n and rx_rethSift2mergerFi_6_full_n and rx_rethSift2mergerFi_4_full_n);
    io_acc_block_signal_op7 <= (rx_exh2rethShiftFifo_8_empty_n and rx_exh2rethShiftFifo_7_empty_n and rx_exh2rethShiftFifo_6_empty_n and rx_exh2rethShiftFifo_4_empty_n);
    p_Result_17_fu_242_p3 <= (trunc_ln647_7_fu_239_p1 & grp_fu_149_p4);
    p_Result_18_fu_261_p3 <= (ap_const_lv128_lc_2 & grp_fu_140_p4);
    p_Result_19_fu_270_p3 <= (ap_const_lv16_0 & grp_fu_149_p4);
    p_Result_31_i_fu_182_p4 <= rx_exh2rethShiftFifo_6_dout(63 downto 16);
    p_Result_s_fu_230_p3 <= (trunc_ln647_fu_227_p1 & grp_fu_140_p4);
    rs_firstWord_1_load_load_fu_178_p1 <= rs_firstWord_1;

    rx_exh2rethShiftFifo_4_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_exh2rethShiftFifo_4_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_exh2rethShiftFifo_4_blk_n <= rx_exh2rethShiftFifo_4_empty_n;
        else 
            rx_exh2rethShiftFifo_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2rethShiftFifo_4_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_exh2rethShiftFifo_4_read <= ap_const_logic_1;
        else 
            rx_exh2rethShiftFifo_4_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2rethShiftFifo_6_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_exh2rethShiftFifo_6_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_exh2rethShiftFifo_6_blk_n <= rx_exh2rethShiftFifo_6_empty_n;
        else 
            rx_exh2rethShiftFifo_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2rethShiftFifo_6_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_exh2rethShiftFifo_6_read <= ap_const_logic_1;
        else 
            rx_exh2rethShiftFifo_6_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2rethShiftFifo_7_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_exh2rethShiftFifo_7_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_exh2rethShiftFifo_7_blk_n <= rx_exh2rethShiftFifo_7_empty_n;
        else 
            rx_exh2rethShiftFifo_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2rethShiftFifo_7_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_exh2rethShiftFifo_7_read <= ap_const_logic_1;
        else 
            rx_exh2rethShiftFifo_7_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_exh2rethShiftFifo_8_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_exh2rethShiftFifo_8_empty_n, ap_predicate_op7_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_exh2rethShiftFifo_8_blk_n <= rx_exh2rethShiftFifo_8_empty_n;
        else 
            rx_exh2rethShiftFifo_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_exh2rethShiftFifo_8_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op7_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op7_read_state1 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_exh2rethShiftFifo_8_read <= ap_const_logic_1;
        else 
            rx_exh2rethShiftFifo_8_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_rethSift2mergerFi_4_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_rethSift2mergerFi_4_full_n, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_rethSift2mergerFi_4_blk_n <= rx_rethSift2mergerFi_4_full_n;
        else 
            rx_rethSift2mergerFi_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_rethSift2mergerFi_4_din_assign_proc : process(fsmState_1_load_reg_279, ap_predicate_op42_write_state2, tmp_dest_V_reg_303, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((fsmState_1_load_reg_279 = ap_const_lv1_1)) then 
                rx_rethSift2mergerFi_4_din <= ap_const_lv1_0;
            elsif ((ap_predicate_op42_write_state2 = ap_const_boolean_1)) then 
                rx_rethSift2mergerFi_4_din <= tmp_dest_V_reg_303;
            else 
                rx_rethSift2mergerFi_4_din <= "X";
            end if;
        else 
            rx_rethSift2mergerFi_4_din <= "X";
        end if; 
    end process;


    rx_rethSift2mergerFi_4_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rx_rethSift2mergerFi_4_write <= ap_const_logic_1;
        else 
            rx_rethSift2mergerFi_4_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_rethSift2mergerFi_6_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_rethSift2mergerFi_6_full_n, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_rethSift2mergerFi_6_blk_n <= rx_rethSift2mergerFi_6_full_n;
        else 
            rx_rethSift2mergerFi_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_rethSift2mergerFi_6_din_assign_proc : process(fsmState_1_load_reg_279, ap_predicate_op42_write_state2, p_Result_17_fu_242_p3, p_Result_19_fu_270_p3, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((fsmState_1_load_reg_279 = ap_const_lv1_1)) then 
                rx_rethSift2mergerFi_6_din <= p_Result_19_fu_270_p3;
            elsif ((ap_predicate_op42_write_state2 = ap_const_boolean_1)) then 
                rx_rethSift2mergerFi_6_din <= p_Result_17_fu_242_p3;
            else 
                rx_rethSift2mergerFi_6_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_rethSift2mergerFi_6_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_rethSift2mergerFi_6_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rx_rethSift2mergerFi_6_write <= ap_const_logic_1;
        else 
            rx_rethSift2mergerFi_6_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_rethSift2mergerFi_7_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_rethSift2mergerFi_7_full_n, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_rethSift2mergerFi_7_blk_n <= rx_rethSift2mergerFi_7_full_n;
        else 
            rx_rethSift2mergerFi_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_rethSift2mergerFi_7_din_assign_proc : process(fsmState_1_load_reg_279, ap_predicate_op42_write_state2, tmp_last_V_reg_312, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((fsmState_1_load_reg_279 = ap_const_lv1_1)) then 
                rx_rethSift2mergerFi_7_din <= ap_const_lv1_1;
            elsif ((ap_predicate_op42_write_state2 = ap_const_boolean_1)) then 
                rx_rethSift2mergerFi_7_din <= tmp_last_V_reg_312;
            else 
                rx_rethSift2mergerFi_7_din <= "X";
            end if;
        else 
            rx_rethSift2mergerFi_7_din <= "X";
        end if; 
    end process;


    rx_rethSift2mergerFi_7_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rx_rethSift2mergerFi_7_write <= ap_const_logic_1;
        else 
            rx_rethSift2mergerFi_7_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_rethSift2mergerFi_8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_rethSift2mergerFi_8_full_n, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            rx_rethSift2mergerFi_8_blk_n <= rx_rethSift2mergerFi_8_full_n;
        else 
            rx_rethSift2mergerFi_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_rethSift2mergerFi_8_din_assign_proc : process(fsmState_1_load_reg_279, ap_predicate_op42_write_state2, p_Result_s_fu_230_p3, p_Result_18_fu_261_p3, ap_condition_206)
    begin
        if ((ap_const_boolean_1 = ap_condition_206)) then
            if ((fsmState_1_load_reg_279 = ap_const_lv1_1)) then 
                rx_rethSift2mergerFi_8_din <= p_Result_18_fu_261_p3;
            elsif ((ap_predicate_op42_write_state2 = ap_const_boolean_1)) then 
                rx_rethSift2mergerFi_8_din <= p_Result_s_fu_230_p3;
            else 
                rx_rethSift2mergerFi_8_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_rethSift2mergerFi_8_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_rethSift2mergerFi_8_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, fsmState_1_load_reg_279, ap_predicate_op42_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((fsmState_1_load_reg_279 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op42_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rx_rethSift2mergerFi_8_write <= ap_const_logic_1;
        else 
            rx_rethSift2mergerFi_8_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_last_V_21_fu_170_p1 <= rx_exh2rethShiftFifo_7_dout;
    tmp_last_V_fu_192_p2 <= "1" when (p_Result_31_i_fu_182_p4 = ap_const_lv48_0) else "0";
    tmp_nbreadreq_fu_74_p6 <= (0=>(rx_exh2rethShiftFifo_8_empty_n and rx_exh2rethShiftFifo_7_empty_n and rx_exh2rethShiftFifo_6_empty_n and rx_exh2rethShiftFifo_4_empty_n), others=>'-');
    trunc_ln647_7_fu_239_p1 <= tmp_keep_V_25_reg_293(16 - 1 downto 0);
    trunc_ln647_fu_227_p1 <= tmp_data_V_25_reg_287(128 - 1 downto 0);
end behav;
