library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

package components is

---------Created for lab 3 --------------------
------------ alu logic ---------------
component alu is 
	port(
	X, Y:  in std_logic_vector(3 downto 0);
	add_sub: in std_logic;
	ALUOP: in std_logic_vector(1 downto 0);
	ZERO2: out std_logic;
	S : out std_logic_vector(3 downto 0));
end component;

------------ n bit AND ---------------
component and_gate IS
	generic(n : integer := 4);
	port(
	A, B:  in std_logic_vector((n-1) downto 0);
	C : out std_logic_vector((n-1) downto 0));
END component;
------------ n bit OR ---------------
component or_gate IS
	generic(n : integer := 4);
	port(
	A, B:  in std_logic_vector((n-1) downto 0);
	C : out std_logic_vector((n-1) downto 0));
END component;
