<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.11.20.13:45:22"
 outputDirectory="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="conduit" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="cdt_write" direction="input" role="cdt_write" width="1" />
   <port name="cdt_read" direction="input" role="cdt_read" width="1" />
   <port
       name="cdt_chipselect"
       direction="input"
       role="cdt_chipselect"
       width="1" />
   <port
       name="cdt_outputenable"
       direction="input"
       role="cdt_outputenable"
       width="1" />
   <port name="cdt_address" direction="input" role="cdt_address" width="20" />
   <port name="cdt_data_io" direction="bidir" role="cdt_data_io" width="16" />
   <port
       name="cdt_byteenable"
       direction="input"
       role="cdt_byteenable"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="testram:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1574253922,AUTO_UNIQUE_ID=(altera_external_memory_bfm:19.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESET=0,ACTIVE_LOW_WRITE=1,CDT_ADDRESS_W=20,CDT_NUMSYMBOLS=1,CDT_READ_LATENCY=0,CDT_SYMBOL_W=16,INIT_FILE=altera_external_memory_bfm.hex,SIGNAL_ADDRESS_ROLES=cdt_address,SIGNAL_BEGINTRANSFER_ROLES=cdt_begintransfer,SIGNAL_BYTEENABLE_ROLES=cdt_byteenable,SIGNAL_CHIPSELECT_ROLES=cdt_chipselect,SIGNAL_DATA_ROLES=cdt_data_io,SIGNAL_OUTPUTENABLE_ROLES=cdt_outputenable,SIGNAL_READ_ROLES=cdt_read,SIGNAL_RESET_ROLES=cdt_reset,SIGNAL_WRITE_ROLES=cdt_write,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_OUTPUTENABLE=1,USE_READ=1,USE_RESET=0,USE_WRITE=1,VHDL_ID=0)"
   instancePathKey="testram"
   kind="testram"
   version="1.0"
   name="testram">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1574253922" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/testram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.hex"
       type="HEX"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/oliver/intelFPGA_lite_19.1/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm/altera_external_memory_bfm_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="testram">queue size: 0 starting:testram "testram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="testram"><![CDATA["<b>testram</b>" reuses <b>altera_external_memory_bfm</b> "<b>submodules/altera_external_memory_bfm</b>"]]></message>
   <message level="Debug" culprit="testram">queue size: 0 starting:altera_external_memory_bfm "submodules/altera_external_memory_bfm"</message>
   <message level="Warning" culprit="external_memory_bfm_0"><![CDATA[<b>get_parameter_value</b>: Getting the value of <b>INIT_FILE</b> from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)]]></message>
   <message level="Info" culprit="external_memory_bfm_0"><![CDATA["<b>testram</b>" instantiated <b>altera_external_memory_bfm</b> "<b>external_memory_bfm_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_external_memory_bfm:19.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=1,ACTIVE_LOW_RESET=0,ACTIVE_LOW_WRITE=1,CDT_ADDRESS_W=20,CDT_NUMSYMBOLS=1,CDT_READ_LATENCY=0,CDT_SYMBOL_W=16,INIT_FILE=altera_external_memory_bfm.hex,SIGNAL_ADDRESS_ROLES=cdt_address,SIGNAL_BEGINTRANSFER_ROLES=cdt_begintransfer,SIGNAL_BYTEENABLE_ROLES=cdt_byteenable,SIGNAL_CHIPSELECT_ROLES=cdt_chipselect,SIGNAL_DATA_ROLES=cdt_data_io,SIGNAL_OUTPUTENABLE_ROLES=cdt_outputenable,SIGNAL_READ_ROLES=cdt_read,SIGNAL_RESET_ROLES=cdt_reset,SIGNAL_WRITE_ROLES=cdt_write,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_OUTPUTENABLE=1,USE_READ=1,USE_RESET=0,USE_WRITE=1,VHDL_ID=0"
   instancePathKey="testram:.:external_memory_bfm_0"
   kind="altera_external_memory_bfm"
   version="19.1"
   name="altera_external_memory_bfm">
  <parameter name="SIGNAL_WRITE_ROLES" value="cdt_write" />
  <parameter name="SIGNAL_OUTPUTENABLE_ROLES" value="cdt_outputenable" />
  <parameter name="SIGNAL_READ_ROLES" value="cdt_read" />
  <parameter name="SIGNAL_CHIPSELECT_ROLES" value="cdt_chipselect" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="SIGNAL_ADDRESS_ROLES" value="cdt_address" />
  <parameter name="SIGNAL_DATA_ROLES" value="cdt_data_io" />
  <parameter name="SIGNAL_RESET_ROLES" value="cdt_reset" />
  <parameter name="SIGNAL_BYTEENABLE_ROLES" value="cdt_byteenable" />
  <parameter name="USE_RESET" value="0" />
  <parameter name="SIGNAL_BEGINTRANSFER_ROLES" value="cdt_begintransfer" />
  <generatedFiles>
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/oliver/MEGA/MEGAsync/workspace/FPGA-Projekte/diff2d/testram/synthesis/submodules/altera_external_memory_bfm.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/oliver/intelFPGA_lite_19.1/ip/altera/sopc_builder_ip/verification/altera_external_memory_bfm/altera_external_memory_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="testram" as="external_memory_bfm_0" />
  <messages>
   <message level="Debug" culprit="testram">queue size: 0 starting:altera_external_memory_bfm "submodules/altera_external_memory_bfm"</message>
   <message level="Warning" culprit="external_memory_bfm_0"><![CDATA[<b>get_parameter_value</b>: Getting the value of <b>INIT_FILE</b> from generate2 callback may cause errors (as AFFECTS_GENERATION is false for this parameter)]]></message>
   <message level="Info" culprit="external_memory_bfm_0"><![CDATA["<b>testram</b>" instantiated <b>altera_external_memory_bfm</b> "<b>external_memory_bfm_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
