Analysis & Synthesis report for NES_FPGA
Mon Aug 25 16:42:03 2014
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_next
 11. State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_state
 12. State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|i_next
 13. State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|i_state
 14. State Machine - |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize
 15. State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state
 16. State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state
 17. State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state
 18. State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state
 19. State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state
 20. State Machine - |NES_FPGA|snes_controller:CONTROLLER1|states
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated
 28. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated
 29. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated
 30. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated
 31. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated
 32. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 33. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 34. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 35. Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 36. Source assignments for nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
 37. Source assignments for nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1
 38. Source assignments for nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated
 39. Source assignments for nios_system:NIOS|sdram_0:the_sdram_0
 40. Source assignments for nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch
 41. Parameter Settings for User Entity Instance: pixel_clock:PCLOCK|altpll:altpll_component
 42. Parameter Settings for User Entity Instance: snes_controller:CONTROLLER1
 43. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0
 44. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
 45. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
 46. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
 47. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
 48. Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: nios_system:NIOS|clocks:the_clocks
 50. Parameter Settings for User Entity Instance: nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System
 51. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 52. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 53. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 54. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 55. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 56. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 57. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 58. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 59. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 60. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 61. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 62. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 63. Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 64. Parameter Settings for User Entity Instance: nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 65. Parameter Settings for User Entity Instance: nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 66. Parameter Settings for User Entity Instance: nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0
 67. Parameter Settings for User Entity Instance: nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 68. altpll Parameter Settings by Entity Instance
 69. altsyncram Parameter Settings by Entity Instance
 70. scfifo Parameter Settings by Entity Instance
 71. Port Connectivity Checks: "nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
 72. Port Connectivity Checks: "nios_system:NIOS|sysid:the_sysid"
 73. Port Connectivity Checks: "nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 74. Port Connectivity Checks: "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 75. Port Connectivity Checks: "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 76. Port Connectivity Checks: "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 77. Port Connectivity Checks: "nios_system:NIOS|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 78. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 79. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 80. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 81. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 82. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 83. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 84. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
 85. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
 86. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
 87. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
 88. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
 89. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
 90. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
 91. Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
 92. Port Connectivity Checks: "nios_system:NIOS|clocks:the_clocks"
 93. Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
 94. Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker"
 95. Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
 96. Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
 97. Port Connectivity Checks: "nios_system:NIOS"
 98. Port Connectivity Checks: "snes_controller:CONTROLLER1"
 99. Elapsed Time Per Partition
100. Analysis & Synthesis Messages
101. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 25 16:42:03 2014    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; NES_FPGA                                 ;
; Top-level Entity Name              ; NES_FPGA                                 ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 3,976                                    ;
;     Total combinational functions  ; 3,257                                    ;
;     Dedicated logic registers      ; 2,148                                    ;
; Total registers                    ; 2148                                     ;
; Total pins                         ; 250                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 48,128                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 2                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; NES_FPGA           ; NES_FPGA           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                 ; Library ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; clocks.v                                                                                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/clocks.v                                                    ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd         ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd                   ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd                    ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd              ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd                ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ; yes             ; User Wizard-Generated File             ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd             ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd        ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd               ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd                ;         ;
; ../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ; yes             ; User VHDL File                         ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd                ;         ;
; Altera_UP_SD_Card_Avalon_Interface_0.vhd                                                                                                       ; yes             ; User VHDL File                         ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd                    ;         ;
; snes_controller.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/snes_controller.v                                           ;         ;
; vga640x480.v                                                                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga640x480.v                                                ;         ;
; color_gen.v                                                                                                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/color_gen.v                                                 ;         ;
; pixel_clock.v                                                                                                                                  ; yes             ; User Wizard-Generated File             ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v                                               ;         ;
; nes_fpga.v                                                                                                                                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v                                                  ;         ;
; altpll.tdf                                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altpll.tdf                                                                         ;         ;
; aglobal121.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/aglobal121.inc                                                                     ;         ;
; stratix_pll.inc                                                                                                                                ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;         ;
; stratixii_pll.inc                                                                                                                              ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;         ;
; cycloneii_pll.inc                                                                                                                              ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;         ;
; db/pixel_clock_altpll.v                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v                                     ;         ;
; nios_system.v                                                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nios_system.v                                               ;         ;
; altsyncram.tdf                                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                                                                                                                          ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_mux.inc                                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; lpm_decode.inc                                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; a_rdenreg.inc                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; altdpram.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; db/altsyncram_jv92.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_jv92.tdf                                      ;         ;
; db/altpll_0vb2.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altpll_0vb2.tdf                                          ;         ;
; cpu_0.v                                                                                                                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.v                                                     ;         ;
; cpu_0_test_bench.v                                                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_test_bench.v                                          ;         ;
; db/altsyncram_bjf1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_bjf1.tdf                                      ;         ;
; cpu_0_rf_ram_a.mif                                                                                                                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_rf_ram_a.mif                                          ;         ;
; db/altsyncram_cjf1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_cjf1.tdf                                      ;         ;
; cpu_0_rf_ram_b.mif                                                                                                                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_rf_ram_b.mif                                          ;         ;
; db/altsyncram_od72.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_od72.tdf                                      ;         ;
; cpu_0_ociram_default_contents.mif                                                                                                              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_ociram_default_contents.mif                           ;         ;
; cpu_0_oci_test_bench.v                                                                                                                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_oci_test_bench.v                                      ;         ;
; db/altsyncram_qd02.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_qd02.tdf                                      ;         ;
; cpu_0_jtag_debug_module_wrapper.v                                                                                                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_wrapper.v                           ;         ;
; cpu_0_jtag_debug_module_tck.v                                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_tck.v                               ;         ;
; altera_std_synchronizer.v                                                                                                                      ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;         ;
; cpu_0_jtag_debug_module_sysclk.v                                                                                                               ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0_jtag_debug_module_sysclk.v                            ;         ;
; sld_virtual_jtag_basic.v                                                                                                                       ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                           ;         ;
; input1.v                                                                                                                                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/input1.v                                                    ;         ;
; jtag_uart_0.v                                                                                                                                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/jtag_uart_0.v                                               ;         ;
; scfifo.tdf                                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/scfifo.tdf                                                                         ;         ;
; a_regfifo.inc                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_regfifo.inc                                                                      ;         ;
; a_dpfifo.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_dpfifo.inc                                                                       ;         ;
; a_i2fifo.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_i2fifo.inc                                                                       ;         ;
; a_fffifo.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_fffifo.inc                                                                       ;         ;
; a_f2fifo.inc                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/quartus/libraries/megafunctions/a_f2fifo.inc                                                                       ;         ;
; db/scfifo_dv21.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/scfifo_dv21.tdf                                          ;         ;
; db/a_dpfifo_k531.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/a_dpfifo_k531.tdf                                        ;         ;
; db/a_fefifo_7cf.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/a_fefifo_7cf.tdf                                         ;         ;
; db/cntr_7s7.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/cntr_7s7.tdf                                             ;         ;
; db/dpram_hp21.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/dpram_hp21.tdf                                           ;         ;
; db/altsyncram_l5m1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_l5m1.tdf                                      ;         ;
; db/cntr_rrb.tdf                                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/cntr_rrb.tdf                                             ;         ;
; alt_jtag_atlantic.v                                                                                                                            ; yes             ; Encrypted Megafunction                 ; c:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                ;         ;
; onchip_memory2_0.v                                                                                                                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/onchip_memory2_0.v                                          ;         ;
; db/altsyncram_rbc1.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/altsyncram_rbc1.tdf                                      ;         ;
; onchip_memory2_0.hex                                                                                                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/onchip_memory2_0.hex                                        ;         ;
; output1.v                                                                                                                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/output1.v                                                   ;         ;
; sdram_0.v                                                                                                                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/sdram_0.v                                                   ;         ;
; sysid.v                                                                                                                                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/sysid.v                                                     ;         ;
; sld_hub.vhd                                                                                                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/quartus/libraries/megafunctions/sld_hub.vhd                                                                        ;         ;
; sld_jtag_hub.vhd                                                                                                                               ; yes             ; Encrypted Megafunction                 ; c:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                   ;         ;
; sld_rom_sr.vhd                                                                                                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                     ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 250              ;
; Total memory bits        ; 48128            ;
; DSP block 9-bit elements ; 0                ;
; Total PLLs               ; 2                ;
;     -- PLLs              ; 2                ;
;                          ;                  ;
; Maximum fan-out          ; 2042             ;
; Total fan-out            ; 21860            ;
; Average fan-out          ; 3.56             ;
+--------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NES_FPGA                                                                                                                                ; 3257 (1)          ; 2148 (0)     ; 48128       ; 0            ; 0       ; 0         ; 0         ; 250  ; 0            ; |NES_FPGA                                                                                                                                                                                                                                                                                                                                                                ;              ;
;    |color_gen:IMG_GEN|                                                                                                                   ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|color_gen:IMG_GEN                                                                                                                                                                                                                                                                                                                                              ;              ;
;    |nios_system:NIOS|                                                                                                                    ; 2995 (0)          ; 1962 (0)     ; 48128       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|                                                    ; 1154 (0)          ; 893 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0                                                                                                                                                                                                                                                                 ;              ;
;          |Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|                                                       ; 1154 (408)        ; 893 (136)    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0                                                                                                                                                                                         ;              ;
;             |Altera_UP_SD_Card_Interface:SD_Card_Port|                                                                                   ; 746 (90)          ; 757 (385)    ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port                                                                                                                                                ;              ;
;                |Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|                                                            ; 220 (218)         ; 72 (65)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator                                                                                   ;              ;
;                   |Altera_UP_SD_CRC7_Generator:CRC7_Gen|                                                                                 ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen                                              ;              ;
;                |Altera_UP_SD_Card_Buffer:data_line|                                                                                      ; 135 (115)         ; 80 (64)      ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line                                                                                                             ;              ;
;                   |Altera_UP_SD_CRC16_Generator:crc16_checker|                                                                           ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker                                                                  ;              ;
;                   |Altera_UP_SD_Card_Memory_Block:packet_memory|                                                                         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory                                                                ;              ;
;                      |altsyncram:altsyncram_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component                                ;              ;
;                         |altsyncram_jv92:auto_generated|                                                                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated ;              ;
;                |Altera_UP_SD_Card_Clock:clock_generator|                                                                                 ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator                                                                                                        ;              ;
;                |Altera_UP_SD_Card_Control_FSM:control_FSM|                                                                               ; 86 (86)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM                                                                                                      ;              ;
;                |Altera_UP_SD_Card_Response_Receiver:response_receiver|                                                                   ; 198 (196)         ; 159 (152)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver                                                                                          ;              ;
;                   |Altera_UP_SD_CRC7_Generator:crc_checker|                                                                              ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker                                                  ;              ;
;                |Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger|                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger                                                                                             ;              ;
;       |Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave                                                                                                                                                                                                              ;              ;
;       |clocks:the_clocks|                                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|clocks:the_clocks                                                                                                                                                                                                                                                                                                                             ;              ;
;          |altpll:DE_Clock_Generator_System|                                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System                                                                                                                                                                                                                                                                                            ;              ;
;             |altpll_0vb2:auto_generated|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System|altpll_0vb2:auto_generated                                                                                                                                                                                                                                                                 ;              ;
;       |clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave                                                                                                                                                                                                                                                                          ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                  ; 991 (759)         ; 497 (314)    ; 10240       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                           ; 232 (37)          ; 182 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                        ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                                                                                       ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                       ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                                                                                     ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                             ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                                                                                           ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                       ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                                                                                    ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                          ; 11 (11)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                                                                                         ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                            ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                            ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                                                                                           ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                  ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                                                                                 ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                                                                                  ;              ;
;                   |altsyncram:the_altsyncram|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                        ;              ;
;                      |altsyncram_od72:auto_generated|                                                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated                                                                                                         ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_bjf1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                                                                                            ;              ;
;             |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_cjf1:auto_generated|                                                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated                                                                                                                                                                                                                   ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                                                                                         ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                               ; 113 (113)         ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                                                                                            ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                 ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                                                                                              ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                   ; 45 (45)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                                                                                                ;              ;
;       |input1:the_input1|                                                                                                                ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|input1:the_input1                                                                                                                                                                                                                                                                                                                             ;              ;
;       |input1_s1_arbitrator:the_input1_s1|                                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|input1_s1_arbitrator:the_input1_s1                                                                                                                                                                                                                                                                                                            ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                      ; 145 (41)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                                                                                                                   ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                               ; 53 (53)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                   ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:rfifo|                                                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_dv21:auto_generated|                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_k531:dpfifo|                                                                                                 ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                           ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_7s7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_rrb:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_rrb:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_hp21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_l5m1:altsyncram1|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                                                                                                                         ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                     ;              ;
;             |scfifo:wfifo|                                                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                        ;              ;
;                |scfifo_dv21:auto_generated|                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated                                                                                                                                                                                                                             ;              ;
;                   |a_dpfifo_k531:dpfifo|                                                                                                 ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo                                                                                                                                                                                                        ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                           ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                ;              ;
;                         |cntr_7s7:count_usedw|                                                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw                                                                                                                                                           ;              ;
;                      |cntr_rrb:rd_ptr_count|                                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count                                                                                                                                                                                  ;              ;
;                      |cntr_rrb:wr_ptr|                                                                                                   ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr                                                                                                                                                                                        ;              ;
;                      |dpram_hp21:FIFOram|                                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram                                                                                                                                                                                     ;              ;
;                         |altsyncram_l5m1:altsyncram1|                                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1                                                                                                                                                         ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                                                                                                                    ;              ;
;       |nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch                                                                                                                                                                                                                                                              ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                                                            ; 1 (1)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram:the_altsyncram|                                                                                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                               ;              ;
;             |altsyncram_rbc1:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated                                                                                                                                                                                                                                                ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                                                           ; 45 (45)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                        ;              ;
;       |output1:the_output1|                                                                                                              ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|output1:the_output1                                                                                                                                                                                                                                                                                                                           ;              ;
;       |output1_s1_arbitrator:the_output1_s1|                                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|output1_s1_arbitrator:the_output1_s1                                                                                                                                                                                                                                                                                                          ;              ;
;       |sdram_0:the_sdram_0|                                                                                                              ; 324 (252)         ; 337 (209)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0                                                                                                                                                                                                                                                                                                                           ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                     ; 72 (72)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                 ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                             ; 113 (60)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                                                                                                          ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|                              ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                                                                                                                         ;              ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|                ; 20 (20)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                                                                                                                           ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|nios_system:NIOS|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                        ;              ;
;    |pixel_clock:PCLOCK|                                                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component                                                                                                                                                                                                                                                                                                                     ;              ;
;          |pixel_clock_altpll:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated                                                                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                                                    ; 161 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                     ; 160 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                  ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                                                       ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                          ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                     ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                        ;              ;
;    |snes_controller:CONTROLLER1|                                                                                                         ; 46 (46)           ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|snes_controller:CONTROLLER1                                                                                                                                                                                                                                                                                                                                    ;              ;
;    |vga640x480:VGA|                                                                                                                      ; 38 (38)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |NES_FPGA|vga640x480:VGA                                                                                                                                                                                                                                                                                                                                                 ;              ;
+------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 16           ; 4096         ; 1            ; 4096  ; None                              ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_0_ociram_default_contents.mif ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_a.mif                ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_0_rf_ram_b.mif                ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                              ;
; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; onchip_memory2_0.hex              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                           ; IP Include File                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Altera ; sopc         ; 12.1    ; N/A          ; N/A          ; |NES_FPGA|nios_system:NIOS                                                                                                                                                                                                                                                                                ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nios_system.v                                   ;
; Altera ; RAM: 2-PORT  ; 8.0     ; N/A          ; N/A          ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory ; C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd ;
; Altera ; ALTPLL       ; 12.1    ; N/A          ; N/A          ; |NES_FPGA|pixel_clock:PCLOCK                                                                                                                                                                                                                                                                              ; C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                              ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                       ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                       ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                       ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                       ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                       ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                       ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------+
; Name                              ; current_cmd_state.s_UPDATE_AUX_SR ; current_cmd_state.s_WAIT_RESPONSE ; current_cmd_state.s_WAIT_COMMAND ; current_cmd_state.s_RESET_CMD                                       ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------+
; current_cmd_state.s_RESET_CMD     ; 0                                 ; 0                                 ; 0                                ; 0                                                                   ;
; current_cmd_state.s_WAIT_COMMAND  ; 0                                 ; 0                                 ; 1                                ; 1                                                                   ;
; current_cmd_state.s_WAIT_RESPONSE ; 0                                 ; 1                                 ; 0                                ; 1                                                                   ;
; current_cmd_state.s_UPDATE_AUX_SR ; 1                                 ; 0                                 ; 0                                ; 1                                                                   ;
+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+---------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; Name                                      ; current_state.s_WAIT_RELEASE ; current_state.s_WRITE_SECOND_WORD ; current_state.s_WRITE_SECOND_BYTE ; current_state.s_WR_READ_SECOND_WORD_DELAY ; current_state.s_WR_READ_SECOND_WORD ; current_state.s_WRITE_FIRST_WORD ; current_state.s_WRITE_FIRST_BYTE ; current_state.s_WR_READ_FIRST_WORD_DELAY ; current_state.s_WR_READ_FIRST_WORD ; current_state.s_RECEIVE_SECOND_WORD ; current_state.s_RECEIVE_FIRST_WORD ; current_state.s_READ_SECOND_WORD ; current_state.s_READ_FIRST_WORD ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                     ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST              ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 1                            ; 1                     ;
; current_state.s_READ_FIRST_WORD           ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 1                               ; 0                            ; 1                     ;
; current_state.s_READ_SECOND_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 1                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 1                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_RECEIVE_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 1                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD        ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 1                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_FIRST_WORD_DELAY  ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 1                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_BYTE          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 1                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_FIRST_WORD          ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 1                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD       ; 0                            ; 0                                 ; 0                                 ; 0                                         ; 1                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WR_READ_SECOND_WORD_DELAY ; 0                            ; 0                                 ; 0                                 ; 1                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_BYTE         ; 0                            ; 0                                 ; 1                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WRITE_SECOND_WORD         ; 0                            ; 1                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
; current_state.s_WAIT_RELEASE              ; 1                            ; 0                                 ; 0                                 ; 0                                         ; 0                                   ; 0                                ; 0                                ; 0                                        ; 0                                  ; 0                                   ; 0                                  ; 0                                ; 0                               ; 0                            ; 1                     ;
+-------------------------------------------+------------------------------+-----------------------------------+-----------------------------------+-------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+------------------------------------------+------------------------------------+-------------------------------------+------------------------------------+----------------------------------+---------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state                                                                                                                                                                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; Name                                   ; current_state.s_WAIT_DEASSERT ; current_state.s_RECEIVING_STOP_BIT ; current_state.s_RECEIVING_DATA ; current_state.s_RECEIVING_LEADING_BITS ; current_state.s_WAIT_DATA_START ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_SEND_STOP ; current_state.s_SEND_CRC ; current_state.s_SEND_DATA ; current_state.s_SEND_START_BIT ; current_state.s_WAIT_REQUEST ; current_state.s_RESET ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+
; current_state.s_RESET                  ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 0                     ;
; current_state.s_WAIT_REQUEST           ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 1                            ; 1                     ;
; current_state.s_SEND_START_BIT         ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 1                              ; 0                            ; 1                     ;
; current_state.s_SEND_DATA              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 1                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_CRC               ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 1                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_SEND_STOP              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 1                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY              ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 1                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_BUSY_END          ; 0                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 1                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DATA_START        ; 0                             ; 0                                  ; 0                              ; 0                                      ; 1                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_LEADING_BITS ; 0                             ; 0                                  ; 0                              ; 1                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_DATA         ; 0                             ; 0                                  ; 1                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_RECEIVING_STOP_BIT     ; 0                             ; 1                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
; current_state.s_WAIT_DEASSERT          ; 1                             ; 0                                  ; 0                              ; 0                                      ; 0                               ; 0                             ; 0                         ; 0                         ; 0                        ; 0                         ; 0                              ; 0                            ; 1                     ;
+----------------------------------------+-------------------------------+------------------------------------+--------------------------------+----------------------------------------+---------------------------------+-------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+--------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; Name                                                ; current_state.s_PERIODIC_STATUS_CHECK ; current_state.s_WAIT_DEASSERT ; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE ; current_state.s_WAIT_RESPONSE ; current_state.s_SEND_COMMAND ; current_state.s_GENERATE_COMMAND ; current_state.s_REACTIVATE_CLOCK ; current_state.s_AWAIT_USER_COMMAND ; current_state.s_TOGGLE_CLOCK_FREQUENCY ; current_state.s_GO_TO_NEXT_COMMAND ; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE ; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; current_state.s_GENERATE_PREDEFINED_COMMAND ; current_state.s_WAIT_74_CYCLES ; current_state.s_RESET ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+
; current_state.s_RESET                               ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 0                     ;
; current_state.s_WAIT_74_CYCLES                      ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 1                              ; 1                     ;
; current_state.s_GENERATE_PREDEFINED_COMMAND         ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 1                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_TRANSMITTED ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 1                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_PREDEFINED_COMMAND_RESPONSE    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 1                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GO_TO_NEXT_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 1                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_TOGGLE_CLOCK_FREQUENCY              ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 1                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_AWAIT_USER_COMMAND                  ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 1                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_REACTIVATE_CLOCK                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 1                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_GENERATE_COMMAND                    ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 1                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_SEND_COMMAND                        ; 0                                     ; 0                             ; 0                                                  ; 0                             ; 1                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_RESPONSE                       ; 0                                     ; 0                             ; 0                                                  ; 1                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_FOR_CLOCK_EDGE_BEFORE_DISABLE  ; 0                                     ; 0                             ; 1                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_WAIT_DEASSERT                       ; 0                                     ; 1                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
; current_state.s_PERIODIC_STATUS_CHECK               ; 1                                     ; 0                             ; 0                                                  ; 0                             ; 0                            ; 0                                ; 0                                ; 0                                  ; 0                                      ; 0                                  ; 0                                                ; 0                                                   ; 0                                           ; 0                              ; 1                     ;
+-----------------------------------------------------+---------------------------------------+-------------------------------+----------------------------------------------------+-------------------------------+------------------------------+----------------------------------+----------------------------------+------------------------------------+----------------------------------------+------------------------------------+--------------------------------------------------+-----------------------------------------------------+---------------------------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|current_state ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------+
; Name                                  ; current_state.s_WAIT_BEGIN_DEASSERT ; current_state.s_WAIT_BUSY_END ; current_state.s_WAIT_BUSY ; current_state.s_WAIT_PROCESSING_DELAY ; current_state.s_WAIT_END ; current_state.s_WAIT_BEGIN                                                                       ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------+
; current_state.s_WAIT_BEGIN            ; 0                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 0                                                                                                ;
; current_state.s_WAIT_END              ; 0                                   ; 0                             ; 0                         ; 0                                     ; 1                        ; 1                                                                                                ;
; current_state.s_WAIT_PROCESSING_DELAY ; 0                                   ; 0                             ; 0                         ; 1                                     ; 0                        ; 1                                                                                                ;
; current_state.s_WAIT_BUSY             ; 0                                   ; 0                             ; 1                         ; 0                                     ; 0                        ; 1                                                                                                ;
; current_state.s_WAIT_BUSY_END         ; 0                                   ; 1                             ; 0                         ; 0                                     ; 0                        ; 1                                                                                                ;
; current_state.s_WAIT_BEGIN_DEASSERT   ; 1                                   ; 0                             ; 0                         ; 0                                     ; 0                        ; 1                                                                                                ;
+---------------------------------------+-------------------------------------+-------------------------------+---------------------------+---------------------------------------+--------------------------+--------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES_FPGA|snes_controller:CONTROLLER1|states                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+--------------------+-------------------+--------------------+-------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------------+--------------------+------------------------+-----------------------+-------------------------+------------------------+--------------------+-------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; Name                          ; states.ButtonIdleON_5 ; states.ButtonIdleON_4 ; states.ButtonIdleOFF_3 ; states.ButtonIdleON_3 ; states.ButtonIdleOFF_2 ; states.ButtonIdleON_2 ; states.ButtonIdleOFF_1 ; states.ButtonIdleON_1 ; states.ButtonTriggerRight_OFF ; states.ButtonTriggerRight_ON ; states.ButtonTriggerLeft_OFF ; states.ButtonTriggerLeft_ON ; states.ButtonX_OFF ; states.ButtonX_ON ; states.ButtonA_OFF ; states.ButtonA_ON ; states.ButtonRight_OFF ; states.ButtonRight_ON ; states.ButtonLeft_OFF ; states.ButtonLeft_ON ; states.ButtonDown_OFF ; states.ButtonDown_ON ; states.ButtonUp_OFF ; states.ButtonUp_ON ; states.ButtonStart_OFF ; states.ButtonStart_ON ; states.ButtonSelect_OFF ; states.ButtonSelect_ON ; states.ButtonY_OFF ; states.ButtonY_ON ; states.ButtonB_OFF ; states.ButtonB_ON ; states.Latch_ON_2 ; states.Latch_ON_1 ; states.SNES_Init ;
+-------------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+--------------------+-------------------+--------------------+-------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------------+--------------------+------------------------+-----------------------+-------------------------+------------------------+--------------------+-------------------+--------------------+-------------------+-------------------+-------------------+------------------+
; states.SNES_Init              ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ;
; states.Latch_ON_1             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 1                 ; 1                ;
; states.Latch_ON_2             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 1                 ; 0                 ; 1                ;
; states.ButtonB_ON             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 1                 ; 0                 ; 0                 ; 1                ;
; states.ButtonB_OFF            ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 1                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonY_ON             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 1                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonY_OFF            ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 1                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonSelect_ON        ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 1                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonSelect_OFF       ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 1                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonStart_ON         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 1                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonStart_OFF        ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 1                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonUp_ON            ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonUp_OFF           ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 1                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonDown_ON          ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 1                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonDown_OFF         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 1                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonLeft_ON          ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 1                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonLeft_OFF         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 1                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonRight_ON         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 1                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonRight_OFF        ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 1                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonA_ON             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 1                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonA_OFF            ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 1                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonX_ON             ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 1                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonX_OFF            ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 1                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonTriggerLeft_ON   ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 1                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonTriggerLeft_OFF  ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 1                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonTriggerRight_ON  ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 1                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonTriggerRight_OFF ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 1                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleON_1         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 1                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleOFF_1        ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 1                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleON_2         ; 0                     ; 0                     ; 0                      ; 0                     ; 0                      ; 1                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleOFF_2        ; 0                     ; 0                     ; 0                      ; 0                     ; 1                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleON_3         ; 0                     ; 0                     ; 0                      ; 1                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleOFF_3        ; 0                     ; 0                     ; 1                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleON_4         ; 0                     ; 1                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
; states.ButtonIdleON_5         ; 1                     ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                      ; 0                     ; 0                             ; 0                            ; 0                            ; 0                           ; 0                  ; 0                 ; 0                  ; 0                 ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0                   ; 0                  ; 0                      ; 0                     ; 0                       ; 0                      ; 0                  ; 0                 ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ;
+-------------------------------+-----------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+------------------------+-----------------------+-------------------------------+------------------------------+------------------------------+-----------------------------+--------------------+-------------------+--------------------+-------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------------+--------------------+------------------------+-----------------------+-------------------------+------------------------+--------------------+-------------------+--------------------+-------------------+-------------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_addr[4,5]                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|input1:the_input1|readdata[8..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[1..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ipending_reg[1..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_im_addr[0..6]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_wrap                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|clocks:the_clocks|readdata[1..7]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[1..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1..7]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[1]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[2]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[3]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[4]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[5]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[6]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[8]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                                    ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[9]                                                                           ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[10]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[11]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[12]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[13]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[14]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[15]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[16]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[17]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[18]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[19]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[20]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[21]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[22]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[23]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[24]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[25]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[26]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[27]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[28]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[29]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                                   ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[30]                                                                          ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                                   ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_addr[0..3,6..11]                                                                                                                                                         ; Merged with nios_system:NIOS|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                                                                                                          ;
; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[0]                                                                                                       ; Merged with nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                                                                                ;
; nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                             ; Merged with nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                                                                                       ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                                                                            ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                     ; Merged with nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                                                                            ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter[2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[2]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[2]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_next~9                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_next~10                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_next~13                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_next~14                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_next~16                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_next~4                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_next~5                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_next~6                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_state~14                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_state~15                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_state~16                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~4                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~5                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~8                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; snes_controller:CONTROLLER1|states~9                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                          ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_RESET_CMD            ; Merged with nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_state.s_RESET                    ; Merged with nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|current_state.s_RESET ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.011 ; Merged with nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001                                                          ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_count[2]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 295                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_system:NIOS|clocks:the_clocks|readdata[3]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[3],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[3],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[3]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[1]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[1],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[1],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[1]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[2]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[2],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[2],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[2]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[4]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[4],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[4],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[4]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[5]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[5],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[5],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[5]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[6]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[6],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[6],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[6]                                                                                                                      ;
; nios_system:NIOS|clocks:the_clocks|readdata[7]                                                                                                                                                                ; Stuck at GND              ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_0[7],                                                                                                                     ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_1[7],                                                                                                                     ;
;                                                                                                                                                                                                               ;                           ; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_8_reg_segment_2[7]                                                                                                                      ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                           ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break,                                                                                  ;
;                                                                                                                                                                                                               ; due to stuck port data_in ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                                ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[24]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[24]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[23]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[23]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[22]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[22]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[21]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[21]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[20]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[20]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[19]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[19]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[18]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[18]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[17]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[17]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[16]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[16]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[15]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[15]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[14]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[14]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[13]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[13]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[12]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[12]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[11]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[11]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[10]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[10]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[9]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[9]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[8]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[8]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[7]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[7]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[6]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[6]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[5]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[5]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[4]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[4]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[3]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[3]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[2]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[2]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                                                                                    ; Stuck at GND              ; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[2]                                                                                                ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                 ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                              ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[31]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[31]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[30]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[30]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[29]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[29]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[1]                                                                                                                                                             ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[1]                                                                                                                                                           ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[28]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[28]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[27]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[27]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[26]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[26]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|W_ienable_reg[25]                                                                                                                                                            ; Stuck at GND              ; nios_system:NIOS|cpu_0:the_cpu_0|W_control_rd_data[25]                                                                                                                                                          ;
;                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                 ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2148  ;
; Number of registers using Synchronous Clear  ; 200   ;
; Number of registers using Synchronous Load   ; 205   ;
; Number of registers using Asynchronous Clear ; 1627  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1459  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_system:NIOS|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                                                                                                                                            ; 1       ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_waitrequest                                                                                                                                                                                        ; 21      ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_addr[12]                                                                                                                                                                                                                                          ; 11      ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                                                                                            ; 2       ;
; nios_system:NIOS|cpu_0:the_cpu_0|F_pc[25]                                                                                                                                                                                                                                                ; 22      ;
; nios_system:NIOS|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                  ; 24      ;
; nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                                                                                                                                    ; 8       ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                              ; 3       ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|fifo_contains_ones_n                                                                                                ; 2       ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                                                                                                                                           ; 7       ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|av_waitrequest                                                                                                                                                                                                                              ; 1       ;
; nios_system:NIOS|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                                                                                                                                 ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                                                                                                                                 ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                                                                                                                                  ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                                                                                                                                  ; 2       ;
; nios_system:NIOS|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                                                                                                                                  ; 2       ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                    ; 11      ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|bit_to_send ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|dataout_1bit                          ; 2       ;
; snes_controller:CONTROLLER1|pulse                                                                                                                                                                                                                                                        ; 1       ;
; nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                                                                                                ; 2       ;
; nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                                                                                                                                                       ; 2       ;
; nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                                                                                            ; 1       ;
; nios_system:NIOS|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                          ; 9       ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                                                                                                                                       ; 3       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[2]                        ; 5       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[1]                        ; 6       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                        ; 6       ;
; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                    ; 2       ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                        ; 3       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[0]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[1]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[2]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[4]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[5]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[6]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[7]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|shift_crc_bits     ; 3       ;
; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                        ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[8]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[27]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[26]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[25]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[24]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[23]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[22]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[21]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[20]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[19]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[18]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[17]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[16]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[15]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[14]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[13]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[12]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[11]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[10]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[9]                                                    ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[31]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[30]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[29]                                                   ; 1       ;
; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[28]                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                             ; 3       ;
; Total number of inverted registers = 73                                                                                                                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|periodic_status_check[22]                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|d_byteenable[0]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[38]                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|delay_counter[0]                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[15] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_src1[31]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_src1[9]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|D_iw[30]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_operating_conditions_register[30]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|av_ld_byte1_data[6]                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[6]                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|argument_reg[29]                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_FPGA|vga640x480:VGA|HCS[4]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|counter[0]                                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[18]                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|timeout_register[4]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|timeout_counter[0]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|response_type_reg[1]                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|shift_register[15]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_src2[19]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[6]                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |NES_FPGA|vga640x480:VGA|VCS[4]                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker|shift_register[5]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[4]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|d_writedata[26]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[36]                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[34]                                                                                                      ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[8]                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr[20]                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|W_alu_result[30]                                                                                                                                                                                                                                                                ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|F_pc[23]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|crc_counter[1]                                                ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|byte_counter[8]                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_dqm[3]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|d_byteenable[2]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[1]                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_addr[12]                                                                                                                                                                                                                                                                  ;
; 18:1               ; 6 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[37]                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|id_sequence_step_index[2]                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_addr[2]                                                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                         ;
; 11:1               ; 14 bits   ; 98 LEs        ; 28 LEs               ; 70 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[8]                     ;
; 12:1               ; 62 bits   ; 496 LEs       ; 0 LEs                ; 496 LEs                ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|active_data[6]                                                                                                                                                                                                                                                              ;
; 78:1               ; 11 bits   ; 572 LEs       ; 33 LEs               ; 539 LEs                ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[19]                    ;
; 73:1               ; 4 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|message_bits[26]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|SD_REG_response_R1[3]                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|m_data[19]                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|bit_counter[0]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|comb                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|E_logic_result[20]                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter_next_value[2]                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter_next_value[0]                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                                                                                                                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|W_rf_wr_data[12]                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|updated_one_count                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|updated_one_count                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES_FPGA|nios_system:NIOS|cpu_0:the_cpu_0|D_dst_regnum[0]                                                                                                                                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[8]                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|buffer_data_in[0]                                                                                                                         ;
; 21:1               ; 16 bits   ; 224 LEs       ; 144 LEs              ; 80 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[25]                                                                                                                     ;
; 21:1               ; 10 bits   ; 140 LEs       ; 100 LEs              ; 40 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[11]                                                                                                                     ;
; 21:1               ; 6 bits    ; 84 LEs        ; 60 LEs               ; 24 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|o_avalon_readdata[4]                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|Selector35                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |NES_FPGA|nios_system:NIOS|sdram_0:the_sdram_0|Selector27                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                               ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                 ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |NES_FPGA|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios_system:NIOS|sdram_0:the_sdram_0   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pixel_clock:PCLOCK|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------+
; Parameter Name                ; Value                         ; Type                    ;
+-------------------------------+-------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pixel_clock ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                 ;
; LOCK_LOW                      ; 1                             ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                 ;
; BANDWIDTH                     ; 0                             ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; VCO_MIN                       ; 0                             ; Untyped                 ;
; VCO_MAX                       ; 0                             ; Untyped                 ;
; VCO_CENTER                    ; 0                             ; Untyped                 ;
; PFD_MIN                       ; 0                             ; Untyped                 ;
; PFD_MAX                       ; 0                             ; Untyped                 ;
; M_INITIAL                     ; 0                             ; Untyped                 ;
; M                             ; 0                             ; Untyped                 ;
; N                             ; 1                             ; Untyped                 ;
; M2                            ; 1                             ; Untyped                 ;
; N2                            ; 1                             ; Untyped                 ;
; SS                            ; 1                             ; Untyped                 ;
; C0_HIGH                       ; 0                             ; Untyped                 ;
; C1_HIGH                       ; 0                             ; Untyped                 ;
; C2_HIGH                       ; 0                             ; Untyped                 ;
; C3_HIGH                       ; 0                             ; Untyped                 ;
; C4_HIGH                       ; 0                             ; Untyped                 ;
; C5_HIGH                       ; 0                             ; Untyped                 ;
; C6_HIGH                       ; 0                             ; Untyped                 ;
; C7_HIGH                       ; 0                             ; Untyped                 ;
; C8_HIGH                       ; 0                             ; Untyped                 ;
; C9_HIGH                       ; 0                             ; Untyped                 ;
; C0_LOW                        ; 0                             ; Untyped                 ;
; C1_LOW                        ; 0                             ; Untyped                 ;
; C2_LOW                        ; 0                             ; Untyped                 ;
; C3_LOW                        ; 0                             ; Untyped                 ;
; C4_LOW                        ; 0                             ; Untyped                 ;
; C5_LOW                        ; 0                             ; Untyped                 ;
; C6_LOW                        ; 0                             ; Untyped                 ;
; C7_LOW                        ; 0                             ; Untyped                 ;
; C8_LOW                        ; 0                             ; Untyped                 ;
; C9_LOW                        ; 0                             ; Untyped                 ;
; C0_INITIAL                    ; 0                             ; Untyped                 ;
; C1_INITIAL                    ; 0                             ; Untyped                 ;
; C2_INITIAL                    ; 0                             ; Untyped                 ;
; C3_INITIAL                    ; 0                             ; Untyped                 ;
; C4_INITIAL                    ; 0                             ; Untyped                 ;
; C5_INITIAL                    ; 0                             ; Untyped                 ;
; C6_INITIAL                    ; 0                             ; Untyped                 ;
; C7_INITIAL                    ; 0                             ; Untyped                 ;
; C8_INITIAL                    ; 0                             ; Untyped                 ;
; C9_INITIAL                    ; 0                             ; Untyped                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                 ;
; C0_PH                         ; 0                             ; Untyped                 ;
; C1_PH                         ; 0                             ; Untyped                 ;
; C2_PH                         ; 0                             ; Untyped                 ;
; C3_PH                         ; 0                             ; Untyped                 ;
; C4_PH                         ; 0                             ; Untyped                 ;
; C5_PH                         ; 0                             ; Untyped                 ;
; C6_PH                         ; 0                             ; Untyped                 ;
; C7_PH                         ; 0                             ; Untyped                 ;
; C8_PH                         ; 0                             ; Untyped                 ;
; C9_PH                         ; 0                             ; Untyped                 ;
; L0_HIGH                       ; 1                             ; Untyped                 ;
; L1_HIGH                       ; 1                             ; Untyped                 ;
; G0_HIGH                       ; 1                             ; Untyped                 ;
; G1_HIGH                       ; 1                             ; Untyped                 ;
; G2_HIGH                       ; 1                             ; Untyped                 ;
; G3_HIGH                       ; 1                             ; Untyped                 ;
; E0_HIGH                       ; 1                             ; Untyped                 ;
; E1_HIGH                       ; 1                             ; Untyped                 ;
; E2_HIGH                       ; 1                             ; Untyped                 ;
; E3_HIGH                       ; 1                             ; Untyped                 ;
; L0_LOW                        ; 1                             ; Untyped                 ;
; L1_LOW                        ; 1                             ; Untyped                 ;
; G0_LOW                        ; 1                             ; Untyped                 ;
; G1_LOW                        ; 1                             ; Untyped                 ;
; G2_LOW                        ; 1                             ; Untyped                 ;
; G3_LOW                        ; 1                             ; Untyped                 ;
; E0_LOW                        ; 1                             ; Untyped                 ;
; E1_LOW                        ; 1                             ; Untyped                 ;
; E2_LOW                        ; 1                             ; Untyped                 ;
; E3_LOW                        ; 1                             ; Untyped                 ;
; L0_INITIAL                    ; 1                             ; Untyped                 ;
; L1_INITIAL                    ; 1                             ; Untyped                 ;
; G0_INITIAL                    ; 1                             ; Untyped                 ;
; G1_INITIAL                    ; 1                             ; Untyped                 ;
; G2_INITIAL                    ; 1                             ; Untyped                 ;
; G3_INITIAL                    ; 1                             ; Untyped                 ;
; E0_INITIAL                    ; 1                             ; Untyped                 ;
; E1_INITIAL                    ; 1                             ; Untyped                 ;
; E2_INITIAL                    ; 1                             ; Untyped                 ;
; E3_INITIAL                    ; 1                             ; Untyped                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                 ;
; L0_PH                         ; 0                             ; Untyped                 ;
; L1_PH                         ; 0                             ; Untyped                 ;
; G0_PH                         ; 0                             ; Untyped                 ;
; G1_PH                         ; 0                             ; Untyped                 ;
; G2_PH                         ; 0                             ; Untyped                 ;
; G3_PH                         ; 0                             ; Untyped                 ;
; E0_PH                         ; 0                             ; Untyped                 ;
; E1_PH                         ; 0                             ; Untyped                 ;
; E2_PH                         ; 0                             ; Untyped                 ;
; E3_PH                         ; 0                             ; Untyped                 ;
; M_PH                          ; 0                             ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX                 ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                 ;
; CBXI_PARAMETER                ; pixel_clock_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV GX                 ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: snes_controller:CONTROLLER1 ;
+------------------------+--------------+----------------------------------+
; Parameter Name         ; Value        ; Type                             ;
+------------------------+--------------+----------------------------------+
; SNES_Init              ; 1            ; Signed Integer                   ;
; Latch_ON_1             ; 2            ; Signed Integer                   ;
; Latch_ON_2             ; 3            ; Signed Integer                   ;
; ButtonB_ON             ; 4            ; Signed Integer                   ;
; ButtonB_OFF            ; 5            ; Signed Integer                   ;
; ButtonY_ON             ; 6            ; Signed Integer                   ;
; ButtonY_OFF            ; 7            ; Signed Integer                   ;
; ButtonSelect_ON        ; 8            ; Signed Integer                   ;
; ButtonSelect_OFF       ; 9            ; Signed Integer                   ;
; ButtonStart_ON         ; 10           ; Signed Integer                   ;
; ButtonStart_OFF        ; 11           ; Signed Integer                   ;
; ButtonUp_ON            ; 12           ; Signed Integer                   ;
; ButtonUp_OFF           ; 13           ; Signed Integer                   ;
; ButtonDown_ON          ; 14           ; Signed Integer                   ;
; ButtonDown_OFF         ; 15           ; Signed Integer                   ;
; ButtonLeft_ON          ; 16           ; Signed Integer                   ;
; ButtonLeft_OFF         ; 17           ; Signed Integer                   ;
; ButtonRight_ON         ; 18           ; Signed Integer                   ;
; ButtonRight_OFF        ; 19           ; Signed Integer                   ;
; ButtonA_ON             ; 20           ; Signed Integer                   ;
; ButtonA_OFF            ; 21           ; Signed Integer                   ;
; ButtonX_ON             ; 22           ; Signed Integer                   ;
; ButtonX_OFF            ; 23           ; Signed Integer                   ;
; ButtonTriggerLeft_ON   ; 24           ; Signed Integer                   ;
; ButtonTriggerLeft_OFF  ; 25           ; Signed Integer                   ;
; ButtonTriggerRight_ON  ; 26           ; Signed Integer                   ;
; ButtonTriggerRight_OFF ; 27           ; Signed Integer                   ;
; ButtonIdleON_1         ; 28           ; Signed Integer                   ;
; ButtonIdleOFF_1        ; 29           ; Signed Integer                   ;
; ButtonIdleON_2         ; 30           ; Signed Integer                   ;
; ButtonIdleOFF_2        ; 31           ; Signed Integer                   ;
; ButtonIdleON_3         ; 32           ; Signed Integer                   ;
; ButtonIdleOFF_3        ; 33           ; Signed Integer                   ;
; ButtonIdleON_4         ; 34           ; Signed Integer                   ;
; ButtonIdleON_5         ; 35           ; Signed Integer                   ;
; To_Tick                ; 000010100010 ; Unsigned Binary                  ;
+------------------------+--------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                  ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRESS_BUFFER   ; 00000000 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_CID      ; 10000000 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_CSD      ; 10000100 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_OCR      ; 10001000 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_SR       ; 10001001 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_RCA      ; 10001010 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_ARGUMENT ; 10001011 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_COMMAND  ; 10001100 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_ASR      ; 10001101 ; Unsigned Binary                                                                                                                                                                       ;
; ADDRESS_R1       ; 10001110 ; Unsigned Binary                                                                                                                                                                       ;
+------------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator ;
+----------------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value  ; Type                                                                                                                                                                                                                                                                          ;
+----------------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; command_0_go_idle                ; 000000 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_2_all_send_cid           ; 000010 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_3_send_rca               ; 000011 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_4_set_dsr                ; 000100 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_6_switch_function        ; 000110 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_7_select_card            ; 000111 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_9_send_csd               ; 001001 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_10_send_cid              ; 001010 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_12_stop_transmission     ; 001100 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_13_send_status           ; 001101 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_15_go_inactive           ; 001111 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_16_set_block_length      ; 010000 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_17_read_block            ; 010001 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_18_read_multiple_blocks  ; 010010 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_24_write_block           ; 011000 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_25_write_multiple_blocks ; 011001 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_27_program_csd           ; 011011 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_28_set_write_protect     ; 011100 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_29_clear_write_protect   ; 011101 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_30_send_protected_groups ; 011110 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_32_erase_block_start     ; 100000 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_33_erase_block_end       ; 100001 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_38_erase_selected_groups ; 100110 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_42_lock_unlock           ; 101010 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_55_app_cmd               ; 110111 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; command_56_gen_cmd               ; 111000 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_6_set_bus_width         ; 000110 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_13_sd_status            ; 001101 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_22_send_num_wr_blocks   ; 010100 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_23_set_blk_erase_count  ; 010101 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_41_send_op_condition    ; 101001 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_42_set_clr_card_detect  ; 101010 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; acommand_51_send_scr             ; 110011 ; Unsigned Binary                                                                                                                                                                                                                                                               ;
; first_non_predefined_command     ; 1010   ; Unsigned Binary                                                                                                                                                                                                                                                               ;
+----------------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver ;
+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                                                                                                                                                                                                                                                 ;
+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout          ; 00111000 ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
; busy_wait        ; 00110000 ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
; processing_delay ; 00001000 ; Unsigned Binary                                                                                                                                                                                                                                                                      ;
+------------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; predefined_command_get_status ; 1001  ; Unsigned Binary                                                                                                                                                                                                                                                ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                                                                                                                                                                        ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; timeout        ; 1111111111111111 ; Unsigned Binary                                                                                                                                                                                                                                             ;
; busy_wait      ; 0000001111110000 ; Unsigned Binary                                                                                                                                                                                                                                             ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE                          ; initial_data.mif     ; Untyped                                                                                                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_jv92      ; Untyped                                                                                                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|clocks:the_clocks ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; SYS_CLK_MULT   ; 1     ; Signed Integer                                         ;
; SYS_CLK_DIV    ; 1     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_0vb2       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                       ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                     ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_bjf1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                       ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                     ;
+----------------+--------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_cjf1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                  ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                        ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                             ; Untyped                                                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX                     ; Untyped                                                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_od72                   ; Untyped                                                                                                                                                                                     ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                      ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_qd02      ; Untyped                                                                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                        ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                        ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                       ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_dv21   ; Untyped                                                                                                    ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                                                       ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                                                             ;
; lpm_width               ; 8             ; Signed Integer                                                                                             ;
; LPM_NUMWORDS            ; 64            ; Signed Integer                                                                                             ;
; LPM_WIDTHU              ; 6             ; Signed Integer                                                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF           ; Untyped                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF           ; Untyped                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF           ; Untyped                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0             ; Untyped                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0             ; Untyped                                                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5             ; Untyped                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_dv21   ; Untyped                                                                                                    ;
+-------------------------+---------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0 ;
+----------------+-------------------------+----------------------------------------------------------+
; Parameter Name ; Value                   ; Type                                                     ;
+----------------+-------------------------+----------------------------------------------------------+
; INIT_FILE      ; ../onchip_memory2_0.hex ; String                                                   ;
+----------------+-------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_rbc1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                   ;
; Entity Instance               ; pixel_clock:PCLOCK|altpll:altpll_component                          ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
; Entity Instance               ; nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                        ;
; Entity Instance                           ; nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                       ;
; Entity Instance            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
; Entity Instance            ; nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                            ;
;     -- lpm_width           ; 8                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|sysid:the_sysid" ;
+-------+-------+----------+-----------------------------------+
; Port  ; Type  ; Severity ; Details                           ;
+-------+-------+----------+-----------------------------------+
; clock ; Input ; Info     ; Stuck at GND                      ;
+-------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                       ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                        ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b ; Input  ; Warning  ; Input port expression (17 bits) is wider than the input port (7 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts.            ;
; clocken0  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; clocken1  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                  ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"                                                            ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+---------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                  ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|clocks:the_clocks"                                                                                                          ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_b ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_dataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; o_crcout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator" ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_dsr ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                  ;
+-------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_system:NIOS"                                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocks_sys_clk_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; reset_n            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_n[-1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "snes_controller:CONTROLLER1"                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; BUTTONS ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "BUTTONS[12..12]" have no fanouts ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:36     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Mon Aug 25 16:41:05 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clocks.v
    Info (12023): Found entity 1: clocks
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Buffer-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Buffer
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Clock-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Clock
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Interface-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd
    Info (12022): Found design unit 1: altera_up_sd_card_memory_block-SYN
    Info (12023): Found entity 1: Altera_UP_SD_Card_Memory_Block
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Response_Receiver
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC16_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl
    Info (12023): Found entity 1: Altera_UP_SD_CRC7_Generator
Info (12021): Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Signal_Trigger
Info (12021): Found 2 design units, including 1 entities, in source file altera_up_sd_card_avalon_interface_0.vhd
    Info (12022): Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0-rtl
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0
Info (12021): Found 1 design units, including 1 entities, in source file snes_controller.v
    Info (12023): Found entity 1: snes_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga640x480.v
    Info (12023): Found entity 1: vga640x480
Info (12021): Found 1 design units, including 1 entities, in source file color_gen.v
    Info (12023): Found entity 1: color_gen
Info (12021): Found 1 design units, including 1 entities, in source file pixel_clock.v
    Info (12023): Found entity 1: pixel_clock
Warning (12125): Using design file nes_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: NES_FPGA
Info (12127): Elaborating entity "NES_FPGA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at nes_fpga.v(113): truncated value with size 18 to match size of target (8)
Warning (10034): Output port "LEDR[17..12]" at nes_fpga.v(43) has no driver
Warning (10034): Output port "HEX0" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX1" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX2" at nes_fpga.v(46) has no driver
Warning (10034): Output port "HEX3" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX4" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX5" at nes_fpga.v(47) has no driver
Warning (10034): Output port "HEX6" at nes_fpga.v(48) has no driver
Warning (10034): Output port "HEX7" at nes_fpga.v(48) has no driver
Warning (10034): Output port "LCD_EN" at nes_fpga.v(50) has no driver
Warning (10034): Output port "LCD_ON" at nes_fpga.v(50) has no driver
Warning (10034): Output port "LCD_RS" at nes_fpga.v(51) has no driver
Warning (10034): Output port "LCD_RW" at nes_fpga.v(51) has no driver
Info (12128): Elaborating entity "pixel_clock" for hierarchy "pixel_clock:PCLOCK"
Info (12128): Elaborating entity "altpll" for hierarchy "pixel_clock:PCLOCK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pixel_clock:PCLOCK|altpll:altpll_component"
Info (12133): Instantiated megafunction "pixel_clock:PCLOCK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pixel_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pixel_clock_altpll.v
    Info (12023): Found entity 1: pixel_clock_altpll
Info (12128): Elaborating entity "pixel_clock_altpll" for hierarchy "pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated"
Info (12128): Elaborating entity "vga640x480" for hierarchy "vga640x480:VGA"
Warning (10230): Verilog HDL assignment warning at vga640x480.v(51): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "color_gen" for hierarchy "color_gen:IMG_GEN"
Warning (10230): Verilog HDL assignment warning at color_gen.v(43): truncated value with size 10 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at color_gen.v(44): variable "HC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at color_gen.v(44): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at color_gen.v(45): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "snes_controller" for hierarchy "snes_controller:CONTROLLER1"
Warning (10230): Verilog HDL assignment warning at snes_controller.v(124): truncated value with size 32 to match size of target (18)
Warning (10030): Net "buttons[12]" at snes_controller.v(35) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file nios_system.v, which is not specified as a design file for the current project, but contains definitions for 15 design units and 15 entities in project
    Info (12023): Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator
    Info (12023): Found entity 2: clocks_avalon_clocks_slave_arbitrator
    Info (12023): Found entity 3: cpu_0_jtag_debug_module_arbitrator
    Info (12023): Found entity 4: cpu_0_data_master_arbitrator
    Info (12023): Found entity 5: cpu_0_instruction_master_arbitrator
    Info (12023): Found entity 6: input1_s1_arbitrator
    Info (12023): Found entity 7: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 8: onchip_memory2_0_s1_arbitrator
    Info (12023): Found entity 9: output1_s1_arbitrator
    Info (12023): Found entity 10: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info (12023): Found entity 11: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info (12023): Found entity 12: sdram_0_s1_arbitrator
    Info (12023): Found entity 13: sysid_control_slave_arbitrator
    Info (12023): Found entity 14: nios_system_reset_clk_0_domain_synch_module
    Info (12023): Found entity 15: nios_system
Info (12128): Elaborating entity "nios_system" for hierarchy "nios_system:NIOS"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave_arbitrator:the_Altera_UP_SD_Card_Avalon_Interface_0_avalon_sdcard_slave"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Avalon_Interface_0" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Avalon_Interface" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Interface" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port"
Info (12128): Elaborating entity "Altera_UP_SD_Card_48_bit_Command_Generator" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator"
Info (12128): Elaborating entity "Altera_UP_SD_CRC7_Generator" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Response_Receiver" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Control_FSM" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Clock" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator"
Info (12128): Elaborating entity "Altera_UP_SD_Signal_Trigger" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Buffer" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line"
Info (12128): Elaborating entity "Altera_UP_SD_CRC16_Generator" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker"
Info (12128): Elaborating entity "Altera_UP_SD_Card_Memory_Block" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "initial_data.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jv92.tdf
    Info (12023): Found entity 1: altsyncram_jv92
Info (12128): Elaborating entity "altsyncram_jv92" for hierarchy "nios_system:NIOS|Altera_UP_SD_Card_Avalon_Interface_0:the_Altera_UP_SD_Card_Avalon_Interface_0|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_jv92:auto_generated"
Info (12128): Elaborating entity "clocks_avalon_clocks_slave_arbitrator" for hierarchy "nios_system:NIOS|clocks_avalon_clocks_slave_arbitrator:the_clocks_avalon_clocks_slave"
Info (12128): Elaborating entity "clocks" for hierarchy "nios_system:NIOS|clocks:the_clocks"
Warning (10858): Verilog HDL warning at clocks.v(99): object audio_clk_locked used but never assigned
Warning (10030): Net "audio_clk_locked" at clocks.v(99) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "altpll" for hierarchy "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System"
Info (12133): Instantiated megafunction "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_0vb2.tdf
    Info (12023): Found entity 1: altpll_0vb2
Info (12128): Elaborating entity "altpll_0vb2" for hierarchy "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System|altpll_0vb2:auto_generated"
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "nios_system:NIOS|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Info (12128): Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "nios_system:NIOS|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Info (12128): Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "nios_system:NIOS|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (12125): Using design file cpu_0.v, which is not specified as a design file for the current project, but contains definitions for 22 design units and 22 entities in project
    Info (12023): Found entity 1: cpu_0_register_bank_a_module
    Info (12023): Found entity 2: cpu_0_register_bank_b_module
    Info (12023): Found entity 3: cpu_0_nios2_oci_debug
    Info (12023): Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 5: cpu_0_nios2_ocimem
    Info (12023): Found entity 6: cpu_0_nios2_avalon_reg
    Info (12023): Found entity 7: cpu_0_nios2_oci_break
    Info (12023): Found entity 8: cpu_0_nios2_oci_xbrk
    Info (12023): Found entity 9: cpu_0_nios2_oci_dbrk
    Info (12023): Found entity 10: cpu_0_nios2_oci_itrace
    Info (12023): Found entity 11: cpu_0_nios2_oci_td_mode
    Info (12023): Found entity 12: cpu_0_nios2_oci_dtrace
    Info (12023): Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info (12023): Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info (12023): Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info (12023): Found entity 16: cpu_0_nios2_oci_fifo
    Info (12023): Found entity 17: cpu_0_nios2_oci_pib
    Info (12023): Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 19: cpu_0_nios2_oci_im
    Info (12023): Found entity 20: cpu_0_nios2_performance_monitors
    Info (12023): Found entity 21: cpu_0_nios2_oci
    Info (12023): Found entity 22: cpu_0
Info (12128): Elaborating entity "cpu_0" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0"
Warning (12125): Using design file cpu_0_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_test_bench
Info (12128): Elaborating entity "cpu_0_test_bench" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info (12128): Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bjf1.tdf
    Info (12023): Found entity 1: altsyncram_bjf1
Info (12128): Elaborating entity "altsyncram_bjf1" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_bjf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjf1.tdf
    Info (12023): Found entity 1: altsyncram_cjf1
Info (12128): Elaborating entity "altsyncram_cjf1" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_cjf1:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_oci" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info (12128): Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info (12128): Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "STINGRAY"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od72.tdf
    Info (12023): Found entity 1: altsyncram_od72
Info (12128): Elaborating entity "altsyncram_od72" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_od72:auto_generated"
Info (12128): Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info (12128): Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_0_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_oci_test_bench
Info (12128): Elaborating entity "cpu_0_oci_test_bench" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info (12128): Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info (12128): Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "STINGRAY"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qd02.tdf
    Info (12023): Found entity 1: altsyncram_qd02
Info (12128): Elaborating entity "altsyncram_qd02" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated"
Warning (12125): Using design file cpu_0_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_0_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_0_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "input1_s1_arbitrator" for hierarchy "nios_system:NIOS|input1_s1_arbitrator:the_input1_s1"
Warning (12125): Using design file input1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: input1
Info (12128): Elaborating entity "input1" for hierarchy "nios_system:NIOS|input1:the_input1"
Info (12128): Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "nios_system:NIOS|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart_0.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_0_log_module
    Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: jtag_uart_0_drom_module
    Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: jtag_uart_0
Info (12128): Elaborating entity "jtag_uart_0" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_dv21.tdf
    Info (12023): Found entity 1: scfifo_dv21
Info (12128): Elaborating entity "scfifo_dv21" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_k531.tdf
    Info (12023): Found entity 1: a_dpfifo_k531
Info (12128): Elaborating entity "a_dpfifo_k531" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf
    Info (12023): Found entity 1: cntr_7s7
Info (12128): Elaborating entity "cntr_7s7" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_hp21.tdf
    Info (12023): Found entity 1: dpram_hp21
Info (12128): Elaborating entity "dpram_hp21" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l5m1.tdf
    Info (12023): Found entity 1: altsyncram_l5m1
Info (12128): Elaborating entity "altsyncram_l5m1" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf
    Info (12023): Found entity 1: cntr_rrb
Info (12128): Elaborating entity "cntr_rrb" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "nios_system:NIOS|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "nios_system:NIOS|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Warning (12125): Using design file onchip_memory2_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: onchip_memory2_0
Info (12128): Elaborating entity "onchip_memory2_0" for hierarchy "nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rbc1.tdf
    Info (12023): Found entity 1: altsyncram_rbc1
Info (12128): Elaborating entity "altsyncram_rbc1" for hierarchy "nios_system:NIOS|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_rbc1:auto_generated"
Info (12128): Elaborating entity "output1_s1_arbitrator" for hierarchy "nios_system:NIOS|output1_s1_arbitrator:the_output1_s1"
Warning (12125): Using design file output1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: output1
Info (12128): Elaborating entity "output1" for hierarchy "nios_system:NIOS|output1:the_output1"
Info (12128): Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "nios_system:NIOS|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (12125): Using design file sdram_0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: sdram_0_input_efifo_module
    Info (12023): Found entity 2: sdram_0
Info (12128): Elaborating entity "sdram_0" for hierarchy "nios_system:NIOS|sdram_0:the_sdram_0"
Info (12128): Elaborating entity "sdram_0_input_efifo_module" for hierarchy "nios_system:NIOS|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "nios_system:NIOS|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "nios_system:NIOS|sysid:the_sysid"
Info (12128): Elaborating entity "nios_system_reset_clk_0_domain_synch_module" for hierarchy "nios_system:NIOS|nios_system_reset_clk_0_domain_synch_module:nios_system_reset_clk_0_domain_synch"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios_system:NIOS|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|q_a[35]"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[0]~synth"
    Warning (13010): Node "GPIO[2]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 74 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System|altpll_0vb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "nios_system:NIOS|clocks:the_clocks|altpll:DE_Clock_Generator_System|altpll_0vb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "SD_WP_N"
Info (21057): Implemented 4658 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 82 bidirectional pins
    Info (21061): Implemented 4256 logic cells
    Info (21064): Implemented 145 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 220 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Mon Aug 25 16:42:03 2014
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg.


