

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3'
================================================================
* Date:           Sun Sep 15 02:59:35 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.227 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_2_VITIS_LOOP_63_3  |       32|       32|         3|          2|          2|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 9 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i64 0, i64 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.22>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [nn.cpp:62]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.86ns)   --->   "%icmp_ln62 = icmp_eq  i5 %indvar_flatten_load, i5 16" [nn.cpp:62]   --->   Operation 15 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.86ns)   --->   "%add_ln62_2 = add i5 %indvar_flatten_load, i5 1" [nn.cpp:62]   --->   Operation 17 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc52, void %for.cond56.preheader.exitStub" [nn.cpp:62]   --->   Operation 18 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [nn.cpp:63]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [nn.cpp:62]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.56ns)   --->   "%add_ln62 = add i64 %i_load, i64 1" [nn.cpp:62]   --->   Operation 21 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 3.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.68ns)   --->   "%icmp_ln63 = icmp_eq  i3 %j_load, i3 4" [nn.cpp:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.98ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i3 0, i3 %j_load" [nn.cpp:62]   --->   Operation 23 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.98ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i64 %add_ln62, i64 %i_load" [nn.cpp:62]   --->   Operation 24 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 25 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.68ns)   --->   "%add_ln62_1 = add i3 %trunc_ln62, i3 %trunc_ln_read" [nn.cpp:62]   --->   Operation 26 'add' 'add_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i3 %select_ln62" [nn.cpp:63]   --->   Operation 27 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.84ns)   --->   "%switch_ln65 = switch i2 %trunc_ln63, void %arrayidx516.case.3, i2 0, void %arrayidx516.case.0, i2 1, void %arrayidx516.case.1, i2 2, void %arrayidx516.case.2" [nn.cpp:65]   --->   Operation 28 'switch' 'switch_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.84>
ST_2 : Operation 29 [1/1] (1.68ns)   --->   "%add_ln63 = add i3 %select_ln62, i3 1" [nn.cpp:63]   --->   Operation 29 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln63 = store i5 %add_ln62_2, i5 %indvar_flatten" [nn.cpp:63]   --->   Operation 30 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln63 = store i64 %select_ln62_1, i64 %i" [nn.cpp:63]   --->   Operation 31 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln63 = store i3 %add_ln63, i3 %j" [nn.cpp:63]   --->   Operation 32 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.61>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc" [nn.cpp:63]   --->   Operation 33 'br' 'br_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.01>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln62_1, i2 0" [nn.cpp:65]   --->   Operation 34 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %select_ln62" [nn.cpp:65]   --->   Operation 35 'zext' 'zext_ln65' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.86ns)   --->   "%add_ln65 = add i5 %tmp_3, i5 %zext_ln65" [nn.cpp:65]   --->   Operation 36 'add' 'add_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i5 %add_ln65" [nn.cpp:65]   --->   Operation 37 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%layer1_weights_addr = getelementptr i9 %layer1_weights, i64 0, i64 %zext_ln65_1" [nn.cpp:65]   --->   Operation 38 'getelementptr' 'layer1_weights_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.15ns)   --->   "%layer1_weights_load = load i5 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 39 'load' 'layer1_weights_load' <Predicate = (!icmp_ln62)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_62_2_VITIS_LOOP_63_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [nn.cpp:64]   --->   Operation 41 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [nn.cpp:63]   --->   Operation 42 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.15ns)   --->   "%layer1_weights_load = load i5 %layer1_weights_addr" [nn.cpp:65]   --->   Operation 43 'load' 'layer1_weights_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 32> <ROM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%layer1_weight_tile_2_addr = getelementptr i9 %layer1_weight_tile_2, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 44 'getelementptr' 'layer1_weight_tile_2_addr' <Predicate = (trunc_ln63 == 2)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_2_addr" [nn.cpp:65]   --->   Operation 45 'store' 'store_ln65' <Predicate = (trunc_ln63 == 2)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 46 'br' 'br_ln65' <Predicate = (trunc_ln63 == 2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%layer1_weight_tile_1_addr = getelementptr i9 %layer1_weight_tile_1, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 47 'getelementptr' 'layer1_weight_tile_1_addr' <Predicate = (trunc_ln63 == 1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_1_addr" [nn.cpp:65]   --->   Operation 48 'store' 'store_ln65' <Predicate = (trunc_ln63 == 1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 49 'br' 'br_ln65' <Predicate = (trunc_ln63 == 1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%layer1_weight_tile_addr = getelementptr i9 %layer1_weight_tile, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 50 'getelementptr' 'layer1_weight_tile_addr' <Predicate = (trunc_ln63 == 0)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_addr" [nn.cpp:65]   --->   Operation 51 'store' 'store_ln65' <Predicate = (trunc_ln63 == 0)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 52 'br' 'br_ln65' <Predicate = (trunc_ln63 == 0)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%layer1_weight_tile_3_addr = getelementptr i9 %layer1_weight_tile_3, i64 0, i64 %select_ln62_1" [nn.cpp:62]   --->   Operation 53 'getelementptr' 'layer1_weight_tile_3_addr' <Predicate = (trunc_ln63 == 3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.15ns)   --->   "%store_ln65 = store i9 %layer1_weights_load, i2 %layer1_weight_tile_3_addr" [nn.cpp:65]   --->   Operation 54 'store' 'store_ln65' <Predicate = (trunc_ln63 == 3)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 4> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx516.exit" [nn.cpp:65]   --->   Operation 55 'br' 'br_ln65' <Predicate = (trunc_ln63 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.610ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [9]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [11]  (1.610 ns)

 <State 2>: 6.227ns
The critical path consists of the following:
	'load' operation ('i_load', nn.cpp:62) on local variable 'i' [23]  (0.000 ns)
	'add' operation ('add_ln62', nn.cpp:62) [24]  (3.560 ns)
	'select' operation ('select_ln62_1', nn.cpp:62) [28]  (0.987 ns)
	'add' operation ('add_ln62_1', nn.cpp:62) [30]  (1.680 ns)

 <State 3>: 4.014ns
The critical path consists of the following:
	'add' operation ('add_ln65', nn.cpp:65) [33]  (1.861 ns)
	'getelementptr' operation ('layer1_weights_addr', nn.cpp:65) [35]  (0.000 ns)
	'load' operation ('layer1_weights_load', nn.cpp:65) on array 'layer1_weights' [39]  (2.152 ns)

 <State 4>: 4.304ns
The critical path consists of the following:
	'load' operation ('layer1_weights_load', nn.cpp:65) on array 'layer1_weights' [39]  (2.152 ns)
	'store' operation ('store_ln65', nn.cpp:65) of variable 'layer1_weights_load', nn.cpp:65 on array 'layer1_weight_tile_2' [43]  (2.152 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
