Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 13 22:01:26 2024
| Host         : Desktop_Sam running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/b0990/vivado/SOC_Lab3_Final/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (128)
6. checking no_output_delay (157)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (128)
--------------------------------
 There are 128 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (157)
---------------------------------
 There are 157 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.127        0.000                      0                  272        0.144        0.000                      0                  272        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            4.127        0.000                      0                  272        0.144        0.000                      0                  272        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.649ns (30.031%)  route 3.842ns (69.969%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     7.450 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.947    axi_stream_U/write_ptr
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    axi_stream_U/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.649ns (30.031%)  route 3.842ns (69.969%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     7.450 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.947    axi_stream_U/write_ptr
                         FDCE                                         r  axi_stream_U/write_ptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    axi_stream_U/write_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.649ns (30.031%)  route 3.842ns (69.969%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     7.450 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.947    axi_stream_U/write_ptr
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    axi_stream_U/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.649ns (30.031%)  route 3.842ns (69.969%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     7.450 r  axi_stream_U/write_ptr[3]_i_1/O
                         net (fo=4, unplaced)         0.497     7.947    axi_stream_U/write_ptr
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[3]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    axi_stream_U/write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.151ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_last_r_reg/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 1.649ns (30.163%)  route 3.818ns (69.837%))
  Logic Levels:           6  (CARRY4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_lite_U/is_last_r_reg
                                                                      f  axi_lite_U/is_last_r_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.450 r  axi_lite_U/is_last_r_i_1/O
                         net (fo=1, unplaced)         0.473     7.923    axi_lite_U_n_115
                         FDCE                                         r  is_last_r_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  is_last_r_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_CE)      -0.202    12.074    is_last_r_reg
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -7.923    
  -------------------------------------------------------------------
                         slack                                  4.151    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            is_last_r_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 1.649ns (33.020%)  route 3.345ns (66.980%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/is_last_r_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.450 r  axi_stream_U/is_last_r_i_2/O
                         net (fo=1, unplaced)         0.000     7.450    is_last_r0
                         FDCE                                         r  is_last_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  is_last_r_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    is_last_r_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/shift_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 1.641ns (32.912%)  route 3.345ns (67.088%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.839 f  axi_stream_U/ss_tready_OBUF_inst_i_2/O
                         net (fo=8, unplaced)         0.487     7.326    axi_stream_U/state_r_reg[0]
                                                                      f  axi_stream_U/ss_tready_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.116     7.442 r  axi_stream_U/ss_tready_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.000     7.442    axi_stream_U/ss_tready_OBUF
                         FDCE                                         r  axi_stream_U/shift_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/shift_reg_reg/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axi_stream_U/shift_reg_reg
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.649ns (33.112%)  route 3.331ns (66.888%))
  Logic Levels:           6  (CARRY4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.839 f  axi_stream_U/write_ptr[3]_i_3/O
                         net (fo=4, unplaced)         0.473     7.312    axi_stream_U/write_ptr[3]_i_3_n_0
                                                                      f  axi_stream_U/write_ptr[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     7.436 r  axi_stream_U/write_ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.436    axi_stream_U/write_nptr[0]
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[0]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axi_stream_U/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_stream_U/write_ptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.649ns (33.112%)  route 3.331ns (66.888%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_stream_U/CO[0]
                                                                      f  axi_stream_U/write_ptr[3]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.839 f  axi_stream_U/write_ptr[3]_i_3/O
                         net (fo=4, unplaced)         0.473     7.312    axi_stream_U/write_ptr[3]_i_3_n_0
                                                                      f  axi_stream_U/write_ptr[2]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.436 r  axi_stream_U/write_ptr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     7.436    axi_stream_U/write_nptr[2]
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_stream_U/CLK
                         FDCE                                         r  axi_stream_U/write_ptr_reg[2]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axi_stream_U/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_U/ap_control_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axis_clk rise@10.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.649ns (33.152%)  route 3.325ns (66.848%))
  Logic Levels:           6  (CARRY4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 r  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      r  axi_lite_U/FSM_sequential_state_r[1]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.839 r  axi_lite_U/FSM_sequential_state_r[1]_i_2/O
                         net (fo=3, unplaced)         0.467     7.306    axi_lite_U/state_r_reg[0]_0
                                                                      r  axi_lite_U/ap_control[1]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.430 r  axi_lite_U/ap_control[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.430    axi_lite_U/ap_control[1]_i_1_n_0
                         FDCE                                         r  axi_lite_U/ap_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     10.000    10.000 r  
                                                      0.000    10.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    10.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439    12.128    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/ap_control_reg[1]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDCE (Setup_fdce_C_D)        0.044    12.320    axi_lite_U/ap_control_reg[1]
  -------------------------------------------------------------------
                         required time                         12.320    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  4.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 count_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_r_reg[4]/Q
                         net (fo=5, unplaced)         0.143     0.967    count_r[4]
                                                                      r  count_r[4]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  count_r[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    count_r[4]_i_1_n_0
                         FDCE                                         r  count_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 axi_lite_U/FSM_onehot_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_U/FSM_onehot_state_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axi_lite_U/CLK
                         FDPE                                         r  axi_lite_U/FSM_onehot_state_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  axi_lite_U/FSM_onehot_state_r_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    axi_lite_U/FSM_onehot_state_r_reg_n_0_[0]
                                                                      r  axi_lite_U/FSM_onehot_state_r[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.068 r  axi_lite_U/FSM_onehot_state_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    axi_lite_U/FSM_onehot_state_r[2]_i_1_n_0
                         FDCE                                         r  axi_lite_U/FSM_onehot_state_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/FSM_onehot_state_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_U/FSM_onehot_state_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 start_ptr_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_ptr_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  start_ptr_r_reg[2]/Q
                         net (fo=8, unplaced)         0.147     0.972    start_ptr_r_reg_n_0_[2]
                                                                      r  start_ptr_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.070 r  start_ptr_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    start_ptr_r[2]_i_1_n_0
                         FDCE                                         r  start_ptr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    start_ptr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 start_ptr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_ptr_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.245ns (62.282%)  route 0.148ns (37.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  start_ptr_r_reg[0]/Q
                         net (fo=9, unplaced)         0.148     0.973    start_ptr_r_reg_n_0_[0]
                                                                      f  start_ptr_r[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.071 r  start_ptr_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    start_ptr_r[0]_i_1_n_0
                         FDCE                                         r  start_ptr_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    start_ptr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 start_ptr_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_ptr_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  start_ptr_r_reg[3]/Q
                         net (fo=7, unplaced)         0.146     0.970    start_ptr_r_reg_n_0_[3]
                                                                      r  start_ptr_r[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.071 r  start_ptr_r[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.071    start_ptr_r[3]_i_2_n_0
                         FDCE                                         r  start_ptr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  start_ptr_r_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    start_ptr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  count_r_reg[2]/Q
                         net (fo=11, unplaced)        0.150     0.975    count_r[2]
                                                                      r  count_r[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.073 r  count_r[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.073    count_r[2]_i_1_n_0
                         FDCE                                         r  count_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 count_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.687%)  route 0.152ns (38.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  count_r_reg[0]/Q
                         net (fo=13, unplaced)        0.152     0.977    count_r[0]
                                                                      f  count_r[0]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.075 r  count_r[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    count_r[0]_i_1_n_0
                         FDCE                                         r  count_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  count_r_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    count_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 axi_lite_U/rvalid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_U/rvalid_reg_delay_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.147ns (49.345%)  route 0.151ns (50.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/rvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_U/rvalid_reg_reg/Q
                         net (fo=4, unplaced)         0.151     0.975    axi_lite_U/rvalid_reg
                         FDCE                                         r  axi_lite_U/rvalid_reg_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/rvalid_reg_delay_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)        -0.009     0.814    axi_lite_U/rvalid_reg_delay_reg
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 axi_lite_U/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_lite_U/FSM_onehot_state_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.245ns (59.783%)  route 0.165ns (40.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  axi_lite_U/FSM_onehot_state_r_reg[2]/Q
                         net (fo=46, unplaced)        0.165     0.989    axi_lite_U/FSM_onehot_state_r_reg_n_0_[2]
                                                                      r  axi_lite_U/FSM_onehot_state_r[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.087 r  axi_lite_U/FSM_onehot_state_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.087    axi_lite_U/FSM_onehot_state_r[1]_i_1_n_0
                         FDCE                                         r  axi_lite_U/FSM_onehot_state_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/FSM_onehot_state_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    axi_lite_U/FSM_onehot_state_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 state_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.235%)  route 0.169ns (40.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  state_r_reg[2]/Q
                         net (fo=65, unplaced)        0.169     0.993    state_r[2]
                                                                      f  count_r[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.091 r  count_r[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.091    count_r[1]_i_1_n_0
                         FDPE                                         r  count_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  count_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    count_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000                count_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000                count_r_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500                count_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500                count_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500                count_r_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500                count_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500                count_r_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.102ns (53.950%)  route 3.501ns (46.050%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/awvalid_IBUF
                                                                      r  axi_lite_U/awready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  axi_lite_U/awready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.473     2.368    axi_lite_U/wready_OBUF
                                                                      r  axi_lite_U/tap_WE_OBUF[3]_inst_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     2.492 f  axi_lite_U/tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=42, unplaced)        0.527     3.019    axi_lite_U/tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[6]_inst_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.143 f  axi_lite_U/tap_A_OBUF[6]_inst_i_2/O
                         net (fo=1, unplaced)         0.902     4.045    axi_lite_U/tap_A_OBUF[6]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     4.169 r  axi_lite_U/tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.969    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.604 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.604    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.120ns (57.895%)  route 2.996ns (42.105%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/D[8]
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.370    axi_lite_U/tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.961    axi_lite_U/tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     3.077 f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     3.558    axi_lite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.682 r  axi_lite_U/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.482    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.117 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.117    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.120ns (57.895%)  route 2.996ns (42.105%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/D[8]
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.370    axi_lite_U/tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.961    axi_lite_U/tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     3.077 f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     3.558    axi_lite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.682 r  axi_lite_U/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.482    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.117 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.117    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.120ns (57.895%)  route 2.996ns (42.105%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/D[8]
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.370    axi_lite_U/tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.961    axi_lite_U/tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     3.077 f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     3.558    axi_lite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.682 r  axi_lite_U/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.482    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.117 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.117    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.120ns (57.895%)  route 2.996ns (42.105%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/D[8]
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.370    axi_lite_U/tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.961    axi_lite_U/tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     3.077 f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     3.558    axi_lite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.682 r  axi_lite_U/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.482    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.117 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.117    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.120ns (57.895%)  route 2.996ns (42.105%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr[8]
                                                                      f  araddr_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[8]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    axi_lite_U/D[8]
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/I3
                         LUT5 (Prop_lut5_I3_O)        0.150     1.921 f  axi_lite_U/tap_A_OBUF[1]_inst_i_3/O
                         net (fo=1, unplaced)         0.449     2.370    axi_lite_U/tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.494 f  axi_lite_U/tap_A_OBUF[1]_inst_i_2/O
                         net (fo=3, unplaced)         0.467     2.961    axi_lite_U/tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.116     3.077 f  axi_lite_U/tap_A_OBUF[7]_inst_i_3/O
                         net (fo=6, unplaced)         0.481     3.558    axi_lite_U/tap_A_OBUF[7]_inst_i_3_n_0
                                                                      f  axi_lite_U/tap_A_OBUF[7]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     3.682 r  axi_lite_U/tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.482    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.117 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.117    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.978ns (58.609%)  route 2.809ns (41.391%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axi_stream_U/sm_tready_IBUF
                                                                      r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.895 r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.689     2.584    axi_lite_U/sm_tvalid_OBUF
                                                                      r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.229    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.353 r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.153    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.788 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.788    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.978ns (58.609%)  route 2.809ns (41.391%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axi_stream_U/sm_tready_IBUF
                                                                      r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.895 r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.689     2.584    axi_lite_U/sm_tvalid_OBUF
                                                                      r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.229    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.353 r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.153    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.788 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.788    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.978ns (58.609%)  route 2.809ns (41.391%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axi_stream_U/sm_tready_IBUF
                                                                      r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.895 r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.689     2.584    axi_lite_U/sm_tvalid_OBUF
                                                                      r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.229    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.353 r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.153    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.788 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.788    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm_tready
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 3.978ns (58.609%)  route 2.809ns (41.391%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  sm_tready (IN)
                         net (fo=0)                   0.000     0.000    sm_tready
                                                                      r  sm_tready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sm_tready_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    axi_stream_U/sm_tready_IBUF
                                                                      r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.895 r  axi_stream_U/sm_tvalid_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.689     2.584    axi_lite_U/sm_tvalid_OBUF
                                                                      r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.708 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     3.229    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.353 r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.153    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.788 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.788    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/arvalid_IBUF
                                                                      r  axi_lite_U/arready_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  axi_lite_U/arready_OBUF_inst_i_1/O
                         net (fo=17, unplaced)        0.337     0.920    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  awvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/awvalid_IBUF
                                                                      r  axi_lite_U/awready_OBUF_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.583 r  axi_lite_U/awready_OBUF_inst_i_1/O
                         net (fo=4, unplaced)         0.337     0.920    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[0]
                                                                      r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[10]
                                                                      r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[12]
                                                                      r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[14]
                                                                      r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[16]
                                                                      r  axi_lite_U/data_Di_OBUF[16]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[18]
                                                                      r  axi_lite_U/data_Di_OBUF[18]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[20]
                            (input port)
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[20] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[20]
                                                                      r  ss_tdata_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[20]
                                                                      r  axi_lite_U/data_Di_OBUF[20]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[22]
                            (input port)
  Destination:            data_Di[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[22] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[22]
                                                                      r  ss_tdata_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axi_lite_U/ss_tdata_IBUF[22]
                                                                      r  axi_lite_U/data_Di_OBUF[22]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.045     0.583 r  axi_lite_U/data_Di_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[22]
                                                                      r  data_Di_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[22]
                                                                      r  data_Di[22] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[16]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[18]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[18]
                                                                      r  data_Di_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[18]
                                                                      r  data_Di[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[20]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[20]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[20]
                                                                      r  data_Di_OBUF[20]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[20]
                                                                      r  data_Di[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[22]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[22]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[22]
                                                                      r  data_Di_OBUF[22]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[22]
                                                                      r  data_Di[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[24]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[24]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[24]
                                                                      r  data_Di_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[24]
                                                                      r  data_Di[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_lite_U/data_length_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_Di[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.462ns  (logic 4.283ns (50.619%)  route 4.179ns (49.381%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.584     2.456    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/data_length_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  axi_lite_U/data_length_reg_reg[5]/Q
                         net (fo=4, unplaced)         0.989     3.923    axi_lite_U/data_length_reg[5]
                                                                      r  axi_lite_U/state_r[2]_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.218 r  axi_lite_U/state_r[2]_i_7/O
                         net (fo=3, unplaced)         0.467     4.685    axi_lite_U/state_r[2]_i_7_n_0
                                                                      r  axi_lite_U/state_r[2]_i_8/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     4.809 f  axi_lite_U/state_r[2]_i_8/O
                         net (fo=1, unplaced)         0.449     5.258    axi_lite_U/state_r[2]_i_8_n_0
                                                                      f  axi_lite_U/state_r[2]_i_4/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.382 r  axi_lite_U/state_r[2]_i_4/O
                         net (fo=1, unplaced)         0.000     5.382    axi_lite_U/state_r[2]_i_4_n_0
                                                                      r  axi_lite_U/state_r_reg[2]_i_2/S[2]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.762 f  axi_lite_U/state_r_reg[2]_i_2/CO[3]
                         net (fo=7, unplaced)         0.953     6.715    axi_lite_U/CO[0]
                                                                      f  axi_lite_U/data_WE_OBUF[3]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     6.839 r  axi_lite_U/data_WE_OBUF[3]_inst_i_2/O
                         net (fo=33, unplaced)        0.521     7.360    axi_lite_U/state_r_reg[0]
                                                                      r  axi_lite_U/data_Di_OBUF[26]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     7.484 r  axi_lite_U/data_Di_OBUF[26]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     8.284    data_Di_OBUF[26]
                                                                      r  data_Di_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    10.919 r  data_Di_OBUF[26]_inst/O
                         net (fo=0)                   0.000    10.919    data_Di[26]
                                                                      r  data_Di[26] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sum_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[0]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[10]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[11]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[12]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[12]
                                                                      r  sm_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[13]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[14]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[14]
                                                                      r  sm_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[15]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[16]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[16]
                                                                      r  sm_tdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[17]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[17]
                                                                      r  sm_tdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[17]
                                                                      r  sm_tdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sum_r_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm_tdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  sum_r_reg[18]/Q
                         net (fo=3, unplaced)         0.337     1.162    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[18]
                                                                      r  sm_tdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           376 Endpoints
Min Delay           376 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.843ns  (logic 8.944ns (75.518%)  route 2.899ns (24.482%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    mul__3[27]
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.926 r  sum_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.618    11.544    sum_r0[31]
                                                                      r  sum_r[31]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.299    11.843 r  sum_r[31]_i_2/O
                         net (fo=1, unplaced)         0.000    11.843    p_1_in[31]
                         FDCE                                         r  sum_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.726ns  (logic 8.827ns (75.274%)  route 2.899ns (24.726%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    mul__3[23]
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.809 r  sum_r_reg[27]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.427    sum_r0[27]
                                                                      r  sum_r[27]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.299    11.726 r  sum_r[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.726    p_1_in[27]
                         FDCE                                         r  sum_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 8.863ns (76.428%)  route 2.733ns (23.572%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    mul__3[27]
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.851 r  sum_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.452    11.303    sum_r0[30]
                                                                      r  sum_r[30]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.293    11.596 r  sum_r[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.596    p_1_in[30]
                         FDCE                                         r  sum_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.550ns  (logic 8.957ns (77.546%)  route 2.593ns (22.454%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    mul__3[27]
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.932 r  sum_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.312    11.244    sum_r0[29]
                                                                      r  sum_r[29]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306    11.550 r  sum_r[29]_i_1/O
                         net (fo=1, unplaced)         0.000    11.550    p_1_in[29]
                         FDCE                                         r  sum_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 8.606ns (74.857%)  route 2.890ns (25.143%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    mul__3[19]
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.579 r  sum_r_reg[23]_i_2/O[3]
                         net (fo=1, unplaced)         0.618    11.197    sum_r0[23]
                                                                      r  sum_r[23]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.299    11.496 r  sum_r[23]_i_1/O
                         net (fo=1, unplaced)         0.000    11.496    p_1_in[23]
                         FDCE                                         r  sum_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[23]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.479ns  (logic 8.746ns (76.188%)  route 2.733ns (23.812%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    mul__3[23]
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.734 r  sum_r_reg[27]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    11.186    sum_r0[26]
                                                                      r  sum_r[26]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.293    11.479 r  sum_r[26]_i_1/O
                         net (fo=1, unplaced)         0.000    11.479    p_1_in[26]
                         FDCE                                         r  sum_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.840ns (77.316%)  route 2.593ns (22.684%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    mul__3[23]
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.815 r  sum_r_reg[27]_i_2/O[1]
                         net (fo=1, unplaced)         0.312    11.127    sum_r0[25]
                                                                      r  sum_r[25]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.306    11.433 r  sum_r[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    p_1_in[25]
                         FDCE                                         r  sum_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.433ns  (logic 8.841ns (77.325%)  route 2.592ns (22.675%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  sum_r_reg[23]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    sum_r_reg[23]_i_7_n_0
                                                                      r  sum_r_reg[27]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  sum_r_reg[27]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.912    mul__3[27]
                                                                      r  sum_r[27]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.219 r  sum_r[27]_i_3/O
                         net (fo=1, unplaced)         0.000    10.219    sum_r[27]_i_3_n_0
                                                                      r  sum_r_reg[27]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.595 r  sum_r_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.595    sum_r_reg[27]_i_2_n_0
                                                                      r  sum_r_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.827 r  sum_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.311    11.138    sum_r0[28]
                                                                      r  sum_r[28]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    11.433 r  sum_r[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.433    p_1_in[28]
                         FDCE                                         r  sum_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.316ns  (logic 8.724ns (77.091%)  route 2.592ns (22.909%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  sum_r_reg[19]_i_7/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    sum_r_reg[19]_i_7_n_0
                                                                      r  sum_r_reg[23]_i_7/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  sum_r_reg[23]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.795    mul__3[23]
                                                                      r  sum_r[23]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.102 r  sum_r[23]_i_3/O
                         net (fo=1, unplaced)         0.000    10.102    sum_r[23]_i_3_n_0
                                                                      r  sum_r_reg[23]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.478 r  sum_r_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.478    sum_r_reg[23]_i_2_n_0
                                                                      r  sum_r_reg[27]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.710 r  sum_r_reg[27]_i_2/O[0]
                         net (fo=1, unplaced)         0.311    11.021    sum_r0[24]
                                                                      r  sum_r[24]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    11.316 r  sum_r[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.316    p_1_in[24]
                         FDCE                                         r  sum_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            sum_r_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.249ns  (logic 8.525ns (75.781%)  route 2.724ns (24.219%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=4, unplaced)         0.800     1.771    tap_Do_IBUF[16]
                                                                      r  mul__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  mul__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    mul__0_n_106
                                                                      r  mul__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  mul__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    mul__1_n_105
                                                                      r  sum_r[19]_i_10/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  sum_r[19]_i_10/O
                         net (fo=1, unplaced)         0.000     8.304    sum_r[19]_i_10_n_0
                                                                      r  sum_r_reg[19]_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  sum_r_reg[19]_i_7/O[3]
                         net (fo=1, unplaced)         0.618     9.565    mul__3[19]
                                                                      r  sum_r[19]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     9.872 r  sum_r[19]_i_3/O
                         net (fo=1, unplaced)         0.000     9.872    sum_r[19]_i_3_n_0
                                                                      r  sum_r_reg[19]_i_2/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.248 r  sum_r_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.248    sum_r_reg[19]_i_2_n_0
                                                                      r  sum_r_reg[23]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.504 r  sum_r_reg[23]_i_2/O[2]
                         net (fo=1, unplaced)         0.452    10.956    sum_r0[22]
                                                                      r  sum_r[22]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.293    11.249 r  sum_r[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.249    p_1_in[22]
                         FDCE                                         r  sum_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  sum_r_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr[0]
                                                                      r  araddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[0]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[0]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr[10]
                                                                      r  araddr_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[10]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr[11]
                                                                      r  araddr_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[11]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[11]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[1]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[2]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[3]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr[4]
                                                                      r  araddr_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[4]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[4]/C

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      r  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[5]_inst/O
                         net (fo=5, unplaced)         0.337     0.538    axi_lite_U/D[5]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[5]/C

Slack:                    inf
  Source:                 araddr[6]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[6] (IN)
                         net (fo=0)                   0.000     0.000    araddr[6]
                                                                      r  araddr_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[6]_inst/O
                         net (fo=4, unplaced)         0.337     0.538    axi_lite_U/D[6]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[6]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            axi_lite_U/araddr_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[7]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    axi_lite_U/D[7]
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=150, unplaced)       0.259     1.032    axi_lite_U/CLK
                         FDCE                                         r  axi_lite_U/araddr_reg_reg[7]/C





